
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Thu Dec  5 20:39:05 2024
// Netlist written on Thu Dec  5 20:39:21 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( RGB, data, external_osc, led, buttonout, latch, NESclk, 
                        CTRLclk, ext_osc_test, VSYNC, HSYNC );
  input  data, external_osc;
  output [5:0] RGB;
  output led;
  output [7:0] buttonout;
  output latch, NESclk, CTRLclk, ext_osc_test, VSYNC, HSYNC;
  wire   \thirdblock.n7805 , 
         \thirdblock.active_fruit_relative_row_9__N_136[1] , \row[1] , 
         \thirdblock.active_fruit_relative_row_9__N_136[0] , \row[0] , 
         \thirdblock.active_fruit_relative_row[1] , 
         \thirdblock.active_fruit_relative_row_2__N_179 , \thirdblock.n7847 , 
         \thirdblock.fruit_1_relative_row_9__N_299[9] , \row[9] , 
         \thirdblock.fruit_1_relative_row_8__N_306 , 
         \thirdblock.fruit_1_relative_row_9__N_299[8] , \row[8] , 
         \thirdblock.fruit_1_relative_row[8] , 
         \thirdblock.fruit_1_relative_row[9] , \thirdblock.n7844 , 
         \thirdblock.fruit_1_relative_row_9__N_299[7] , \row[7] , 
         \thirdblock.fruit_1_relative_row_6__N_318 , 
         \thirdblock.fruit_1_relative_row_9__N_299[6] , \row[6] , 
         \thirdblock.fruit_1_relative_row[6] , 
         \thirdblock.fruit_1_relative_row[7] , \thirdblock.n7841 , 
         \thirdblock.fruit_1_relative_row_9__N_299[5] , \row[5] , 
         \thirdblock.fruit_1_relative_row_4__N_330 , 
         \thirdblock.fruit_1_relative_row_9__N_299[4] , \row[4] , 
         \thirdblock.fruit_1_relative_row[4] , 
         \thirdblock.fruit_1_relative_row[5] , \thirdblock.n7688 , 
         \RGB_pad[2].vcc , \thirdblock.counter[0] , 
         \thirdblock.counter_16__N_656[0] , \thirdblock.n4556 , 
         \thirdblock.n7838 , \thirdblock.fruit_1_relative_row_9__N_299[3] , 
         \row[3] , \thirdblock.fruit_1_relative_row_2__N_342 , 
         \thirdblock.fruit_1_relative_row_9__N_299[2] , \row[2] , 
         \thirdblock.fruit_1_relative_row[2] , 
         \thirdblock.fruit_1_relative_row[3] , \thirdblock.n7835 , 
         \thirdblock.fruit_1_relative_row_9__N_299[1] , 
         \thirdblock.fruit_1_relative_row_9__N_299[0] , 
         \thirdblock.fruit_1_relative_row[1] , 
         \thirdblock.counter_16__N_656[8] , \thirdblock.counter_16__N_656[7] , 
         \thirdblock.n7700 , \thirdblock.counter[8] , \thirdblock.n4562 , 
         \thirdblock.counter[7] , \thirdblock.counter_0__N_705 , 
         \thirdblock.counter_1__N_703 , clk, \thirdblock.n4564 , 
         \thirdblock.n7832 , \thirdblock.fruit_1_relative_col_9__N_351[9] , 
         \col[9] , \thirdblock.fruit_1_relative_col_8__N_358 , 
         \thirdblock.fruit_1_relative_col_9__N_351[8] , \col[8] , 
         \thirdblock.fruit_1_relative_col[8] , 
         \thirdblock.fruit_1_relative_col[9] , \thirdblock.n7829 , 
         \thirdblock.fruit_1_relative_col_9__N_351[7] , \col[7] , 
         \thirdblock.fruit_1_relative_col_6__N_370 , 
         \thirdblock.fruit_1_relative_col_9__N_351[6] , \col[6] , 
         \thirdblock.fruit_1_relative_col[6] , 
         \thirdblock.fruit_1_relative_col[7] , \thirdblock.n7826 , 
         \thirdblock.fruit_1_relative_col_9__N_351[5] , \col[5] , 
         \thirdblock.fruit_1_relative_col_4__N_382 , 
         \thirdblock.fruit_1_relative_col_9__N_351[4] , \col[4] , 
         \thirdblock.fruit_1_relative_col[4] , 
         \thirdblock.fruit_1_relative_col[5] , \thirdblock.n7823 , 
         \thirdblock.fruit_1_relative_col_9__N_351[3] , \col[3] , 
         \thirdblock.fruit_1_relative_col_2__N_394 , 
         \thirdblock.fruit_1_relative_col_9__N_351[2] , \col[2] , 
         \thirdblock.fruit_1_relative_col[2] , 
         \thirdblock.fruit_1_relative_col[3] , \thirdblock.n7820 , 
         \thirdblock.fruit_1_relative_col_9__N_351[1] , \col[1] , 
         \thirdblock.fruit_1_relative_col_1__N_398 , \col[0] , 
         \thirdblock.fruit_1_relative_col[1] , 
         \thirdblock.counter_16__N_656[16] , 
         \thirdblock.counter_16__N_656[15] , \thirdblock.n7712 , 
         \thirdblock.counter[16] , \thirdblock.n4570 , 
         \thirdblock.counter[15] , \thirdblock.counter_16__N_656[10] , 
         \thirdblock.counter_16__N_656[9] , \thirdblock.n7703 , 
         \thirdblock.counter[10] , \thirdblock.counter[9] , \thirdblock.n4566 , 
         \thirdblock.counter_16__N_656[14] , 
         \thirdblock.counter_16__N_656[13] , \thirdblock.n7709 , 
         \thirdblock.counter[14] , \thirdblock.n4568 , 
         \thirdblock.counter[13] , \thirdblock.counter_16__N_656[2] , 
         \thirdblock.counter_16__N_656[1] , \thirdblock.n7691 , 
         \thirdblock.counter[2] , \thirdblock.counter[1] , \thirdblock.n4558 , 
         \thirdblock.counter_16__N_656[4] , \thirdblock.counter_16__N_656[3] , 
         \thirdblock.n7694 , \thirdblock.counter[4] , \thirdblock.counter[3] , 
         \thirdblock.n4560 , \thirdblock.counter_16__N_656[12] , 
         \thirdblock.counter_16__N_656[11] , \thirdblock.n7706 , 
         \thirdblock.counter[12] , \thirdblock.counter[11] , 
         \thirdblock.n7943 , \thirdblock.n4711 , \thirdblock.n1102 , 
         \thirdblock.active_fruit_tl_col[9] , \thirdblock.n62[10] , 
         \thirdblock.n7940 , \thirdblock.active_fruit_tl_col[8] , 
         \thirdblock.n4709 , \thirdblock.active_fruit_tl_col[7] , 
         \thirdblock.n62[8] , \thirdblock.n62[9] , \thirdblock.n7937 , 
         \thirdblock.active_fruit_tl_col[6] , \thirdblock.n4707 , 
         \thirdblock.active_fruit_tl_col[5] , \thirdblock.n62[6] , 
         \thirdblock.n62[7] , \thirdblock.n7934 , 
         \thirdblock.active_fruit_tl_col[4] , \thirdblock.n4705 , 
         \thirdblock.active_fruit_tl_col[3] , \thirdblock.n62[4] , 
         \thirdblock.n62[5] , \thirdblock.n7931 , 
         \thirdblock.active_fruit_tl_col[2] , \thirdblock.n4703 , 
         \thirdblock.active_fruit_tl_col[1] , \thirdblock.n62[2] , 
         \thirdblock.n62[3] , \thirdblock.n7766 , 
         \thirdblock.fruit_2_relative_col_9__N_516[9] , 
         \thirdblock.fruit_2_relative_col_8__N_521 , 
         \thirdblock.fruit_2_relative_col_8__N_520 , 
         \thirdblock.fruit_2_relative_col[8] , 
         \thirdblock.fruit_2_relative_col[9] , \thirdblock.n7871 , 
         \thirdblock.n3787 , \thirdblock.active_fruit_tl_col[0] , 
         \thirdblock.n62[1] , \thirdblock.n7802 , 
         \thirdblock.active_fruit_relative_col_9__N_188[9] , 
         \thirdblock.active_fruit_relative_col_8__N_195 , 
         \thirdblock.active_fruit_relative_col_9__N_188[8] , 
         \thirdblock.active_fruit_relative_col[8] , 
         \thirdblock.active_fruit_relative_col[9] , \thirdblock.n7799 , 
         \thirdblock.active_fruit_relative_col_6__N_208 , 
         \thirdblock.active_fruit_relative_col_6__N_207 , 
         \thirdblock.active_fruit_relative_col_9__N_188[6] , 
         \thirdblock.active_fruit_relative_col[6] , 
         \thirdblock.active_fruit_relative_col[7] , \thirdblock.n7763 , 
         \thirdblock.fruit_2_relative_col_9__N_516[7] , 
         \thirdblock.fruit_2_relative_col_6__N_533 , 
         \thirdblock.fruit_2_relative_col_6__N_532 , 
         \thirdblock.fruit_2_relative_col[6] , 
         \thirdblock.fruit_2_relative_col[7] , \thirdblock.n7760 , 
         \thirdblock.fruit_2_relative_col_9__N_516[5] , 
         \thirdblock.fruit_2_relative_col_4__N_545 , 
         \thirdblock.fruit_2_relative_col_4__N_544 , 
         \thirdblock.fruit_2_relative_col[4] , 
         \thirdblock.fruit_2_relative_col[5] , \thirdblock.n7796 , 
         \thirdblock.active_fruit_relative_col_9__N_188[5] , 
         \thirdblock.active_fruit_relative_col_4__N_219 , 
         \thirdblock.active_fruit_relative_col_9__N_188[4] , 
         \thirdblock.active_fruit_relative_col[4] , 
         \thirdblock.active_fruit_relative_col[5] , \thirdblock.n7793 , 
         \thirdblock.active_fruit_relative_col_2__N_232 , 
         \thirdblock.active_fruit_relative_col_2__N_231 , 
         \thirdblock.active_fruit_relative_col_9__N_188[2] , 
         \thirdblock.active_fruit_relative_col[2] , 
         \thirdblock.active_fruit_relative_col[3] , \thirdblock.n7757 , 
         \thirdblock.fruit_2_relative_col_9__N_516[3] , 
         \thirdblock.fruit_2_relative_col_2__N_557 , 
         \thirdblock.fruit_2_relative_col_2__N_556 , 
         \thirdblock.fruit_2_relative_col[2] , 
         \thirdblock.fruit_2_relative_col[3] , \thirdblock.n7790 , 
         \thirdblock.active_fruit_relative_col_9__N_188[1] , 
         \thirdblock.active_fruit_relative_col_9__N_188[0] , 
         \thirdblock.active_fruit_relative_col[1] , \thirdblock.n7754 , 
         \thirdblock.fruit_2_relative_col_9__N_516[1] , 
         \thirdblock.fruit_2_relative_col_1__N_561 , 
         \thirdblock.fruit_2_relative_col[1] , \thirdblock.n7751 , 
         \thirdblock.fruit_3_relative_col_9__N_606 , 
         \thirdblock.fruit_3_relative_col[9] , \thirdblock.n7781 , 
         \thirdblock.fruit_2_relative_row_9__N_462[9] , 
         \thirdblock.fruit_2_relative_row_8__N_469 , 
         \thirdblock.fruit_2_relative_row_9__N_462[8] , 
         \thirdblock.fruit_2_relative_row[8] , 
         \thirdblock.fruit_2_relative_row[9] , \thirdblock.n7748 , 
         \thirdblock.fruit_3_relative_col_7__N_614 , 
         \thirdblock.fruit_3_relative_col[7] , 
         \thirdblock.fruit_3_relative_col[8] , \thirdblock.n7745 , 
         \thirdblock.fruit_3_relative_col_5__N_622 , 
         \thirdblock.fruit_3_relative_col[5] , 
         \thirdblock.fruit_3_relative_col[6] , \thirdblock.n7778 , 
         \thirdblock.fruit_2_relative_row_9__N_462[7] , 
         \thirdblock.fruit_2_relative_row_6__N_481 , 
         \thirdblock.fruit_2_relative_row_9__N_462[6] , 
         \thirdblock.fruit_2_relative_row[6] , 
         \thirdblock.fruit_2_relative_row[7] , \thirdblock.n7775 , 
         \thirdblock.fruit_2_relative_row_9__N_462[5] , 
         \thirdblock.fruit_2_relative_row_4__N_493 , 
         \thirdblock.fruit_2_relative_row_9__N_462[4] , 
         \thirdblock.fruit_2_relative_row[4] , 
         \thirdblock.fruit_2_relative_row[5] , \thirdblock.n7742 , 
         \thirdblock.fruit_3_relative_col_3__N_630 , 
         \thirdblock.fruit_3_relative_col[3] , 
         \thirdblock.fruit_3_relative_col[4] , \thirdblock.n7739 , 
         \thirdblock.fruit_3_relative_col[2] , \thirdblock.n7772 , 
         \thirdblock.fruit_2_relative_row_9__N_462[3] , 
         \thirdblock.fruit_2_relative_row_2__N_505 , 
         \thirdblock.fruit_2_relative_row_9__N_462[2] , 
         \thirdblock.fruit_2_relative_row[2] , 
         \thirdblock.fruit_2_relative_row[3] , \thirdblock.n7769 , 
         \thirdblock.fruit_2_relative_row_9__N_462[1] , 
         \thirdblock.fruit_2_relative_row_9__N_462[0] , 
         \thirdblock.fruit_2_relative_row[1] , \thirdblock.n7736 , 
         \thirdblock.fruit_3_relative_row_9__N_576 , 
         \thirdblock.fruit_3_relative_row[9] , \thirdblock.n7733 , 
         \thirdblock.fruit_3_relative_row_7__N_584 , 
         \thirdblock.fruit_3_relative_row[7] , 
         \thirdblock.fruit_3_relative_row[8] , \thirdblock.n7730 , 
         \thirdblock.fruit_3_relative_row_5__N_592 , 
         \thirdblock.fruit_3_relative_row[5] , 
         \thirdblock.fruit_3_relative_row[6] , \thirdblock.n7904 , 
         \thirdblock.n4593 , \thirdblock.n4487 , \thirdblock.n57[9] , 
         \thirdblock.n7727 , \thirdblock.fruit_3_relative_row_3__N_600 , 
         \thirdblock.fruit_3_relative_row[3] , 
         \thirdblock.fruit_3_relative_row[4] , \thirdblock.n7901 , 
         \thirdblock.n4489 , \thirdblock.n4591 , \thirdblock.n4491 , 
         \thirdblock.n57[7] , \thirdblock.n57[8] , \thirdblock.n7724 , 
         \thirdblock.fruit_3_relative_row[2] , \thirdblock.n7898 , 
         \thirdblock.n4493 , \thirdblock.n4589 , \thirdblock.n4495 , 
         \thirdblock.n57[5] , \thirdblock.n57[6] , \thirdblock.n7895 , 
         \thirdblock.n4497 , \thirdblock.n4587 , \thirdblock.n4499 , 
         \thirdblock.n57[3] , \thirdblock.n57[4] , \thirdblock.n7817 , 
         \thirdblock.active_fruit_relative_row_9__N_136[9] , 
         \thirdblock.active_fruit_relative_row_8__N_143 , 
         \thirdblock.active_fruit_relative_row_9__N_136[8] , 
         \thirdblock.active_fruit_relative_row[8] , 
         \thirdblock.active_fruit_relative_row[9] , \thirdblock.n7814 , 
         \thirdblock.active_fruit_relative_row_6__N_156 , 
         \thirdblock.active_fruit_relative_row_6__N_155 , 
         \thirdblock.active_fruit_relative_row_9__N_136[6] , 
         \thirdblock.active_fruit_relative_row[6] , 
         \thirdblock.active_fruit_relative_row[7] , \thirdblock.n7811 , 
         \thirdblock.active_fruit_relative_row_9__N_136[5] , 
         \thirdblock.active_fruit_relative_row_4__N_167 , 
         \thirdblock.active_fruit_relative_row_4__N_166 , 
         \thirdblock.active_fruit_relative_row[4] , 
         \thirdblock.active_fruit_relative_row[5] , \thirdblock.n7892 , 
         \thirdblock.n4501 , \thirdblock.n4585 , \thirdblock.n4503 , 
         \thirdblock.n57[1] , \thirdblock.n57[2] , \thirdblock.n7787 , 
         \thirdblock.n4506 , \thirdblock.n4505 , \thirdblock.n57[0] , 
         \thirdblock.n7808 , 
         \thirdblock.active_fruit_relative_row_9__N_136[3] , 
         \thirdblock.active_fruit_relative_row_2__N_178 , 
         \thirdblock.active_fruit_relative_row[2] , 
         \thirdblock.active_fruit_relative_row[3] , 
         \thirdblock.counter_16__N_656[6] , \thirdblock.counter_16__N_656[5] , 
         \thirdblock.n7697 , \thirdblock.counter[6] , \thirdblock.counter[5] , 
         \secondblock.row_9__N_1[8] , \secondblock.row_9__N_1[7] , 
         \secondblock.n7865 , \secondblock.n4580 , \secondblock.col_0__N_50 , 
         \secondblock.row_0__N_30 , \secondblock.n4582 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n7862 , \secondblock.n4578 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n7859 , \secondblock.n4576 , 
         \secondblock.row_9__N_1[2] , \secondblock.row_9__N_1[1] , 
         \secondblock.n7856 , \secondblock.n4574 , \secondblock.row_9__N_1[0] , 
         \secondblock.n7784 , \secondblock.col_9__N_31[9] , 
         \secondblock.n7958 , \secondblock.n4604 , 
         \secondblock.col_9__N_31[8] , \secondblock.col_9__N_31[7] , 
         \secondblock.n7955 , \secondblock.n4602 , 
         \secondblock.col_9__N_31[6] , \secondblock.col_9__N_31[5] , 
         \secondblock.n7952 , \secondblock.n4600 , 
         \secondblock.col_9__N_31[4] , \secondblock.col_9__N_31[3] , 
         \secondblock.n7949 , \secondblock.n4598 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n7946 , \secondblock.n4596 , 
         \secondblock.col_9__N_31[0] , \secondblock.n7853 , 
         \secondblock.row_9__N_1[9] , \secondblock.n7868 , 
         \nesblock.NEScount_7__N_59[16] , \nesblock.NEScount_7__N_59[15] , 
         \nesblock.n7928 , \nesblock.NEScount[7] , \nesblock.n4640 , 
         \nesblock.NEScount[6] , \nesblock.clk , 
         \nesblock.NEScount_7__N_59[14] , \nesblock.NEScount_7__N_59[13] , 
         \nesblock.n7925 , \nesblock.NEScount[5] , \nesblock.n4638 , 
         \nesblock.NEScount[4] , \nesblock.NEScount_7__N_59[12] , 
         \nesblock.NEScount_7__N_59[11] , \nesblock.n7922 , 
         \nesblock.NEScount[3] , \nesblock.n4636 , \nesblock.NEScount[2] , 
         \nesblock.NEScount_7__N_59[10] , \nesblock.NEScount_7__N_59[9] , 
         \nesblock.n7919 , \nesblock.NEScount[1] , \nesblock.n4634 , 
         \nesblock.NEScount[0] , \nesblock.NEScount_7__N_59[8] , 
         \nesblock.NEScount_7__N_59[7] , \nesblock.n7916 , NESclk_c, 
         \nesblock.n4632 , \nesblock.n10_adj_725 , 
         \nesblock.NEScount_7__N_59[6] , \nesblock.NEScount_7__N_59[5] , 
         \nesblock.n7913 , \nesblock.n11 , \nesblock.n4630 , \nesblock.n12 , 
         \nesblock.NEScount_7__N_59[4] , \nesblock.NEScount_7__N_59[3] , 
         \nesblock.n7910 , \nesblock.n13 , \nesblock.n4628 , \nesblock.n14 , 
         \nesblock.NEScount_7__N_59[2] , \nesblock.NEScount_7__N_59[1] , 
         \nesblock.n7907 , \nesblock.n15 , \nesblock.n4626 , \nesblock.n16 , 
         \nesblock.NEScount_7__N_59[0] , \nesblock.n7850 , \nesblock.n17 , 
         \thirdblock.fruit_1_tl_row_9__N_248[4] , 
         \thirdblock.fruit_1_tl_row_9__N_248[5] , \thirdblock.n4240 , 
         \thirdblock.game_state[0] , \thirdblock.n5_adj_738 , 
         \thirdblock.active_fruit_tl_row[4] , 
         \thirdblock.active_fruit_tl_row[5] , 
         \thirdblock.fruit_1_tl_col_0__N_286 , \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.fruit_1_tl_row[4] , 
         \thirdblock.active_fruit_type[1].sig_014.FeedThruLUT , 
         \thirdblock.active_fruit_type[0].sig_001.FeedThruLUT , 
         \thirdblock.active_fruit_type[1] , \thirdblock.active_fruit_type[0] , 
         \thirdblock.fruit_1_type_0__N_290 , \thirdblock.fruit_1_type[0] , 
         \thirdblock.fruit_1_type[1] , 
         \thirdblock.active_fruit_type[1].sig_016.FeedThruLUT , 
         \thirdblock.active_fruit_type[0].sig_002.FeedThruLUT , 
         \thirdblock.fruit_2_type_0__N_453 , \thirdblock.fruit_2_type[0] , 
         \thirdblock.fruit_2_type[1] , \output[1]$n1 , \output[0]$n0 , 
         \nesblock.result[1] , \nesblock.output_0__N_58 , \output[1] , 
         \nesblock.result[0] , \output[0] , \thirdblock.button_prev[0] , 
         \thirdblock.button_prev[1] , 
         \thirdblock.active_fruit_tl_col[0].sig_012.FeedThruLUT , 
         \thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT , 
         \thirdblock.fruit_1_tl_col_0__N_287 , \thirdblock.fruit_1_tl_col[1] , 
         \thirdblock.fruit_1_tl_col[0] , 
         \thirdblock.active_fruit_tl_row[0].sig_011.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[1].sig_006.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[0] , 
         \thirdblock.active_fruit_tl_row[1] , 
         \thirdblock.fruit_2_tl_col_0__N_449 , 
         \thirdblock.fruit_2_tl_col_0__N_450 , \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.fruit_2_tl_row[0] , 
         \thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT , 
         \thirdblock.active_fruit_tl_row[1].sig_007.FeedThruLUT , 
         \thirdblock.fruit_1_tl_row[1] , \thirdblock.fruit_1_tl_row[0] , 
         \thirdblock.counter_0__N_704[0] , \thirdblock.n827 , 
         \thirdblock.counter_0__N_706 , 
         \thirdblock.fruit_1_tl_row_9__N_248[2] , 
         \thirdblock.fruit_1_tl_row_9__N_248[3] , 
         \thirdblock.active_fruit_tl_row[2] , 
         \thirdblock.active_fruit_tl_row[3] , \thirdblock.fruit_1_tl_row[3] , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.swap_fruit_2__N_71[0] , 
         \thirdblock.swap_fruit_2__N_71[1] , \thirdblock.swap_fruit[0] , 
         \thirdblock.game_state[1] , \thirdblock.swap_fruit[1] , 
         \thirdblock.swap_fruit_0__N_76 , 
         \thirdblock.active_fruit_tl_col_9__N_102[1] , 
         \thirdblock.active_fruit_tl_col_9__N_102[0] , \thirdblock.n797[1] , 
         \thirdblock.n5557 , \thirdblock.n2563 , \thirdblock.n5_adj_741 , 
         \thirdblock.active_fruit_tl_col_0__N_121 , 
         \thirdblock.active_fruit_tl_col[1].sig_020.FeedThruLUT , 
         \thirdblock.active_fruit_tl_col[0].sig_010.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col[0] , \thirdblock.fruit_2_tl_col[1] , 
         \thirdblock.fruit_1_tl_col_9__N_268[3] , 
         \thirdblock.fruit_1_tl_col_9__N_268[2] , 
         \thirdblock.fruit_1_tl_col[2] , \thirdblock.fruit_1_tl_col[3] , 
         \thirdblock.fruit_1_tl_col_9__N_268[5] , 
         \thirdblock.fruit_1_tl_col_9__N_268[4] , 
         \thirdblock.fruit_1_tl_col[4] , \thirdblock.fruit_1_tl_col[5] , 
         \thirdblock.fruit_2_tl_row_9__N_411[3] , 
         \thirdblock.fruit_2_tl_row_9__N_411[2] , \thirdblock.n4285 , 
         \thirdblock.n3655 , \thirdblock.fruit_2_tl_row[2] , 
         \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.fruit_2_tl_row_9__N_411[5] , 
         \thirdblock.fruit_2_tl_row_9__N_411[4] , 
         \thirdblock.fruit_2_tl_row[4] , \thirdblock.fruit_2_tl_row[5] , 
         \thirdblock.fruit_2_tl_col_9__N_431[3] , 
         \thirdblock.fruit_2_tl_col_9__N_431[2] , 
         \thirdblock.fruit_2_tl_col[2] , \thirdblock.fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_9__N_431[5] , 
         \thirdblock.fruit_2_tl_col_9__N_431[4] , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \output[3]$n3 , \output[2]$n2 , \nesblock.result[3] , \output[3] , 
         \nesblock.result[2] , \output[2] , \thirdblock.button_prev[2] , 
         \thirdblock.button_prev[3] , \output[5]$n5 , \output[4]$n4 , 
         \nesblock.result[5] , \output[5] , \nesblock.result[4] , \output[4] , 
         \thirdblock.button_prev[4] , \thirdblock.button_prev[5] , 
         \output[7]$n7 , \output[6]$n6 , \nesblock.result[7] , \output[7] , 
         \nesblock.result[6] , \output[6] , \thirdblock.button_prev[6] , 
         \thirdblock.button_prev[7] , 
         \thirdblock.active_fruit_tl_col_9__N_102[3] , 
         \thirdblock.active_fruit_tl_col_9__N_102[2] , \thirdblock.n797[3] , 
         \thirdblock.n797[2] , \thirdblock.active_fruit_tl_col_9__N_102[5] , 
         \thirdblock.active_fruit_tl_col_9__N_102[4] , \thirdblock.n797[5] , 
         \thirdblock.n797[4] , \thirdblock.active_fruit_tl_col_9__N_102[7] , 
         \thirdblock.active_fruit_tl_col_9__N_102[6] , \thirdblock.n797[7] , 
         \thirdblock.n797[6] , \thirdblock.active_fruit_tl_col_9__N_102[9] , 
         \thirdblock.active_fruit_tl_col_9__N_102[8] , \thirdblock.n797[9] , 
         \thirdblock.n797[8] , \startscreenRGB_0__N_81$n9 , 
         startscreenRGB_1__N_80, \nesblock.n10_c , n10, n5898, 
         startscreenRGB_0__N_81, startscreenRGB_3__N_77, 
         \thirdblock.startscreenRGB[1] , \thirdblock.startscreenRGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[0].sig_027.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[1].sig_022.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[1] , \thirdblock.fruit_3_RGB[1] , 
         \thirdblock.fruit_3_RGB[0] , 
         \thirdblock.fruit_3.blueberryRGB[3].sig_024.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[2].sig_023.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[3] , 
         \thirdblock.fruit_3.blueberryRGB[2] , \thirdblock.fruit_3_RGB[2] , 
         \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3.blueberryRGB[5].sig_026.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[4].sig_025.FeedThruLUT , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.blueberryRGB[4] , \thirdblock.fruit_3_RGB[4] , 
         \thirdblock.fruit_3_RGB[5] , 
         \thirdblock.fruit_2.fruit_2_RGB_0__N_459 , 
         \thirdblock.fruit_2.fruit_2_RGB_1__N_458 , 
         \thirdblock.fruit_2.watermelonRGB[0] , 
         \thirdblock.fruit_2.blueberryRGB[0] , \thirdblock.fruit_2.n6988 , 
         \thirdblock.n1034 , \thirdblock.fruit_2.blueberryRGB[1] , 
         \thirdblock.fruit_2.n6994 , \thirdblock.fruit_2.watermelonRGB[1] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2.fruit_2_RGB_3__N_456 , 
         \thirdblock.fruit_2.fruit_2_RGB_2__N_457 , 
         \thirdblock.fruit_2.blueberryRGB[3] , 
         \thirdblock.fruit_2.watermelonRGB[3] , \thirdblock.fruit_2.n7006 , 
         \thirdblock.fruit_2.watermelonRGB[2] , \thirdblock.fruit_2.n7000 , 
         \thirdblock.fruit_2.blueberryRGB[2] , \thirdblock.fruit_2_RGB[2] , 
         \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.fruit_2.fruit_2_RGB_5__N_454 , 
         \thirdblock.fruit_2.fruit_2_RGB_4__N_455 , 
         \thirdblock.fruit_2.blueberryRGB[5] , 
         \thirdblock.fruit_2.watermelonRGB[5] , \thirdblock.fruit_2.n7018 , 
         \thirdblock.fruit_2.blueberryRGB[4] , 
         \thirdblock.fruit_2.watermelonRGB[4] , \thirdblock.fruit_2.n7012 , 
         \thirdblock.fruit_2_RGB[4] , \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.fruit_1_RGB_0__N_296 , 
         \thirdblock.fruit_1.fruit_1_RGB_1__N_295 , 
         \thirdblock.fruit_1.blueberryRGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[0] , \thirdblock.n999 , 
         \thirdblock.fruit_1.n6952 , \thirdblock.fruit_1.blueberryRGB[1] , 
         \thirdblock.fruit_1.watermelonRGB[1] , \thirdblock.fruit_1.n6958 , 
         \thirdblock.fruit_1_RGB[1] , \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.fruit_1_RGB_3__N_293 , 
         \thirdblock.fruit_1.fruit_1_RGB_2__N_294 , 
         \thirdblock.fruit_1.blueberryRGB[3] , \thirdblock.fruit_1.n6970 , 
         \thirdblock.fruit_1.watermelonRGB[3] , \thirdblock.fruit_1.n6964 , 
         \thirdblock.fruit_1.watermelonRGB[2] , 
         \thirdblock.fruit_1.blueberryRGB[2] , \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.fruit_1_RGB_5__N_291 , 
         \thirdblock.fruit_1.fruit_1_RGB_4__N_292 , 
         \thirdblock.fruit_1.blueberryRGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[5] , \thirdblock.fruit_1.n6982 , 
         \thirdblock.fruit_1.blueberryRGB[4] , 
         \thirdblock.fruit_1.watermelonRGB[4] , \thirdblock.fruit_1.n6976 , 
         \thirdblock.fruit_1_RGB[4] , \thirdblock.fruit_1_RGB[5] , 
         \thirdblock.active_fruit.active_fruit_RGB_0__N_133 , 
         \thirdblock.active_fruit.active_fruit_RGB_1__N_132 , 
         \thirdblock.active_fruit.blueberryRGB[0] , 
         \thirdblock.active_fruit.n7060 , 
         \thirdblock.active_fruit.watermelonRGB[0] , \thirdblock.n964 , 
         \thirdblock.active_fruit.watermelonRGB[1] , 
         \thirdblock.active_fruit.n6922 , 
         \thirdblock.active_fruit.blueberryRGB[1] , 
         \thirdblock.active_fruit_RGB[1] , \thirdblock.active_fruit_RGB[0] , 
         \thirdblock.active_fruit.active_fruit_RGB_3__N_130 , 
         \thirdblock.active_fruit.active_fruit_RGB_2__N_131 , 
         \thirdblock.active_fruit.watermelonRGB[3] , 
         \thirdblock.active_fruit.blueberryRGB[3] , 
         \thirdblock.active_fruit.n6934 , 
         \thirdblock.active_fruit.blueberryRGB[2] , 
         \thirdblock.active_fruit.watermelonRGB[2] , 
         \thirdblock.active_fruit.n6928 , \thirdblock.active_fruit_RGB[2] , 
         \thirdblock.active_fruit_RGB[3] , 
         \thirdblock.active_fruit.active_fruit_RGB_5__N_128 , 
         \thirdblock.active_fruit.active_fruit_RGB_4__N_129 , 
         \thirdblock.active_fruit.blueberryRGB[5] , 
         \thirdblock.active_fruit.watermelonRGB[5] , 
         \thirdblock.active_fruit.n6946 , 
         \thirdblock.active_fruit.watermelonRGB[4] , 
         \thirdblock.active_fruit.n6940 , 
         \thirdblock.active_fruit.blueberryRGB[4] , 
         \thirdblock.active_fruit_RGB[4] , \thirdblock.active_fruit_RGB[5] , 
         \nesblock.result[0].sig_034.FeedThruLUT , 
         \nesblock.result[1].sig_028.FeedThruLUT , CTRLclk_c, 
         \nesblock.result[3].sig_030.FeedThruLUT , 
         \nesblock.result[2].sig_029.FeedThruLUT , 
         \nesblock.result[5].sig_032.FeedThruLUT , 
         \nesblock.result[4].sig_031.FeedThruLUT , 
         \nesblock.result[6].sig_033.FeedThruLUT , n3297, 
         \thirdblock.RGB_c_3_N_711 , \thirdblock.n5_adj_730 , 
         \thirdblock.n631 , \thirdblock.n5572 , \thirdblock.n2601 , 
         \thirdblock.n3647 , \thirdblock.n11_adj_732 , \thirdblock.n3417 , 
         \thirdblock.n258 , \thirdblock.n11_adj_726 , \thirdblock.n5 , 
         \thirdblock.n3661 , \thirdblock.n6277 , \thirdblock.n11 , 
         \thirdblock.n6279 , \thirdblock.active_fruit_tl_row[8] , 
         \thirdblock.n3413 , \thirdblock.n24 , \thirdblock.n3779 , 
         \thirdblock.game_state_0__N_70 , buttonout_c_7, buttonout_c_4, 
         buttonout_c_1, \nesblock.n6 , buttonout_c_0, \thirdblock.n12 , 
         \thirdblock.fruit_RGB_1__N_652 , \thirdblock.fruit_RGB_0__N_655 , 
         \thirdblock.n2190 , \thirdblock.fruit_RGB[1] , 
         \thirdblock.fruit_RGB_5__N_644 , \thirdblock.fruit_RGB[5] , 
         \thirdblock.fruit_RGB_0__N_654 , \thirdblock.fruit_RGB[0] , 
         \thirdblock.fruit_RGB_4__N_646 , \thirdblock.fruit_RGB[4] , 
         \thirdblock.fruit_RGB_3__N_648 , \thirdblock.startscreenRGB[3] , 
         \thirdblock.fruit_RGB[3] , \thirdblock.RGB_c_3_N_712 , 
         \thirdblock.fruit_RGB_2__N_650 , \thirdblock.fruit_RGB[2] , 
         \thirdblock.swap_fruit[2] , \thirdblock.start_screen.n26 , 
         \secondblock.n4 , \thirdblock.start_screen.n40 , 
         \thirdblock.start_screen.n46 , n5550, \secondblock.n8 , RGB_c_3_N_710, 
         buttonout_c_6, buttonout_c_5, buttonout_c_3, buttonout_c_2, 
         \thirdblock.fruit_1_rom_col_0__N_410 , 
         \thirdblock.fruit_1_rom_col[2] , \thirdblock.n10_adj_733 , 
         \thirdblock.n368 , \thirdblock.RGB_c_0_N_716 , led_c, RGB_c_0, 
         \thirdblock.game_state_1__N_67[1] , \thirdblock.game_state_1__N_68 , 
         \thirdblock.n367 , \thirdblock.n3687 , \thirdblock.n370 , 
         \thirdblock.active_fruit_tl_row[6] , \thirdblock.fruit_1_tl_row[6] , 
         \thirdblock.fruit_2_tl_row[6] , \thirdblock.n369 , \thirdblock.n4 , 
         \thirdblock.fruit_2_type[2] , \thirdblock.active_fruit_type[2] , 
         \thirdblock.n6289 , \thirdblock.n10 , \thirdblock.n4_adj_728 , 
         \thirdblock.n3379 , \thirdblock.n10_adj_727 , 
         \thirdblock.n22_adj_740 , \thirdblock.n10_adj_729 , \thirdblock.n372 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.fruit_2_tl_row[8] , 
         \thirdblock.active_fruit_tl_row[7] , \thirdblock.n371 , 
         \thirdblock.fruit_2_tl_row[7] , \thirdblock.fruit_1_tl_row[7] , 
         \thirdblock.active_fruit_tl_row[9] , \thirdblock.n373 , 
         \thirdblock.fruit_2_tl_row[9] , \thirdblock.fruit_1_tl_row[9] , 
         RGB_c_3, \thirdblock.n6282 , 
         \thirdblock.active_fruit_rom_col_0__N_247 , 
         \thirdblock.active_fruit_rom_col[0] , 
         \thirdblock.active_fruit_rom_row_0__N_242 , 
         \thirdblock.active_fruit_rom_row[0] , \thirdblock.n41 , 
         \thirdblock.n5896 , \thirdblock.n2569 , \thirdblock.n5886 , 
         \thirdblock.n21 , \thirdblock.n13_adj_742 , 
         \thirdblock.active_fruit_type_2__N_122 , \thirdblock.n5564 , 
         \thirdblock.active_fruit_type_2__N_123 , 
         \thirdblock.active_fruit.orangeRGB[2] , 
         \thirdblock.active_fruit.n2203 , 
         \thirdblock.active_fruit.grapefruitRGB[2] , RGB_c_1, 
         \thirdblock.fruit_2_rom_col_0__N_573 , 
         \thirdblock.fruit_2_rom_col[0] , 
         \thirdblock.fruit_2_rom_row_0__N_568 , 
         \thirdblock.fruit_2_rom_row[0] , \thirdblock.n10_adj_731 , 
         \thirdblock.n4_adj_735 , \thirdblock.n796 , \thirdblock.n5548 , 
         \thirdblock.n3767 , \thirdblock.n2550 , \thirdblock.n5888 , 
         \thirdblock.n10_adj_737 , \thirdblock.n4_adj_734 , 
         \thirdblock.fruit_1_type[2] , \thirdblock.n22 , 
         \thirdblock.n10_adj_736 , \thirdblock.n19 , \thirdblock.n15 , 
         \thirdblock.n14_adj_743 , \thirdblock.n6252 , \thirdblock.n5_adj_739 , 
         \thirdblock.n6288 , \thirdblock.n13 , \thirdblock.n14 , 
         \thirdblock.fruit_3_rom_row_0__N_638 , 
         \thirdblock.fruit_3_rom_row[0] , \thirdblock.n364 , 
         \thirdblock.fruit_3_rom_col_0__N_643 , 
         \thirdblock.fruit_3_rom_col[4] , \thirdblock.n366 , \thirdblock.n365 , 
         \thirdblock.n15_adj_744 , \thirdblock.fruit_1_rom_row_0__N_405 , 
         \thirdblock.fruit_1_rom_row[0] , 
         \thirdblock.active_fruit_type[2].sig_015.FeedThruLUT , 
         \thirdblock.fruit_1.grapefruitRGB[0] , 
         \thirdblock.fruit_1.orangeRGB[0] , \thirdblock.fruit_1.n2216 , 
         \thirdblock.active_fruit_type[2].sig_017.FeedThruLUT , 
         \thirdblock.fruit_2.grapefruitRGB[0] , 
         \thirdblock.fruit_2.orangeRGB[0] , \thirdblock.fruit_2.n2229 , 
         VSYNC_c_N_718, \startscreenRGB_3__N_77$n8 , 
         \thirdblock.start_screen.n5876 , \thirdblock.start_screen.n10 , 
         \thirdblock.fruit_2.orangeRGB[5] , 
         \thirdblock.fruit_2.grapefruitRGB[5] , 
         \thirdblock.fruit_1.grapefruitRGB[5] , 
         \thirdblock.fruit_1.orangeRGB[5] , 
         \thirdblock.active_fruit.orangeRGB[1] , 
         \thirdblock.active_fruit.grapefruitRGB[1] , \secondblock.n4359 , 
         \secondblock.n53 , \secondblock.n5890 , \secondblock.HSYNC_c_N_717 , 
         HSYNC_c, \secondblock.VSYNC_c_N_719 , VSYNC_c, 
         \nesblock.CTRLclk_c_N_720 , \startscreenRGB_2__N_79[2] , 
         \thirdblock.startscreenRGB[2] , \nesblock.latch_c_N_723 , 
         \nesblock.latch_c_N_722 , latch_c, \thirdblock.swap_fruit_2__N_71[2] , 
         RGB_c_4, RGB_c_2, RGB_c_5, \thirdblock.active_fruit.orangeRGB[4] , 
         \thirdblock.active_fruit.grapefruitRGB[4] , 
         \thirdblock.active_fruit.grapefruitRGB[3] , 
         \thirdblock.active_fruit.orangeRGB[3] , 
         \thirdblock.active_fruit.orangeRGB[0] , 
         \thirdblock.active_fruit.grapefruitRGB[0] , 
         \thirdblock.active_fruit.orangeRGB[5] , 
         \thirdblock.active_fruit.grapefruitRGB[5] , 
         \thirdblock.fruit_1.grapefruitRGB[2] , 
         \thirdblock.fruit_1.orangeRGB[2] , 
         \thirdblock.fruit_1.grapefruitRGB[1] , 
         \thirdblock.fruit_1.orangeRGB[1] , \thirdblock.fruit_1.orangeRGB[4] , 
         \thirdblock.fruit_1.grapefruitRGB[4] , 
         \thirdblock.fruit_1.orangeRGB[3] , 
         \thirdblock.fruit_1.grapefruitRGB[3] , 
         \thirdblock.fruit_2.grapefruitRGB[2] , 
         \thirdblock.fruit_2.orangeRGB[2] , \thirdblock.fruit_2.orangeRGB[1] , 
         \thirdblock.fruit_2.grapefruitRGB[1] , 
         \thirdblock.fruit_2.orangeRGB[4] , 
         \thirdblock.fruit_2.grapefruitRGB[4] , 
         \thirdblock.fruit_2.orangeRGB[3] , 
         \thirdblock.fruit_2.grapefruitRGB[3] , \thirdblock.fruit_1_tl_col[9] , 
         \thirdblock.fruit_2_tl_col[9] , 
         \thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col[6] , \thirdblock.fruit_1_tl_col[6] , 
         \thirdblock.fruit_2_tl_col_9__N_431[7] , 
         \thirdblock.fruit_1_tl_col[7] , \thirdblock.fruit_2_tl_col[7] , 
         \thirdblock.active_fruit_tl_col[8].sig_018.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col[8] , \thirdblock.fruit_1_tl_col[8] , 
         \thirdblock.fruit_1_rom_col[3] , \thirdblock.fruit_1_rom_col[0] , 
         \thirdblock.fruit_1_rom_col[4] , \thirdblock.fruit_1_rom_col[1] , 
         \thirdblock.fruit_1_rom_row[1] , \thirdblock.fruit_1_rom_row[2] , 
         \thirdblock.fruit_1_rom_row[3] , \thirdblock.fruit_1_rom_row[4] , 
         \thirdblock.fruit_3_rom_row[1] , \thirdblock.fruit_3_rom_row[2] , 
         \thirdblock.fruit_3_rom_row[3] , \thirdblock.fruit_3_rom_row[4] , 
         \thirdblock.fruit_3_rom_col[0] , \thirdblock.fruit_3_rom_col[1] , 
         \thirdblock.fruit_3_rom_col[2] , \thirdblock.fruit_3_rom_col[3] , 
         \thirdblock.fruit_2_rom_col[1] , \thirdblock.fruit_2_rom_col[2] , 
         \thirdblock.fruit_2_rom_col[3] , \thirdblock.fruit_2_rom_col[4] , 
         \thirdblock.fruit_2_rom_row[1] , \thirdblock.fruit_2_rom_row[2] , 
         \thirdblock.fruit_2_rom_row[3] , \thirdblock.fruit_2_rom_row[4] , 
         \thirdblock.active_fruit_rom_col[1] , 
         \thirdblock.active_fruit_rom_col[2] , 
         \thirdblock.active_fruit_rom_col[3] , 
         \thirdblock.active_fruit_rom_col[4] , 
         \thirdblock.active_fruit_rom_row[1] , 
         \thirdblock.active_fruit_rom_row[2] , 
         \thirdblock.active_fruit_rom_row[3] , 
         \thirdblock.active_fruit_rom_row[4] , 
         \thirdblock.active_fruit_type_0__N_126 , \thirdblock.n5313 , 
         \thirdblock.active_fruit_type_0__N_127 , 
         \thirdblock.fruit_1_tl_row_9__N_248[7] , 
         \thirdblock.active_fruit_tl_row[6].sig_004.FeedThruLUT , 
         \thirdblock.fruit_2_tl_row_9__N_411[7] , 
         \thirdblock.active_fruit_tl_row[6].sig_000.FeedThruLUT , 
         \thirdblock.fruit_2_tl_row_9__N_411[9] , 
         \thirdblock.active_fruit_tl_row[8].sig_021.FeedThruLUT , 
         \thirdblock.fruit_1_tl_row_9__N_248[9] , 
         \thirdblock.active_fruit_tl_row[8].sig_005.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col_9__N_431[9] , 
         \thirdblock.fruit_1_tl_col_9__N_268[7] , 
         \thirdblock.active_fruit_tl_col[6].sig_009.FeedThruLUT , 
         \thirdblock.fruit_1_tl_col_9__N_268[9] , 
         \thirdblock.active_fruit_tl_col[8].sig_008.FeedThruLUT , 
         \thirdblock.active_fruit_type_1__N_124 , 
         \thirdblock.active_fruit_type_1__N_125 , 
         \thirdblock.active_fruit_tl_row_9__N_82 , 
         \thirdblock.active_fruit_tl_row_9__N_83 , 
         \thirdblock.active_fruit_tl_row_8__N_84 , 
         \thirdblock.active_fruit_tl_row_8__N_85 , 
         \thirdblock.active_fruit_tl_row_7__N_86 , 
         \thirdblock.active_fruit_tl_row_7__N_87 , 
         \thirdblock.active_fruit_tl_row_6__N_88 , 
         \thirdblock.active_fruit_tl_row_6__N_89 , 
         \thirdblock.active_fruit_tl_row_5__N_90 , 
         \thirdblock.active_fruit_tl_row_5__N_91 , 
         \thirdblock.active_fruit_tl_row_4__N_92 , 
         \thirdblock.active_fruit_tl_row_4__N_93 , 
         \thirdblock.active_fruit_tl_row_3__N_94 , 
         \thirdblock.active_fruit_tl_row_3__N_95 , 
         \thirdblock.active_fruit_tl_row_2__N_96 , 
         \thirdblock.active_fruit_tl_row_2__N_97 , 
         \thirdblock.active_fruit_tl_row_1__N_98 , 
         \thirdblock.active_fruit_tl_row_1__N_99 , 
         \thirdblock.active_fruit_tl_row_0__N_100 , 
         \thirdblock.active_fruit_tl_row_0__N_101 , 
         \thirdblock.game_state_1__N_67[0] , \thirdblock.n1453 , 
         external_osc_c, \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c, 
         data_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n7805 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7805 ), .F1(\thirdblock.active_fruit_relative_row[1] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .COUT0(\thirdblock.n7805 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( .D1(\thirdblock.n7847 ), 
    .C1(\thirdblock.fruit_1_relative_row_9__N_299[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_relative_row_8__N_306 ), 
    .C0(\thirdblock.fruit_1_relative_row_9__N_299[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_relative_row_8__N_306 ), 
    .CIN1(\thirdblock.n7847 ), .F0(\thirdblock.fruit_1_relative_row[8] ), 
    .F1(\thirdblock.fruit_1_relative_row[9] ), .COUT0(\thirdblock.n7847 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n7844 ), 
    .C1(\thirdblock.fruit_1_relative_row_9__N_299[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_relative_row_6__N_318 ), 
    .C0(\thirdblock.fruit_1_relative_row_9__N_299[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_relative_row_6__N_318 ), 
    .CIN1(\thirdblock.n7844 ), .F0(\thirdblock.fruit_1_relative_row[6] ), 
    .F1(\thirdblock.fruit_1_relative_row[7] ), 
    .COUT1(\thirdblock.fruit_1_relative_row_8__N_306 ), 
    .COUT0(\thirdblock.n7844 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n7841 ), 
    .C1(\thirdblock.fruit_1_relative_row_9__N_299[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_relative_row_4__N_330 ), 
    .C0(\thirdblock.fruit_1_relative_row_9__N_299[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_relative_row_4__N_330 ), 
    .CIN1(\thirdblock.n7841 ), .F0(\thirdblock.fruit_1_relative_row[4] ), 
    .F1(\thirdblock.fruit_1_relative_row[5] ), 
    .COUT1(\thirdblock.fruit_1_relative_row_6__N_318 ), 
    .COUT0(\thirdblock.n7841 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n7688 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\thirdblock.counter[0] ), 
    .CIN1(\thirdblock.n7688 ), .F1(\thirdblock.counter_16__N_656[0] ), 
    .COUT1(\thirdblock.n4556 ), .COUT0(\thirdblock.n7688 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n7838 ), 
    .C1(\thirdblock.fruit_1_relative_row_9__N_299[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_relative_row_2__N_342 ), 
    .C0(\thirdblock.fruit_1_relative_row_9__N_299[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_relative_row_2__N_342 ), 
    .CIN1(\thirdblock.n7838 ), .F0(\thirdblock.fruit_1_relative_row[2] ), 
    .F1(\thirdblock.fruit_1_relative_row[3] ), 
    .COUT1(\thirdblock.fruit_1_relative_row_4__N_330 ), 
    .COUT0(\thirdblock.n7838 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n7835 ), 
    .C1(\thirdblock.fruit_1_relative_row_9__N_299[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_1_relative_row_9__N_299[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7835 ), .F1(\thirdblock.fruit_1_relative_row[1] ), 
    .COUT1(\thirdblock.fruit_1_relative_row_2__N_342 ), 
    .COUT0(\thirdblock.n7835 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( 
    .DI1(\thirdblock.counter_16__N_656[8] ), 
    .DI0(\thirdblock.counter_16__N_656[7] ), .D1(\thirdblock.n7700 ), 
    .B1(\thirdblock.counter[8] ), .D0(\thirdblock.n4562 ), 
    .B0(\thirdblock.counter[7] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4562 ), 
    .CIN1(\thirdblock.n7700 ), .Q0(\thirdblock.counter[7] ), 
    .Q1(\thirdblock.counter[8] ), .F0(\thirdblock.counter_16__N_656[7] ), 
    .F1(\thirdblock.counter_16__N_656[8] ), .COUT1(\thirdblock.n4564 ), 
    .COUT0(\thirdblock.n7700 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n7832 ), 
    .C1(\thirdblock.fruit_1_relative_col_9__N_351[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_1_relative_col_8__N_358 ), 
    .C0(\thirdblock.fruit_1_relative_col_9__N_351[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_1_relative_col_8__N_358 ), 
    .CIN1(\thirdblock.n7832 ), .F0(\thirdblock.fruit_1_relative_col[8] ), 
    .F1(\thirdblock.fruit_1_relative_col[9] ), .COUT0(\thirdblock.n7832 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n7829 ), 
    .C1(\thirdblock.fruit_1_relative_col_9__N_351[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_1_relative_col_6__N_370 ), 
    .C0(\thirdblock.fruit_1_relative_col_9__N_351[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_1_relative_col_6__N_370 ), 
    .CIN1(\thirdblock.n7829 ), .F0(\thirdblock.fruit_1_relative_col[6] ), 
    .F1(\thirdblock.fruit_1_relative_col[7] ), 
    .COUT1(\thirdblock.fruit_1_relative_col_8__N_358 ), 
    .COUT0(\thirdblock.n7829 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n7826 ), 
    .C1(\thirdblock.fruit_1_relative_col_9__N_351[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_1_relative_col_4__N_382 ), 
    .C0(\thirdblock.fruit_1_relative_col_9__N_351[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_1_relative_col_4__N_382 ), 
    .CIN1(\thirdblock.n7826 ), .F0(\thirdblock.fruit_1_relative_col[4] ), 
    .F1(\thirdblock.fruit_1_relative_col[5] ), 
    .COUT1(\thirdblock.fruit_1_relative_col_6__N_370 ), 
    .COUT0(\thirdblock.n7826 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n7823 ), 
    .C1(\thirdblock.fruit_1_relative_col_9__N_351[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_1_relative_col_2__N_394 ), 
    .C0(\thirdblock.fruit_1_relative_col_9__N_351[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_1_relative_col_2__N_394 ), 
    .CIN1(\thirdblock.n7823 ), .F0(\thirdblock.fruit_1_relative_col[2] ), 
    .F1(\thirdblock.fruit_1_relative_col[3] ), 
    .COUT1(\thirdblock.fruit_1_relative_col_4__N_382 ), 
    .COUT0(\thirdblock.n7823 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n7820 ), 
    .C1(\thirdblock.fruit_1_relative_col_9__N_351[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_1_relative_col_1__N_398 ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7820 ), .F1(\thirdblock.fruit_1_relative_col[1] ), 
    .COUT1(\thirdblock.fruit_1_relative_col_2__N_394 ), 
    .COUT0(\thirdblock.n7820 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( 
    .DI1(\thirdblock.counter_16__N_656[16] ), 
    .DI0(\thirdblock.counter_16__N_656[15] ), .D1(\thirdblock.n7712 ), 
    .B1(\thirdblock.counter[16] ), .D0(\thirdblock.n4570 ), 
    .B0(\thirdblock.counter[15] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4570 ), 
    .CIN1(\thirdblock.n7712 ), .Q0(\thirdblock.counter[15] ), 
    .Q1(\thirdblock.counter[16] ), .F0(\thirdblock.counter_16__N_656[15] ), 
    .F1(\thirdblock.counter_16__N_656[16] ), .COUT0(\thirdblock.n7712 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( 
    .DI1(\thirdblock.counter_16__N_656[10] ), 
    .DI0(\thirdblock.counter_16__N_656[9] ), .D1(\thirdblock.n7703 ), 
    .B1(\thirdblock.counter[10] ), .D0(\thirdblock.n4564 ), 
    .B0(\thirdblock.counter[9] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4564 ), 
    .CIN1(\thirdblock.n7703 ), .Q0(\thirdblock.counter[9] ), 
    .Q1(\thirdblock.counter[10] ), .F0(\thirdblock.counter_16__N_656[9] ), 
    .F1(\thirdblock.counter_16__N_656[10] ), .COUT1(\thirdblock.n4566 ), 
    .COUT0(\thirdblock.n7703 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( 
    .DI1(\thirdblock.counter_16__N_656[14] ), 
    .DI0(\thirdblock.counter_16__N_656[13] ), .D1(\thirdblock.n7709 ), 
    .B1(\thirdblock.counter[14] ), .D0(\thirdblock.n4568 ), 
    .B0(\thirdblock.counter[13] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4568 ), 
    .CIN1(\thirdblock.n7709 ), .Q0(\thirdblock.counter[13] ), 
    .Q1(\thirdblock.counter[14] ), .F0(\thirdblock.counter_16__N_656[13] ), 
    .F1(\thirdblock.counter_16__N_656[14] ), .COUT1(\thirdblock.n4570 ), 
    .COUT0(\thirdblock.n7709 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( 
    .DI1(\thirdblock.counter_16__N_656[2] ), 
    .DI0(\thirdblock.counter_16__N_656[1] ), .D1(\thirdblock.n7691 ), 
    .B1(\thirdblock.counter[2] ), .D0(\thirdblock.n4556 ), 
    .B0(\thirdblock.counter[1] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4556 ), 
    .CIN1(\thirdblock.n7691 ), .Q0(\thirdblock.counter[1] ), 
    .Q1(\thirdblock.counter[2] ), .F0(\thirdblock.counter_16__N_656[1] ), 
    .F1(\thirdblock.counter_16__N_656[2] ), .COUT1(\thirdblock.n4558 ), 
    .COUT0(\thirdblock.n7691 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( 
    .DI1(\thirdblock.counter_16__N_656[4] ), 
    .DI0(\thirdblock.counter_16__N_656[3] ), .D1(\thirdblock.n7694 ), 
    .B1(\thirdblock.counter[4] ), .D0(\thirdblock.n4558 ), 
    .B0(\thirdblock.counter[3] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4558 ), 
    .CIN1(\thirdblock.n7694 ), .Q0(\thirdblock.counter[3] ), 
    .Q1(\thirdblock.counter[4] ), .F0(\thirdblock.counter_16__N_656[3] ), 
    .F1(\thirdblock.counter_16__N_656[4] ), .COUT1(\thirdblock.n4560 ), 
    .COUT0(\thirdblock.n7694 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( 
    .DI1(\thirdblock.counter_16__N_656[12] ), 
    .DI0(\thirdblock.counter_16__N_656[11] ), .D1(\thirdblock.n7706 ), 
    .B1(\thirdblock.counter[12] ), .D0(\thirdblock.n4566 ), 
    .B0(\thirdblock.counter[11] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4566 ), 
    .CIN1(\thirdblock.n7706 ), .Q0(\thirdblock.counter[11] ), 
    .Q1(\thirdblock.counter[12] ), .F0(\thirdblock.counter_16__N_656[11] ), 
    .F1(\thirdblock.counter_16__N_656[12] ), .COUT1(\thirdblock.n4568 ), 
    .COUT0(\thirdblock.n7706 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n7943 ), 
    .D0(\thirdblock.n4711 ), .C0(\thirdblock.n1102 ), 
    .B0(\thirdblock.active_fruit_tl_col[9] ), .CIN0(\thirdblock.n4711 ), 
    .CIN1(\thirdblock.n7943 ), .F0(\thirdblock.n62[10] ), 
    .COUT0(\thirdblock.n7943 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( .D1(\thirdblock.n7940 ), 
    .C1(\thirdblock.n1102 ), .B1(\thirdblock.active_fruit_tl_col[8] ), 
    .D0(\thirdblock.n4709 ), .C0(\thirdblock.n1102 ), 
    .B0(\thirdblock.active_fruit_tl_col[7] ), .CIN0(\thirdblock.n4709 ), 
    .CIN1(\thirdblock.n7940 ), .F0(\thirdblock.n62[8] ), 
    .F1(\thirdblock.n62[9] ), .COUT1(\thirdblock.n4711 ), 
    .COUT0(\thirdblock.n7940 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n7937 ), 
    .C1(\thirdblock.n1102 ), .B1(\thirdblock.active_fruit_tl_col[6] ), 
    .D0(\thirdblock.n4707 ), .C0(\thirdblock.n1102 ), 
    .B0(\thirdblock.active_fruit_tl_col[5] ), .CIN0(\thirdblock.n4707 ), 
    .CIN1(\thirdblock.n7937 ), .F0(\thirdblock.n62[6] ), 
    .F1(\thirdblock.n62[7] ), .COUT1(\thirdblock.n4709 ), 
    .COUT0(\thirdblock.n7937 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n7934 ), 
    .C1(\thirdblock.n1102 ), .B1(\thirdblock.active_fruit_tl_col[4] ), 
    .D0(\thirdblock.n4705 ), .C0(\thirdblock.n1102 ), 
    .B0(\thirdblock.active_fruit_tl_col[3] ), .CIN0(\thirdblock.n4705 ), 
    .CIN1(\thirdblock.n7934 ), .F0(\thirdblock.n62[4] ), 
    .F1(\thirdblock.n62[5] ), .COUT1(\thirdblock.n4707 ), 
    .COUT0(\thirdblock.n7934 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n7931 ), 
    .C1(\thirdblock.n1102 ), .B1(\thirdblock.active_fruit_tl_col[2] ), 
    .D0(\thirdblock.n4703 ), .C0(\thirdblock.n1102 ), 
    .B0(\thirdblock.active_fruit_tl_col[1] ), .CIN0(\thirdblock.n4703 ), 
    .CIN1(\thirdblock.n7931 ), .F0(\thirdblock.n62[2] ), 
    .F1(\thirdblock.n62[3] ), .COUT1(\thirdblock.n4705 ), 
    .COUT0(\thirdblock.n7931 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n7766 ), 
    .C1(\thirdblock.fruit_2_relative_col_9__N_516[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_relative_col_8__N_521 ), 
    .C0(\thirdblock.fruit_2_relative_col_8__N_520 ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_relative_col_8__N_521 ), 
    .CIN1(\thirdblock.n7766 ), .F0(\thirdblock.fruit_2_relative_col[8] ), 
    .F1(\thirdblock.fruit_2_relative_col[9] ), .COUT0(\thirdblock.n7766 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n7871 ), 
    .C1(\thirdblock.n3787 ), .B1(\thirdblock.active_fruit_tl_col[0] ), 
    .B0(\thirdblock.n1102 ), .CIN1(\thirdblock.n7871 ), 
    .F1(\thirdblock.n62[1] ), .COUT1(\thirdblock.n4703 ), 
    .COUT0(\thirdblock.n7871 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( .D1(\thirdblock.n7802 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .CIN1(\thirdblock.n7802 ), .F0(\thirdblock.active_fruit_relative_col[8] ), 
    .F1(\thirdblock.active_fruit_relative_col[9] ), .COUT0(\thirdblock.n7802 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( .D1(\thirdblock.n7799 ), 
    .C1(\thirdblock.active_fruit_relative_col_6__N_208 ), .B1(\col[7] ), 
    .D0(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .CIN1(\thirdblock.n7799 ), .F0(\thirdblock.active_fruit_relative_col[6] ), 
    .F1(\thirdblock.active_fruit_relative_col[7] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_8__N_195 ), 
    .COUT0(\thirdblock.n7799 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n7763 ), 
    .C1(\thirdblock.fruit_2_relative_col_9__N_516[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_relative_col_6__N_533 ), 
    .C0(\thirdblock.fruit_2_relative_col_6__N_532 ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_2_relative_col_6__N_533 ), 
    .CIN1(\thirdblock.n7763 ), .F0(\thirdblock.fruit_2_relative_col[6] ), 
    .F1(\thirdblock.fruit_2_relative_col[7] ), 
    .COUT1(\thirdblock.fruit_2_relative_col_8__N_521 ), 
    .COUT0(\thirdblock.n7763 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( .D1(\thirdblock.n7760 ), 
    .C1(\thirdblock.fruit_2_relative_col_9__N_516[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_relative_col_4__N_545 ), 
    .C0(\thirdblock.fruit_2_relative_col_4__N_544 ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_relative_col_4__N_545 ), 
    .CIN1(\thirdblock.n7760 ), .F0(\thirdblock.fruit_2_relative_col[4] ), 
    .F1(\thirdblock.fruit_2_relative_col[5] ), 
    .COUT1(\thirdblock.fruit_2_relative_col_6__N_533 ), 
    .COUT0(\thirdblock.n7760 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n7796 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .CIN1(\thirdblock.n7796 ), .F0(\thirdblock.active_fruit_relative_col[4] ), 
    .F1(\thirdblock.active_fruit_relative_col[5] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_6__N_207 ), 
    .COUT0(\thirdblock.n7796 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n7793 ), 
    .C1(\thirdblock.active_fruit_relative_col_2__N_232 ), .B1(\col[3] ), 
    .D0(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .CIN1(\thirdblock.n7793 ), .F0(\thirdblock.active_fruit_relative_col[2] ), 
    .F1(\thirdblock.active_fruit_relative_col[3] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_4__N_219 ), 
    .COUT0(\thirdblock.n7793 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( .D1(\thirdblock.n7757 ), 
    .C1(\thirdblock.fruit_2_relative_col_9__N_516[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_relative_col_2__N_557 ), 
    .C0(\thirdblock.fruit_2_relative_col_2__N_556 ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_relative_col_2__N_557 ), 
    .CIN1(\thirdblock.n7757 ), .F0(\thirdblock.fruit_2_relative_col[2] ), 
    .F1(\thirdblock.fruit_2_relative_col[3] ), 
    .COUT1(\thirdblock.fruit_2_relative_col_4__N_545 ), 
    .COUT0(\thirdblock.n7757 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n7790 ), 
    .C1(\thirdblock.active_fruit_relative_col_9__N_188[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.active_fruit_relative_col_9__N_188[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7790 ), .F1(\thirdblock.active_fruit_relative_col[1] ), 
    .COUT1(\thirdblock.active_fruit_relative_col_2__N_231 ), 
    .COUT0(\thirdblock.n7790 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n7754 ), 
    .C1(\thirdblock.fruit_2_relative_col_9__N_516[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_2_relative_col_1__N_561 ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7754 ), .F1(\thirdblock.fruit_2_relative_col[1] ), 
    .COUT1(\thirdblock.fruit_2_relative_col_2__N_557 ), 
    .COUT0(\thirdblock.n7754 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n7751 ), 
    .D0(\thirdblock.fruit_3_relative_col_9__N_606 ), .B0(\col[9] ), 
    .CIN0(\thirdblock.fruit_3_relative_col_9__N_606 ), 
    .CIN1(\thirdblock.n7751 ), .F0(\thirdblock.fruit_3_relative_col[9] ), 
    .COUT0(\thirdblock.n7751 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n7781 ), 
    .C1(\thirdblock.fruit_2_relative_row_9__N_462[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_relative_row_8__N_469 ), 
    .C0(\thirdblock.fruit_2_relative_row_9__N_462[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_relative_row_8__N_469 ), 
    .CIN1(\thirdblock.n7781 ), .F0(\thirdblock.fruit_2_relative_row[8] ), 
    .F1(\thirdblock.fruit_2_relative_row[9] ), .COUT0(\thirdblock.n7781 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( .D1(\thirdblock.n7748 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\col[8] ), 
    .D0(\thirdblock.fruit_3_relative_col_7__N_614 ), .B0(\col[7] ), 
    .CIN0(\thirdblock.fruit_3_relative_col_7__N_614 ), 
    .CIN1(\thirdblock.n7748 ), .F0(\thirdblock.fruit_3_relative_col[7] ), 
    .F1(\thirdblock.fruit_3_relative_col[8] ), 
    .COUT1(\thirdblock.fruit_3_relative_col_9__N_606 ), 
    .COUT0(\thirdblock.n7748 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n7745 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\col[6] ), 
    .D0(\thirdblock.fruit_3_relative_col_5__N_622 ), .B0(\col[5] ), 
    .CIN0(\thirdblock.fruit_3_relative_col_5__N_622 ), 
    .CIN1(\thirdblock.n7745 ), .F0(\thirdblock.fruit_3_relative_col[5] ), 
    .F1(\thirdblock.fruit_3_relative_col[6] ), 
    .COUT1(\thirdblock.fruit_3_relative_col_7__N_614 ), 
    .COUT0(\thirdblock.n7745 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n7778 ), 
    .C1(\thirdblock.fruit_2_relative_row_9__N_462[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_relative_row_6__N_481 ), 
    .C0(\thirdblock.fruit_2_relative_row_9__N_462[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_relative_row_6__N_481 ), 
    .CIN1(\thirdblock.n7778 ), .F0(\thirdblock.fruit_2_relative_row[6] ), 
    .F1(\thirdblock.fruit_2_relative_row[7] ), 
    .COUT1(\thirdblock.fruit_2_relative_row_8__N_469 ), 
    .COUT0(\thirdblock.n7778 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n7775 ), 
    .C1(\thirdblock.fruit_2_relative_row_9__N_462[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_relative_row_4__N_493 ), 
    .C0(\thirdblock.fruit_2_relative_row_9__N_462[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_relative_row_4__N_493 ), 
    .CIN1(\thirdblock.n7775 ), .F0(\thirdblock.fruit_2_relative_row[4] ), 
    .F1(\thirdblock.fruit_2_relative_row[5] ), 
    .COUT1(\thirdblock.fruit_2_relative_row_6__N_481 ), 
    .COUT0(\thirdblock.n7775 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n7742 ), 
    .B1(\col[4] ), .D0(\thirdblock.fruit_3_relative_col_3__N_630 ), 
    .B0(\col[3] ), .CIN0(\thirdblock.fruit_3_relative_col_3__N_630 ), 
    .CIN1(\thirdblock.n7742 ), .F0(\thirdblock.fruit_3_relative_col[3] ), 
    .F1(\thirdblock.fruit_3_relative_col[4] ), 
    .COUT1(\thirdblock.fruit_3_relative_col_5__N_622 ), 
    .COUT0(\thirdblock.n7742 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( .D1(\thirdblock.n7739 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\col[2] ), .CIN1(\thirdblock.n7739 ), 
    .F1(\thirdblock.fruit_3_relative_col[2] ), 
    .COUT1(\thirdblock.fruit_3_relative_col_3__N_630 ), 
    .COUT0(\thirdblock.n7739 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n7772 ), 
    .C1(\thirdblock.fruit_2_relative_row_9__N_462[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_relative_row_2__N_505 ), 
    .C0(\thirdblock.fruit_2_relative_row_9__N_462[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_relative_row_2__N_505 ), 
    .CIN1(\thirdblock.n7772 ), .F0(\thirdblock.fruit_2_relative_row[2] ), 
    .F1(\thirdblock.fruit_2_relative_row[3] ), 
    .COUT1(\thirdblock.fruit_2_relative_row_4__N_493 ), 
    .COUT0(\thirdblock.n7772 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n7769 ), 
    .C1(\thirdblock.fruit_2_relative_row_9__N_462[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_2_relative_row_9__N_462[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7769 ), .F1(\thirdblock.fruit_2_relative_row[1] ), 
    .COUT1(\thirdblock.fruit_2_relative_row_2__N_505 ), 
    .COUT0(\thirdblock.n7769 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n7736 ), 
    .D0(\thirdblock.fruit_3_relative_row_9__N_576 ), .B0(\row[9] ), 
    .CIN0(\thirdblock.fruit_3_relative_row_9__N_576 ), 
    .CIN1(\thirdblock.n7736 ), .F0(\thirdblock.fruit_3_relative_row[9] ), 
    .COUT0(\thirdblock.n7736 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n7733 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\row[8] ), 
    .D0(\thirdblock.fruit_3_relative_row_7__N_584 ), .B0(\row[7] ), 
    .CIN0(\thirdblock.fruit_3_relative_row_7__N_584 ), 
    .CIN1(\thirdblock.n7733 ), .F0(\thirdblock.fruit_3_relative_row[7] ), 
    .F1(\thirdblock.fruit_3_relative_row[8] ), 
    .COUT1(\thirdblock.fruit_3_relative_row_9__N_576 ), 
    .COUT0(\thirdblock.n7733 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n7730 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\row[6] ), 
    .D0(\thirdblock.fruit_3_relative_row_5__N_592 ), .B0(\row[5] ), 
    .CIN0(\thirdblock.fruit_3_relative_row_5__N_592 ), 
    .CIN1(\thirdblock.n7730 ), .F0(\thirdblock.fruit_3_relative_row[5] ), 
    .F1(\thirdblock.fruit_3_relative_row[6] ), 
    .COUT1(\thirdblock.fruit_3_relative_row_7__N_584 ), 
    .COUT0(\thirdblock.n7730 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n7904 ), 
    .D0(\thirdblock.n4593 ), .B0(\thirdblock.n4487 ), 
    .CIN0(\thirdblock.n4593 ), .CIN1(\thirdblock.n7904 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n7904 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( .D1(\thirdblock.n7727 ), 
    .B1(\row[4] ), .D0(\thirdblock.fruit_3_relative_row_3__N_600 ), 
    .B0(\row[3] ), .CIN0(\thirdblock.fruit_3_relative_row_3__N_600 ), 
    .CIN1(\thirdblock.n7727 ), .F0(\thirdblock.fruit_3_relative_row[3] ), 
    .F1(\thirdblock.fruit_3_relative_row[4] ), 
    .COUT1(\thirdblock.fruit_3_relative_row_5__N_592 ), 
    .COUT0(\thirdblock.n7727 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n7901 ), 
    .B1(\thirdblock.n4489 ), .D0(\thirdblock.n4591 ), .B0(\thirdblock.n4491 ), 
    .CIN0(\thirdblock.n4591 ), .CIN1(\thirdblock.n7901 ), 
    .F0(\thirdblock.n57[7] ), .F1(\thirdblock.n57[8] ), 
    .COUT1(\thirdblock.n4593 ), .COUT0(\thirdblock.n7901 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( .D1(\thirdblock.n7724 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\row[2] ), .CIN1(\thirdblock.n7724 ), 
    .F1(\thirdblock.fruit_3_relative_row[2] ), 
    .COUT1(\thirdblock.fruit_3_relative_row_3__N_600 ), 
    .COUT0(\thirdblock.n7724 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( .D1(\thirdblock.n7898 ), 
    .B1(\thirdblock.n4493 ), .D0(\thirdblock.n4589 ), .B0(\thirdblock.n4495 ), 
    .CIN0(\thirdblock.n4589 ), .CIN1(\thirdblock.n7898 ), 
    .F0(\thirdblock.n57[5] ), .F1(\thirdblock.n57[6] ), 
    .COUT1(\thirdblock.n4591 ), .COUT0(\thirdblock.n7898 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n7895 ), 
    .B1(\thirdblock.n4497 ), .D0(\thirdblock.n4587 ), .B0(\thirdblock.n4499 ), 
    .CIN0(\thirdblock.n4587 ), .CIN1(\thirdblock.n7895 ), 
    .F0(\thirdblock.n57[3] ), .F1(\thirdblock.n57[4] ), 
    .COUT1(\thirdblock.n4589 ), .COUT0(\thirdblock.n7895 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n7817 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .CIN1(\thirdblock.n7817 ), .F0(\thirdblock.active_fruit_relative_row[8] ), 
    .F1(\thirdblock.active_fruit_relative_row[9] ), .COUT0(\thirdblock.n7817 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n7814 ), 
    .C1(\thirdblock.active_fruit_relative_row_6__N_156 ), .B1(\row[7] ), 
    .D0(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .C0(\thirdblock.active_fruit_relative_row_9__N_136[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .CIN1(\thirdblock.n7814 ), .F0(\thirdblock.active_fruit_relative_row[6] ), 
    .F1(\thirdblock.active_fruit_relative_row[7] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_8__N_143 ), 
    .COUT0(\thirdblock.n7814 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( .D1(\thirdblock.n7811 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .C0(\thirdblock.active_fruit_relative_row_4__N_166 ), .B0(\row[4] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .CIN1(\thirdblock.n7811 ), .F0(\thirdblock.active_fruit_relative_row[4] ), 
    .F1(\thirdblock.active_fruit_relative_row[5] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_6__N_155 ), 
    .COUT0(\thirdblock.n7811 ));
  thirdblock_SLICE_57 \thirdblock.SLICE_57 ( .D1(\thirdblock.n7892 ), 
    .B1(\thirdblock.n4501 ), .D0(\thirdblock.n4585 ), .B0(\thirdblock.n4503 ), 
    .CIN0(\thirdblock.n4585 ), .CIN1(\thirdblock.n7892 ), 
    .F0(\thirdblock.n57[1] ), .F1(\thirdblock.n57[2] ), 
    .COUT1(\thirdblock.n4587 ), .COUT0(\thirdblock.n7892 ));
  thirdblock_SLICE_58 \thirdblock.SLICE_58 ( .D1(\thirdblock.n7787 ), 
    .C1(\thirdblock.n4506 ), .B1(\thirdblock.n4505 ), 
    .CIN1(\thirdblock.n7787 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n4585 ), .COUT0(\thirdblock.n7787 ));
  thirdblock_SLICE_59 \thirdblock.SLICE_59 ( .D1(\thirdblock.n7808 ), 
    .C1(\thirdblock.active_fruit_relative_row_9__N_136[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .C0(\thirdblock.active_fruit_relative_row_2__N_178 ), .B0(\row[2] ), 
    .CIN0(\thirdblock.active_fruit_relative_row_2__N_179 ), 
    .CIN1(\thirdblock.n7808 ), .F0(\thirdblock.active_fruit_relative_row[2] ), 
    .F1(\thirdblock.active_fruit_relative_row[3] ), 
    .COUT1(\thirdblock.active_fruit_relative_row_4__N_167 ), 
    .COUT0(\thirdblock.n7808 ));
  thirdblock_SLICE_60 \thirdblock.SLICE_60 ( 
    .DI1(\thirdblock.counter_16__N_656[6] ), 
    .DI0(\thirdblock.counter_16__N_656[5] ), .D1(\thirdblock.n7697 ), 
    .B1(\thirdblock.counter[6] ), .D0(\thirdblock.n4560 ), 
    .B0(\thirdblock.counter[5] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_1__N_703 ), .CLK(clk), .CIN0(\thirdblock.n4560 ), 
    .CIN1(\thirdblock.n7697 ), .Q0(\thirdblock.counter[5] ), 
    .Q1(\thirdblock.counter[6] ), .F0(\thirdblock.counter_16__N_656[5] ), 
    .F1(\thirdblock.counter_16__N_656[6] ), .COUT1(\thirdblock.n4562 ), 
    .COUT0(\thirdblock.n7697 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n7865 ), .B1(\row[8] ), .D0(\secondblock.n4580 ), 
    .B0(\row[7] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4580 ), 
    .CIN1(\secondblock.n7865 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\secondblock.row_9__N_1[7] ), .F1(\secondblock.row_9__N_1[8] ), 
    .COUT1(\secondblock.n4582 ), .COUT0(\secondblock.n7865 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n7862 ), .B1(\row[6] ), .D0(\secondblock.n4578 ), 
    .B0(\row[5] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4578 ), 
    .CIN1(\secondblock.n7862 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\secondblock.row_9__N_1[5] ), .F1(\secondblock.row_9__N_1[6] ), 
    .COUT1(\secondblock.n4580 ), .COUT0(\secondblock.n7862 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n7859 ), .B1(\row[4] ), .D0(\secondblock.n4576 ), 
    .B0(\row[3] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4576 ), 
    .CIN1(\secondblock.n7859 ), .Q0(\row[3] ), .Q1(\row[4] ), 
    .F0(\secondblock.row_9__N_1[3] ), .F1(\secondblock.row_9__N_1[4] ), 
    .COUT1(\secondblock.n4578 ), .COUT0(\secondblock.n7859 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n7856 ), .B1(\row[2] ), .D0(\secondblock.n4574 ), 
    .B0(\row[1] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4574 ), 
    .CIN1(\secondblock.n7856 ), .Q0(\row[1] ), .Q1(\row[2] ), 
    .F0(\secondblock.row_9__N_1[1] ), .F1(\secondblock.row_9__N_1[2] ), 
    .COUT1(\secondblock.n4576 ), .COUT0(\secondblock.n7856 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n7784 ), 
    .C1(\RGB_pad[2].vcc ), .B1(\row[0] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN1(\secondblock.n7784 ), 
    .Q1(\row[0] ), .F1(\secondblock.row_9__N_1[0] ), 
    .COUT1(\secondblock.n4574 ), .COUT0(\secondblock.n7784 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n7958 ), 
    .D0(\secondblock.n4604 ), .C0(\col[9] ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN0(\secondblock.n4604 ), .CIN1(\secondblock.n7958 ), 
    .Q0(\col[9] ), .F0(\secondblock.col_9__N_31[9] ), 
    .COUT0(\secondblock.n7958 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n7955 ), .C1(\col[8] ), .D0(\secondblock.n4602 ), 
    .C0(\col[7] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4602 ), .CIN1(\secondblock.n7955 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\secondblock.col_9__N_31[7] ), 
    .F1(\secondblock.col_9__N_31[8] ), .COUT1(\secondblock.n4604 ), 
    .COUT0(\secondblock.n7955 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n7952 ), .C1(\col[6] ), .D0(\secondblock.n4600 ), 
    .C0(\col[5] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4600 ), .CIN1(\secondblock.n7952 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\secondblock.col_9__N_31[5] ), 
    .F1(\secondblock.col_9__N_31[6] ), .COUT1(\secondblock.n4602 ), 
    .COUT0(\secondblock.n7952 ));
  secondblock_SLICE_69 \secondblock.SLICE_69 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n7949 ), .C1(\col[4] ), .D0(\secondblock.n4598 ), 
    .C0(\col[3] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4598 ), .CIN1(\secondblock.n7949 ), .Q0(\col[3] ), 
    .Q1(\col[4] ), .F0(\secondblock.col_9__N_31[3] ), 
    .F1(\secondblock.col_9__N_31[4] ), .COUT1(\secondblock.n4600 ), 
    .COUT0(\secondblock.n7949 ));
  secondblock_SLICE_70 \secondblock.SLICE_70 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n7946 ), .C1(\col[2] ), .D0(\secondblock.n4596 ), 
    .C0(\col[1] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4596 ), .CIN1(\secondblock.n7946 ), .Q0(\col[1] ), 
    .Q1(\col[2] ), .F0(\secondblock.col_9__N_31[1] ), 
    .F1(\secondblock.col_9__N_31[2] ), .COUT1(\secondblock.n4598 ), 
    .COUT0(\secondblock.n7946 ));
  secondblock_SLICE_71 \secondblock.SLICE_71 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n7853 ), 
    .C1(\col[0] ), .B1(\RGB_pad[2].vcc ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN1(\secondblock.n7853 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n4596 ), 
    .COUT0(\secondblock.n7853 ));
  secondblock_SLICE_72 \secondblock.SLICE_72 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n7868 ), 
    .D0(\secondblock.n4582 ), .B0(\row[9] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4582 ), 
    .CIN1(\secondblock.n7868 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n7868 ));
  nesblock_SLICE_73 \nesblock.SLICE_73 ( .DI1(\nesblock.NEScount_7__N_59[16] ), 
    .DI0(\nesblock.NEScount_7__N_59[15] ), .D1(\nesblock.n7928 ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.n4640 ), 
    .C0(\nesblock.NEScount[6] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4640 ), 
    .CIN1(\nesblock.n7928 ), .Q0(\nesblock.NEScount[6] ), 
    .Q1(\nesblock.NEScount[7] ), .F0(\nesblock.NEScount_7__N_59[15] ), 
    .F1(\nesblock.NEScount_7__N_59[16] ), .COUT0(\nesblock.n7928 ));
  nesblock_SLICE_74 \nesblock.SLICE_74 ( .DI1(\nesblock.NEScount_7__N_59[14] ), 
    .DI0(\nesblock.NEScount_7__N_59[13] ), .D1(\nesblock.n7925 ), 
    .C1(\nesblock.NEScount[5] ), .D0(\nesblock.n4638 ), 
    .C0(\nesblock.NEScount[4] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4638 ), 
    .CIN1(\nesblock.n7925 ), .Q0(\nesblock.NEScount[4] ), 
    .Q1(\nesblock.NEScount[5] ), .F0(\nesblock.NEScount_7__N_59[13] ), 
    .F1(\nesblock.NEScount_7__N_59[14] ), .COUT1(\nesblock.n4640 ), 
    .COUT0(\nesblock.n7925 ));
  nesblock_SLICE_75 \nesblock.SLICE_75 ( .DI1(\nesblock.NEScount_7__N_59[12] ), 
    .DI0(\nesblock.NEScount_7__N_59[11] ), .D1(\nesblock.n7922 ), 
    .C1(\nesblock.NEScount[3] ), .D0(\nesblock.n4636 ), 
    .C0(\nesblock.NEScount[2] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4636 ), 
    .CIN1(\nesblock.n7922 ), .Q0(\nesblock.NEScount[2] ), 
    .Q1(\nesblock.NEScount[3] ), .F0(\nesblock.NEScount_7__N_59[11] ), 
    .F1(\nesblock.NEScount_7__N_59[12] ), .COUT1(\nesblock.n4638 ), 
    .COUT0(\nesblock.n7922 ));
  nesblock_SLICE_76 \nesblock.SLICE_76 ( .DI1(\nesblock.NEScount_7__N_59[10] ), 
    .DI0(\nesblock.NEScount_7__N_59[9] ), .D1(\nesblock.n7919 ), 
    .C1(\nesblock.NEScount[1] ), .D0(\nesblock.n4634 ), 
    .C0(\nesblock.NEScount[0] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4634 ), 
    .CIN1(\nesblock.n7919 ), .Q0(\nesblock.NEScount[0] ), 
    .Q1(\nesblock.NEScount[1] ), .F0(\nesblock.NEScount_7__N_59[9] ), 
    .F1(\nesblock.NEScount_7__N_59[10] ), .COUT1(\nesblock.n4636 ), 
    .COUT0(\nesblock.n7919 ));
  nesblock_SLICE_77 \nesblock.SLICE_77 ( .DI1(\nesblock.NEScount_7__N_59[8] ), 
    .DI0(\nesblock.NEScount_7__N_59[7] ), .D1(\nesblock.n7916 ), .C1(NESclk_c), 
    .D0(\nesblock.n4632 ), .C0(\nesblock.n10_adj_725 ), .CLK(\nesblock.clk ), 
    .CIN0(\nesblock.n4632 ), .CIN1(\nesblock.n7916 ), 
    .Q0(\nesblock.n10_adj_725 ), .Q1(NESclk_c), 
    .F0(\nesblock.NEScount_7__N_59[7] ), .F1(\nesblock.NEScount_7__N_59[8] ), 
    .COUT1(\nesblock.n4634 ), .COUT0(\nesblock.n7916 ));
  nesblock_SLICE_78 \nesblock.SLICE_78 ( .DI1(\nesblock.NEScount_7__N_59[6] ), 
    .DI0(\nesblock.NEScount_7__N_59[5] ), .D1(\nesblock.n7913 ), 
    .C1(\nesblock.n11 ), .D0(\nesblock.n4630 ), .C0(\nesblock.n12 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4630 ), .CIN1(\nesblock.n7913 ), 
    .Q0(\nesblock.n12 ), .Q1(\nesblock.n11 ), 
    .F0(\nesblock.NEScount_7__N_59[5] ), .F1(\nesblock.NEScount_7__N_59[6] ), 
    .COUT1(\nesblock.n4632 ), .COUT0(\nesblock.n7913 ));
  nesblock_SLICE_79 \nesblock.SLICE_79 ( .DI1(\nesblock.NEScount_7__N_59[4] ), 
    .DI0(\nesblock.NEScount_7__N_59[3] ), .D1(\nesblock.n7910 ), 
    .C1(\nesblock.n13 ), .D0(\nesblock.n4628 ), .C0(\nesblock.n14 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4628 ), .CIN1(\nesblock.n7910 ), 
    .Q0(\nesblock.n14 ), .Q1(\nesblock.n13 ), 
    .F0(\nesblock.NEScount_7__N_59[3] ), .F1(\nesblock.NEScount_7__N_59[4] ), 
    .COUT1(\nesblock.n4630 ), .COUT0(\nesblock.n7910 ));
  nesblock_SLICE_80 \nesblock.SLICE_80 ( .DI1(\nesblock.NEScount_7__N_59[2] ), 
    .DI0(\nesblock.NEScount_7__N_59[1] ), .D1(\nesblock.n7907 ), 
    .C1(\nesblock.n15 ), .D0(\nesblock.n4626 ), .C0(\nesblock.n16 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4626 ), .CIN1(\nesblock.n7907 ), 
    .Q0(\nesblock.n16 ), .Q1(\nesblock.n15 ), 
    .F0(\nesblock.NEScount_7__N_59[1] ), .F1(\nesblock.NEScount_7__N_59[2] ), 
    .COUT1(\nesblock.n4628 ), .COUT0(\nesblock.n7907 ));
  nesblock_SLICE_81 \nesblock.SLICE_81 ( .DI1(\nesblock.NEScount_7__N_59[0] ), 
    .D1(\nesblock.n7850 ), .C1(\nesblock.n17 ), .B1(\RGB_pad[2].vcc ), 
    .CLK(\nesblock.clk ), .CIN1(\nesblock.n7850 ), .Q1(\nesblock.n17 ), 
    .F1(\nesblock.NEScount_7__N_59[0] ), .COUT1(\nesblock.n4626 ), 
    .COUT0(\nesblock.n7850 ));
  thirdblock_SLICE_82 \thirdblock.SLICE_82 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_248[4] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_248[5] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.n5_adj_738 ), 
    .A1(\thirdblock.active_fruit_tl_row[4] ), 
    .D0(\thirdblock.active_fruit_tl_row[5] ), .C0(\thirdblock.n4240 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.n5_adj_738 ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[5] ), .Q1(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_248[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_248[4] ));
  thirdblock_SLICE_86 \thirdblock.SLICE_86 ( 
    .DI1(\thirdblock.active_fruit_type[1].sig_014.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_type[0].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_type[1] ), 
    .C0(\thirdblock.active_fruit_type[0] ), 
    .CE(\thirdblock.fruit_1_type_0__N_290 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_type[0] ), .Q1(\thirdblock.fruit_1_type[1] ), 
    .F0(\thirdblock.active_fruit_type[0].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_type[1].sig_014.FeedThruLUT ));
  thirdblock_SLICE_87 \thirdblock.SLICE_87 ( 
    .DI1(\thirdblock.active_fruit_type[1].sig_016.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_type[0].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_type[1] ), 
    .D0(\thirdblock.active_fruit_type[0] ), 
    .CE(\thirdblock.fruit_2_type_0__N_453 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_type[0] ), .Q1(\thirdblock.fruit_2_type[1] ), 
    .F0(\thirdblock.active_fruit_type[0].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_type[1].sig_016.FeedThruLUT ));
  SLICE_88 SLICE_88( .DI1(\output[1]$n1 ), .DI0(\output[0]$n0 ), 
    .D1(\nesblock.result[1] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[1] ), .D0(\nesblock.output_0__N_58 ), 
    .C0(\nesblock.result[0] ), .B0(\output[0] ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[0] ), .Q1(\thirdblock.button_prev[1] ), 
    .F0(\output[0]$n0 ), .F1(\output[1]$n1 ));
  thirdblock_SLICE_89 \thirdblock.SLICE_89 ( 
    .DI1(\thirdblock.active_fruit_tl_col[0].sig_012.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[0] ), 
    .D0(\thirdblock.active_fruit_tl_col[1] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[1] ), .Q1(\thirdblock.fruit_1_tl_col[0] ), 
    .F0(\thirdblock.active_fruit_tl_col[1].sig_003.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_col[0].sig_012.FeedThruLUT ));
  thirdblock_SLICE_92 \thirdblock.SLICE_92 ( 
    .DI1(\thirdblock.active_fruit_tl_row[0].sig_011.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_row[1].sig_006.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[0] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_tl_row[1].sig_006.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_row[0].sig_011.FeedThruLUT ));
  thirdblock_SLICE_94 \thirdblock.SLICE_94 ( 
    .DI1(\thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_row[1].sig_007.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[0] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_tl_row[1].sig_007.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_row[0].sig_013.FeedThruLUT ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .DI0(\thirdblock.counter_0__N_704[0] ), .D0(\thirdblock.n827 ), 
    .C0(\thirdblock.counter_16__N_656[0] ), .CE(\thirdblock.counter_0__N_705 ), 
    .LSR(\thirdblock.counter_0__N_706 ), .CLK(clk), 
    .Q0(\thirdblock.counter[0] ), .F0(\thirdblock.counter_0__N_704[0] ));
  thirdblock_SLICE_96 \thirdblock.SLICE_96 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_248[2] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_248[3] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.active_fruit_tl_row[2] ), .B1(\thirdblock.n5_adj_738 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n4240 ), .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .A0(\thirdblock.n5_adj_738 ), .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_tl_row[3] ), 
    .Q1(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_248[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_248[2] ));
  thirdblock_SLICE_99 \thirdblock.SLICE_99 ( 
    .DI1(\thirdblock.swap_fruit_2__N_71[0] ), 
    .DI0(\thirdblock.swap_fruit_2__N_71[1] ), .D1(\thirdblock.swap_fruit[0] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.swap_fruit[1] ), .C0(\thirdblock.swap_fruit[0] ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.swap_fruit_0__N_76 ), .CLK(clk), 
    .Q0(\thirdblock.swap_fruit[1] ), .Q1(\thirdblock.swap_fruit[0] ), 
    .F0(\thirdblock.swap_fruit_2__N_71[1] ), 
    .F1(\thirdblock.swap_fruit_2__N_71[0] ));
  thirdblock_SLICE_100 \thirdblock.SLICE_100 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[1] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[0] ), 
    .D1(\thirdblock.n797[1] ), .C1(\thirdblock.n62[2] ), 
    .B1(\thirdblock.n5557 ), .D0(\thirdblock.n2563 ), .C0(\thirdblock.n5557 ), 
    .B0(\thirdblock.n62[1] ), .A0(\thirdblock.n5_adj_741 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[0] ), 
    .Q1(\thirdblock.active_fruit_tl_col[1] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[0] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[1] ));
  thirdblock_SLICE_105 \thirdblock.SLICE_105 ( 
    .DI1(\thirdblock.active_fruit_tl_col[1].sig_020.FeedThruLUT ), 
    .DI0(\thirdblock.active_fruit_tl_col[0].sig_010.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[1] ), 
    .D0(\thirdblock.active_fruit_tl_col[0] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[0] ), .Q1(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.active_fruit_tl_col[0].sig_010.FeedThruLUT ), 
    .F1(\thirdblock.active_fruit_tl_col[1].sig_020.FeedThruLUT ));
  thirdblock_SLICE_119 \thirdblock.SLICE_119 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_268[3] ), 
    .DI0(\thirdblock.fruit_1_tl_col_9__N_268[2] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.n5_adj_738 ), .B1(\thirdblock.active_fruit_tl_col[3] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n5_adj_738 ), 
    .C0(\thirdblock.n4240 ), .B0(\thirdblock.active_fruit_tl_col[2] ), 
    .A0(\thirdblock.game_state[0] ), .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_tl_col[2] ), 
    .Q1(\thirdblock.fruit_1_tl_col[3] ), 
    .F0(\thirdblock.fruit_1_tl_col_9__N_268[2] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_268[3] ));
  thirdblock_SLICE_121 \thirdblock.SLICE_121 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_268[5] ), 
    .DI0(\thirdblock.fruit_1_tl_col_9__N_268[4] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.n5_adj_738 ), .B1(\thirdblock.active_fruit_tl_col[5] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n5_adj_738 ), 
    .C0(\thirdblock.n4240 ), .B0(\thirdblock.active_fruit_tl_col[4] ), 
    .A0(\thirdblock.game_state[0] ), .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_tl_col[4] ), 
    .Q1(\thirdblock.fruit_1_tl_col[5] ), 
    .F0(\thirdblock.fruit_1_tl_col_9__N_268[4] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_268[5] ));
  thirdblock_SLICE_127 \thirdblock.SLICE_127 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_411[3] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_411[2] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.n3655 ), .B1(\thirdblock.active_fruit_tl_row[3] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n4285 ), .B0(\thirdblock.n3655 ), 
    .A0(\thirdblock.active_fruit_tl_row[2] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[2] ), .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_411[2] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_411[3] ));
  thirdblock_SLICE_129 \thirdblock.SLICE_129 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_411[5] ), 
    .DI0(\thirdblock.fruit_2_tl_row_9__N_411[4] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.n3655 ), .B1(\thirdblock.active_fruit_tl_row[5] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n3655 ), 
    .C0(\thirdblock.n4285 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.active_fruit_tl_row[4] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[4] ), .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_9__N_411[4] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_411[5] ));
  thirdblock_SLICE_133 \thirdblock.SLICE_133 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_431[3] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_431[2] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.active_fruit_tl_col[3] ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n3655 ), .D0(\thirdblock.active_fruit_tl_col[2] ), 
    .C0(\thirdblock.n4285 ), .B0(\thirdblock.n3655 ), 
    .A0(\thirdblock.game_state[0] ), .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[2] ), 
    .Q1(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_431[2] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_431[3] ));
  thirdblock_SLICE_135 \thirdblock.SLICE_135 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_431[5] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_431[4] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.n3655 ), .B1(\thirdblock.active_fruit_tl_col[5] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n4285 ), .B0(\thirdblock.n3655 ), 
    .A0(\thirdblock.active_fruit_tl_col[4] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[4] ), .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_431[4] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_431[5] ));
  SLICE_144 SLICE_144( .DI1(\output[3]$n3 ), .DI0(\output[2]$n2 ), 
    .D1(\nesblock.result[3] ), .C1(\output[3] ), 
    .B1(\nesblock.output_0__N_58 ), .D0(\nesblock.result[2] ), 
    .C0(\output[2] ), .A0(\nesblock.output_0__N_58 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[2] ), .Q1(\thirdblock.button_prev[3] ), 
    .F0(\output[2]$n2 ), .F1(\output[3]$n3 ));
  SLICE_146 SLICE_146( .DI1(\output[5]$n5 ), .DI0(\output[4]$n4 ), 
    .D1(\nesblock.result[5] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[5] ), .D0(\nesblock.result[4] ), .C0(\output[4] ), 
    .B0(\nesblock.output_0__N_58 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[4] ), .Q1(\thirdblock.button_prev[5] ), 
    .F0(\output[4]$n4 ), .F1(\output[5]$n5 ));
  SLICE_148 SLICE_148( .DI1(\output[7]$n7 ), .DI0(\output[6]$n6 ), 
    .D1(\nesblock.result[7] ), .C1(\nesblock.output_0__N_58 ), 
    .B1(\output[7] ), .D0(\nesblock.result[6] ), .C0(\output[6] ), 
    .B0(\nesblock.output_0__N_58 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[6] ), .Q1(\thirdblock.button_prev[7] ), 
    .F0(\output[6]$n6 ), .F1(\output[7]$n7 ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[3] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[2] ), 
    .D1(\thirdblock.n797[3] ), .C1(\thirdblock.n62[4] ), 
    .B1(\thirdblock.n5557 ), .D0(\thirdblock.n797[2] ), 
    .C0(\thirdblock.n62[3] ), .A0(\thirdblock.n5557 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[2] ), 
    .Q1(\thirdblock.active_fruit_tl_col[3] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[2] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[3] ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[5] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[4] ), 
    .D1(\thirdblock.n62[6] ), .C1(\thirdblock.n797[5] ), 
    .B1(\thirdblock.n5557 ), .D0(\thirdblock.n797[4] ), 
    .C0(\thirdblock.n62[5] ), .A0(\thirdblock.n5557 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[4] ), 
    .Q1(\thirdblock.active_fruit_tl_col[5] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[4] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[5] ));
  thirdblock_SLICE_156 \thirdblock.SLICE_156 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[7] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[6] ), 
    .D1(\thirdblock.n62[8] ), .C1(\thirdblock.n797[7] ), 
    .B1(\thirdblock.n5557 ), .D0(\thirdblock.n62[7] ), 
    .C0(\thirdblock.n797[6] ), .A0(\thirdblock.n5557 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[6] ), 
    .Q1(\thirdblock.active_fruit_tl_col[7] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[6] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[7] ));
  thirdblock_SLICE_158 \thirdblock.SLICE_158 ( 
    .DI1(\thirdblock.active_fruit_tl_col_9__N_102[9] ), 
    .DI0(\thirdblock.active_fruit_tl_col_9__N_102[8] ), 
    .D1(\thirdblock.n62[10] ), .C1(\thirdblock.n797[9] ), 
    .B1(\thirdblock.n5557 ), .D0(\thirdblock.n797[8] ), 
    .C0(\thirdblock.n62[9] ), .A0(\thirdblock.n5557 ), 
    .CE(\thirdblock.active_fruit_tl_col_0__N_121 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_tl_col[8] ), 
    .Q1(\thirdblock.active_fruit_tl_col[9] ), 
    .F0(\thirdblock.active_fruit_tl_col_9__N_102[8] ), 
    .F1(\thirdblock.active_fruit_tl_col_9__N_102[9] ));
  SLICE_167 SLICE_167( .DI1(\startscreenRGB_0__N_81$n9 ), 
    .DI0(startscreenRGB_1__N_80), .D1(\nesblock.n10_c ), .C1(n10), .B1(n5898), 
    .A1(\col[5] ), .D0(startscreenRGB_0__N_81), .C0(startscreenRGB_3__N_77), 
    .CLK(clk), .Q0(\thirdblock.startscreenRGB[1] ), 
    .Q1(\thirdblock.startscreenRGB[0] ), .F0(startscreenRGB_1__N_80), 
    .F1(\startscreenRGB_0__N_81$n9 ));
  thirdblock_fruit_3_SLICE_169 \thirdblock.fruit_3.SLICE_169 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[0].sig_027.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[1].sig_022.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[1] ), .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[1].sig_022.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[0].sig_027.FeedThruLUT ));
  thirdblock_fruit_3_SLICE_170 \thirdblock.fruit_3.SLICE_170 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[3].sig_024.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[2].sig_023.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[2] ), .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[2].sig_023.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[3].sig_024.FeedThruLUT ));
  thirdblock_fruit_3_SLICE_172 \thirdblock.fruit_3.SLICE_172 ( 
    .DI1(\thirdblock.fruit_3.blueberryRGB[5].sig_026.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_3.blueberryRGB[4].sig_025.FeedThruLUT ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .D0(\thirdblock.fruit_3.blueberryRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_RGB[4] ), .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3.blueberryRGB[4].sig_025.FeedThruLUT ), 
    .F1(\thirdblock.fruit_3.blueberryRGB[5].sig_026.FeedThruLUT ));
  thirdblock_fruit_2_SLICE_175 \thirdblock.fruit_2.SLICE_175 ( 
    .DI1(\thirdblock.fruit_2.fruit_2_RGB_0__N_459 ), 
    .DI0(\thirdblock.fruit_2.fruit_2_RGB_1__N_458 ), 
    .D1(\thirdblock.fruit_2.watermelonRGB[0] ), 
    .C1(\thirdblock.fruit_2.blueberryRGB[0] ), .B1(\thirdblock.fruit_2.n6988 ), 
    .A1(\thirdblock.n1034 ), .D0(\thirdblock.n1034 ), 
    .C0(\thirdblock.fruit_2.blueberryRGB[1] ), .B0(\thirdblock.fruit_2.n6994 ), 
    .A0(\thirdblock.fruit_2.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2.fruit_2_RGB_1__N_458 ), 
    .F1(\thirdblock.fruit_2.fruit_2_RGB_0__N_459 ));
  thirdblock_fruit_2_SLICE_176 \thirdblock.fruit_2.SLICE_176 ( 
    .DI1(\thirdblock.fruit_2.fruit_2_RGB_3__N_456 ), 
    .DI0(\thirdblock.fruit_2.fruit_2_RGB_2__N_457 ), 
    .D1(\thirdblock.fruit_2.blueberryRGB[3] ), 
    .C1(\thirdblock.fruit_2.watermelonRGB[3] ), 
    .B1(\thirdblock.fruit_2.n7006 ), .A1(\thirdblock.n1034 ), 
    .D0(\thirdblock.n1034 ), .C0(\thirdblock.fruit_2.watermelonRGB[2] ), 
    .B0(\thirdblock.fruit_2.n7000 ), .A0(\thirdblock.fruit_2.blueberryRGB[2] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_RGB[2] ), 
    .Q1(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_2.fruit_2_RGB_2__N_457 ), 
    .F1(\thirdblock.fruit_2.fruit_2_RGB_3__N_456 ));
  thirdblock_fruit_2_SLICE_178 \thirdblock.fruit_2.SLICE_178 ( 
    .DI1(\thirdblock.fruit_2.fruit_2_RGB_5__N_454 ), 
    .DI0(\thirdblock.fruit_2.fruit_2_RGB_4__N_455 ), 
    .D1(\thirdblock.fruit_2.blueberryRGB[5] ), 
    .C1(\thirdblock.fruit_2.watermelonRGB[5] ), 
    .B1(\thirdblock.fruit_2.n7018 ), .A1(\thirdblock.n1034 ), 
    .D0(\thirdblock.fruit_2.blueberryRGB[4] ), 
    .C0(\thirdblock.fruit_2.watermelonRGB[4] ), .B0(\thirdblock.n1034 ), 
    .A0(\thirdblock.fruit_2.n7012 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2.fruit_2_RGB_4__N_455 ), 
    .F1(\thirdblock.fruit_2.fruit_2_RGB_5__N_454 ));
  thirdblock_fruit_1_SLICE_181 \thirdblock.fruit_1.SLICE_181 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_0__N_296 ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_1__N_295 ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[0] ), 
    .C1(\thirdblock.fruit_1.watermelonRGB[0] ), .B1(\thirdblock.n999 ), 
    .A1(\thirdblock.fruit_1.n6952 ), .D0(\thirdblock.fruit_1.blueberryRGB[1] ), 
    .C0(\thirdblock.fruit_1.watermelonRGB[1] ), 
    .B0(\thirdblock.fruit_1.n6958 ), .A0(\thirdblock.n999 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_1__N_295 ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_0__N_296 ));
  thirdblock_fruit_1_SLICE_182 \thirdblock.fruit_1.SLICE_182 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_3__N_293 ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_2__N_294 ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[3] ), .C1(\thirdblock.fruit_1.n6970 ), 
    .B1(\thirdblock.fruit_1.watermelonRGB[3] ), .A1(\thirdblock.n999 ), 
    .D0(\thirdblock.n999 ), .C0(\thirdblock.fruit_1.n6964 ), 
    .B0(\thirdblock.fruit_1.watermelonRGB[2] ), 
    .A0(\thirdblock.fruit_1.blueberryRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[2] ), .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_2__N_294 ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_3__N_293 ));
  thirdblock_fruit_1_SLICE_184 \thirdblock.fruit_1.SLICE_184 ( 
    .DI1(\thirdblock.fruit_1.fruit_1_RGB_5__N_291 ), 
    .DI0(\thirdblock.fruit_1.fruit_1_RGB_4__N_292 ), 
    .D1(\thirdblock.fruit_1.blueberryRGB[5] ), 
    .C1(\thirdblock.fruit_1.watermelonRGB[5] ), .B1(\thirdblock.n999 ), 
    .A1(\thirdblock.fruit_1.n6982 ), .D0(\thirdblock.fruit_1.blueberryRGB[4] ), 
    .C0(\thirdblock.fruit_1.watermelonRGB[4] ), 
    .B0(\thirdblock.fruit_1.n6976 ), .A0(\thirdblock.n999 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.fruit_1_RGB_4__N_292 ), 
    .F1(\thirdblock.fruit_1.fruit_1_RGB_5__N_291 ));
  thirdblock_active_fruit_SLICE_187 \thirdblock.active_fruit.SLICE_187 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_0__N_133 ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_1__N_132 ), 
    .D1(\thirdblock.active_fruit.blueberryRGB[0] ), 
    .C1(\thirdblock.active_fruit.n7060 ), 
    .B1(\thirdblock.active_fruit.watermelonRGB[0] ), .A1(\thirdblock.n964 ), 
    .D0(\thirdblock.n964 ), .C0(\thirdblock.active_fruit.watermelonRGB[1] ), 
    .B0(\thirdblock.active_fruit.n6922 ), 
    .A0(\thirdblock.active_fruit.blueberryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[1] ), 
    .Q1(\thirdblock.active_fruit_RGB[0] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_1__N_132 ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_0__N_133 ));
  thirdblock_active_fruit_SLICE_188 \thirdblock.active_fruit.SLICE_188 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_3__N_130 ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_2__N_131 ), 
    .D1(\thirdblock.active_fruit.watermelonRGB[3] ), 
    .C1(\thirdblock.active_fruit.blueberryRGB[3] ), .B1(\thirdblock.n964 ), 
    .A1(\thirdblock.active_fruit.n6934 ), 
    .D0(\thirdblock.active_fruit.blueberryRGB[2] ), 
    .C0(\thirdblock.active_fruit.watermelonRGB[2] ), 
    .B0(\thirdblock.active_fruit.n6928 ), .A0(\thirdblock.n964 ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[2] ), 
    .Q1(\thirdblock.active_fruit_RGB[3] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_2__N_131 ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_3__N_130 ));
  thirdblock_active_fruit_SLICE_190 \thirdblock.active_fruit.SLICE_190 ( 
    .DI1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128 ), 
    .DI0(\thirdblock.active_fruit.active_fruit_RGB_4__N_129 ), 
    .D1(\thirdblock.active_fruit.blueberryRGB[5] ), 
    .C1(\thirdblock.active_fruit.watermelonRGB[5] ), 
    .B1(\thirdblock.active_fruit.n6946 ), .A1(\thirdblock.n964 ), 
    .D0(\thirdblock.n964 ), .C0(\thirdblock.active_fruit.watermelonRGB[4] ), 
    .B0(\thirdblock.active_fruit.n6940 ), 
    .A0(\thirdblock.active_fruit.blueberryRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.active_fruit_RGB[4] ), 
    .Q1(\thirdblock.active_fruit_RGB[5] ), 
    .F0(\thirdblock.active_fruit.active_fruit_RGB_4__N_129 ), 
    .F1(\thirdblock.active_fruit.active_fruit_RGB_5__N_128 ));
  nesblock_SLICE_193 \nesblock.SLICE_193 ( 
    .DI1(\nesblock.result[0].sig_034.FeedThruLUT ), 
    .DI0(\nesblock.result[1].sig_028.FeedThruLUT ), .C1(\nesblock.result[0] ), 
    .D0(\nesblock.result[1] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[2] ), 
    .Q1(\nesblock.result[1] ), .F0(\nesblock.result[1].sig_028.FeedThruLUT ), 
    .F1(\nesblock.result[0].sig_034.FeedThruLUT ));
  nesblock_SLICE_194 \nesblock.SLICE_194 ( 
    .DI1(\nesblock.result[3].sig_030.FeedThruLUT ), 
    .DI0(\nesblock.result[2].sig_029.FeedThruLUT ), .D1(\nesblock.result[3] ), 
    .D0(\nesblock.result[2] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[3] ), 
    .Q1(\nesblock.result[4] ), .F0(\nesblock.result[2].sig_029.FeedThruLUT ), 
    .F1(\nesblock.result[3].sig_030.FeedThruLUT ));
  nesblock_SLICE_196 \nesblock.SLICE_196 ( 
    .DI1(\nesblock.result[5].sig_032.FeedThruLUT ), 
    .DI0(\nesblock.result[4].sig_031.FeedThruLUT ), .D1(\nesblock.result[5] ), 
    .D0(\nesblock.result[4] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[5] ), 
    .Q1(\nesblock.result[6] ), .F0(\nesblock.result[4].sig_031.FeedThruLUT ), 
    .F1(\nesblock.result[5].sig_032.FeedThruLUT ));
  nesblock_SLICE_198 \nesblock.SLICE_198 ( 
    .DI0(\nesblock.result[6].sig_033.FeedThruLUT ), .D0(\nesblock.result[6] ), 
    .CLK(CTRLclk_c), .Q0(\nesblock.result[7] ), 
    .F0(\nesblock.result[6].sig_033.FeedThruLUT ));
  thirdblock_SLICE_200 \thirdblock.SLICE_200 ( .D1(\col[8] ), .C1(n3297), 
    .B1(\col[7] ), .A1(\col[9] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[9] ), 
    .A0(\col[7] ), .F0(n3297), .F1(\thirdblock.RGB_c_3_N_711 ));
  thirdblock_SLICE_202 \thirdblock.SLICE_202 ( .D1(\thirdblock.n5_adj_738 ), 
    .C1(\thirdblock.n4240 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n5_adj_730 ), 
    .C0(\thirdblock.n631 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[0] ), .F0(\thirdblock.n4240 ), 
    .F1(\thirdblock.fruit_1_tl_col_0__N_287 ));
  thirdblock_SLICE_204 \thirdblock.SLICE_204 ( .D1(\thirdblock.n5572 ), 
    .C1(\thirdblock.n2601 ), .B1(\output[0] ), 
    .A1(\thirdblock.button_prev[0] ), .D0(\output[1] ), 
    .C0(\thirdblock.n5572 ), .B0(\thirdblock.button_prev[1] ), 
    .A0(\output[0] ), .F0(\thirdblock.n2601 ), .F1(\thirdblock.n3647 ));
  thirdblock_SLICE_206 \thirdblock.SLICE_206 ( .D1(\thirdblock.n11_adj_732 ), 
    .C1(\thirdblock.n3417 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n258 ), .D0(\thirdblock.n11_adj_726 ), 
    .C0(\thirdblock.n5 ), .B0(\thirdblock.n258 ), .F0(\thirdblock.n3417 ), 
    .F1(\thirdblock.n3655 ));
  thirdblock_SLICE_207 \thirdblock.SLICE_207 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n3661 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.n11_adj_732 ), .C0(\thirdblock.n5_adj_730 ), 
    .B0(\thirdblock.n3417 ), .A0(\thirdblock.n258 ), .F0(\thirdblock.n3661 ), 
    .F1(\thirdblock.n5557 ));
  thirdblock_SLICE_208 \thirdblock.SLICE_208 ( .D1(\thirdblock.n258 ), 
    .C1(\thirdblock.n6277 ), .B1(\thirdblock.n11_adj_726 ), 
    .A1(\thirdblock.n5 ), .D0(\thirdblock.n11 ), .C0(\thirdblock.n6279 ), 
    .B0(\thirdblock.active_fruit_tl_row[8] ), .A0(\thirdblock.n258 ), 
    .F0(\thirdblock.n6277 ), .F1(\thirdblock.n3413 ));
  thirdblock_SLICE_210 \thirdblock.SLICE_210 ( .C1(\thirdblock.n24 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\output[7] ), .C0(\thirdblock.n3779 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\output[4] ), .F0(\thirdblock.n24 ), 
    .F1(\thirdblock.game_state_0__N_70 ));
  nesblock_SLICE_211 \nesblock.SLICE_211 ( .C1(\output[7] ), 
    .D0(\nesblock.output_0__N_58 ), .C0(\nesblock.result[7] ), 
    .A0(\output[7] ), .F0(\output[7] ), .F1(buttonout_c_7));
  thirdblock_SLICE_212 \thirdblock.SLICE_212 ( .C1(\output[4] ), 
    .D0(\nesblock.result[4] ), .C0(\nesblock.output_0__N_58 ), 
    .B0(\output[4] ), .F0(\output[4] ), .F1(buttonout_c_4));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( .D0(\output[1] ), 
    .F0(buttonout_c_1));
  nesblock_SLICE_215 \nesblock.SLICE_215 ( .D1(\output[1] ), 
    .C1(\nesblock.output_0__N_58 ), .A1(\nesblock.result[1] ), 
    .D0(\nesblock.NEScount[0] ), .C0(\nesblock.n6 ), 
    .B0(\nesblock.NEScount[3] ), .A0(\nesblock.NEScount[2] ), 
    .F0(\nesblock.output_0__N_58 ), .F1(\output[1] ));
  thirdblock_SLICE_216 \thirdblock.SLICE_216 ( .D0(\output[0] ), 
    .F0(buttonout_c_0));
  nesblock_SLICE_217 \nesblock.SLICE_217 ( .D1(\output[1] ), .C1(\output[0] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\nesblock.output_0__N_58 ), .C0(\nesblock.result[0] ), 
    .B0(\output[0] ), .F0(\output[0] ), .F1(\thirdblock.n12 ));
  thirdblock_SLICE_218 \thirdblock.SLICE_218 ( 
    .D1(\thirdblock.active_fruit_RGB[1] ), 
    .C1(\thirdblock.fruit_RGB_1__N_652 ), .B1(\thirdblock.fruit_3_RGB[1] ), 
    .A1(\thirdblock.fruit_RGB_0__N_655 ), .D0(\thirdblock.fruit_RGB_0__N_655 ), 
    .C0(\thirdblock.fruit_2_RGB[1] ), .B0(\thirdblock.n2190 ), 
    .A0(\thirdblock.fruit_1_RGB[1] ), .F0(\thirdblock.fruit_RGB_1__N_652 ), 
    .F1(\thirdblock.fruit_RGB[1] ));
  thirdblock_SLICE_220 \thirdblock.SLICE_220 ( 
    .D1(\thirdblock.fruit_RGB_0__N_655 ), .C1(\thirdblock.fruit_RGB_5__N_644 ), 
    .B1(\thirdblock.fruit_3_RGB[5] ), .A1(\thirdblock.active_fruit_RGB[5] ), 
    .D0(\thirdblock.fruit_1_RGB[5] ), .C0(\thirdblock.fruit_2_RGB[5] ), 
    .B0(\thirdblock.n2190 ), .A0(\thirdblock.fruit_RGB_0__N_655 ), 
    .F0(\thirdblock.fruit_RGB_5__N_644 ), .F1(\thirdblock.fruit_RGB[5] ));
  thirdblock_SLICE_222 \thirdblock.SLICE_222 ( 
    .D1(\thirdblock.active_fruit_RGB[0] ), 
    .C1(\thirdblock.fruit_RGB_0__N_654 ), .B1(\thirdblock.fruit_3_RGB[0] ), 
    .A1(\thirdblock.fruit_RGB_0__N_655 ), .D0(\thirdblock.fruit_RGB_0__N_655 ), 
    .C0(\thirdblock.n2190 ), .B0(\thirdblock.fruit_2_RGB[0] ), 
    .A0(\thirdblock.fruit_1_RGB[0] ), .F0(\thirdblock.fruit_RGB_0__N_654 ), 
    .F1(\thirdblock.fruit_RGB[0] ));
  thirdblock_SLICE_224 \thirdblock.SLICE_224 ( 
    .D1(\thirdblock.active_fruit_RGB[4] ), 
    .C1(\thirdblock.fruit_RGB_4__N_646 ), .B1(\thirdblock.fruit_3_RGB[4] ), 
    .A1(\thirdblock.fruit_RGB_0__N_655 ), .D0(\thirdblock.fruit_RGB_0__N_655 ), 
    .C0(\thirdblock.fruit_2_RGB[4] ), .B0(\thirdblock.n2190 ), 
    .A0(\thirdblock.fruit_1_RGB[4] ), .F0(\thirdblock.fruit_RGB_4__N_646 ), 
    .F1(\thirdblock.fruit_RGB[4] ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( 
    .D1(\thirdblock.fruit_1_RGB[3] ), .C1(\thirdblock.n2190 ), 
    .B1(\thirdblock.fruit_RGB_0__N_655 ), .A1(\thirdblock.fruit_2_RGB[3] ), 
    .D0(\thirdblock.n11_adj_726 ), .C0(\thirdblock.n11 ), 
    .B0(\thirdblock.n258 ), .F0(\thirdblock.n2190 ), 
    .F1(\thirdblock.fruit_RGB_3__N_648 ));
  thirdblock_SLICE_227 \thirdblock.SLICE_227 ( 
    .D1(\thirdblock.startscreenRGB[3] ), .C1(\thirdblock.fruit_RGB[3] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.active_fruit_RGB[3] ), 
    .C0(\thirdblock.fruit_RGB_3__N_648 ), .B0(\thirdblock.fruit_RGB_0__N_655 ), 
    .A0(\thirdblock.fruit_3_RGB[3] ), .F0(\thirdblock.fruit_RGB[3] ), 
    .F1(\thirdblock.RGB_c_3_N_712 ));
  thirdblock_SLICE_228 \thirdblock.SLICE_228 ( 
    .D1(\thirdblock.active_fruit_RGB[2] ), 
    .C1(\thirdblock.fruit_RGB_2__N_650 ), .B1(\thirdblock.fruit_3_RGB[2] ), 
    .A1(\thirdblock.fruit_RGB_0__N_655 ), .D0(\thirdblock.fruit_RGB_0__N_655 ), 
    .C0(\thirdblock.fruit_1_RGB[2] ), .B0(\thirdblock.n2190 ), 
    .A0(\thirdblock.fruit_2_RGB[2] ), .F0(\thirdblock.fruit_RGB_2__N_650 ), 
    .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_230 \thirdblock.SLICE_230 ( .D1(\thirdblock.n3655 ), 
    .C1(\thirdblock.n4285 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.swap_fruit[0] ), 
    .C0(\thirdblock.swap_fruit[1] ), .B0(\thirdblock.swap_fruit[2] ), 
    .F0(\thirdblock.n4285 ), .F1(\thirdblock.fruit_2_tl_col_0__N_449 ));
  thirdblock_start_screen_SLICE_232 \thirdblock.start_screen.SLICE_232 ( 
    .D1(\row[2] ), .C1(\row[0] ), .B1(\row[1] ), .D0(\col[3] ), .C0(\col[2] ), 
    .B0(\col[4] ), .A0(\row[2] ), .F0(\thirdblock.start_screen.n26 ), 
    .F1(\secondblock.n4 ));
  thirdblock_start_screen_SLICE_233 \thirdblock.start_screen.SLICE_233 ( 
    .D1(\col[5] ), .C1(\thirdblock.start_screen.n40 ), 
    .B1(\thirdblock.start_screen.n26 ), .A1(\row[2] ), .D0(\col[3] ), 
    .C0(\col[2] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\thirdblock.start_screen.n40 ), .F1(\thirdblock.start_screen.n46 ));
  secondblock_SLICE_234 \secondblock.SLICE_234 ( .D1(\row[9] ), 
    .C1(\secondblock.row_0__N_30 ), .B1(n5550), .A1(\row[8] ), .D0(\row[5] ), 
    .C0(\secondblock.n8 ), .B0(\row[6] ), .A0(\row[9] ), 
    .F0(\secondblock.row_0__N_30 ), .F1(RGB_c_3_N_710));
  SLICE_236 SLICE_236( .C1(\output[6] ), .D0(\nesblock.result[6] ), 
    .C0(\nesblock.output_0__N_58 ), .B0(\output[6] ), .F0(\output[6] ), 
    .F1(buttonout_c_6));
  SLICE_238 SLICE_238( .C1(\output[5] ), .D0(\nesblock.output_0__N_58 ), 
    .C0(\nesblock.result[5] ), .A0(\output[5] ), .F0(\output[5] ), 
    .F1(buttonout_c_5));
  SLICE_240 SLICE_240( .C1(\output[3] ), .D0(\output[3] ), 
    .C0(\nesblock.result[3] ), .A0(\nesblock.output_0__N_58 ), 
    .F0(\output[3] ), .F1(buttonout_c_3));
  SLICE_242 SLICE_242( .D1(\nesblock.output_0__N_58 ), 
    .C1(\nesblock.result[2] ), .B1(\output[2] ), .C0(\output[2] ), 
    .F0(buttonout_c_2), .F1(\output[2] ));
  thirdblock_SLICE_244 \thirdblock.SLICE_244 ( 
    .D1(\thirdblock.fruit_1_relative_col[3] ), 
    .C1(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .D0(\thirdblock.fruit_1_relative_col[7] ), 
    .C0(\thirdblock.fruit_1_relative_col[6] ), 
    .B0(\thirdblock.fruit_1_relative_col[9] ), 
    .A0(\thirdblock.fruit_1_relative_col[8] ), 
    .F0(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .F1(\thirdblock.fruit_1_rom_col[2] ));
  thirdblock_SLICE_247 \thirdblock.SLICE_247 ( 
    .D1(\thirdblock.active_fruit_RGB[4] ), .C1(\thirdblock.n10_adj_733 ), 
    .A1(\thirdblock.active_fruit_RGB[3] ), 
    .D0(\thirdblock.active_fruit_RGB[1] ), 
    .C0(\thirdblock.active_fruit_RGB[0] ), 
    .B0(\thirdblock.active_fruit_RGB[5] ), 
    .A0(\thirdblock.active_fruit_RGB[2] ), .F0(\thirdblock.n10_adj_733 ), 
    .F1(\thirdblock.n258 ));
  thirdblock_SLICE_248 \thirdblock.SLICE_248 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n368 ), .B1(\thirdblock.active_fruit_tl_row[4] ), 
    .D0(\thirdblock.n631 ), .C0(\thirdblock.n5_adj_730 ), 
    .B0(\thirdblock.fruit_2_tl_row[4] ), .A0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.n368 ), .F1(\thirdblock.n4497 ));
  thirdblock_SLICE_250 \thirdblock.SLICE_250 ( 
    .D0(\thirdblock.startscreenRGB[0] ), .C0(\thirdblock.fruit_RGB[0] ), 
    .B0(\thirdblock.RGB_c_0_N_716 ), .A0(led_c), .F0(RGB_c_0));
  thirdblock_SLICE_251 \thirdblock.SLICE_251 ( 
    .DI1(\thirdblock.game_state_1__N_67[1] ), .D1(\output[7] ), 
    .C1(\thirdblock.n3779 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .CE(\thirdblock.game_state_1__N_68 ), 
    .CLK(clk), .Q1(\thirdblock.game_state[1] ), .F0(led_c), 
    .F1(\thirdblock.game_state_1__N_67[1] ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n367 ), .A1(\thirdblock.active_fruit_tl_row[3] ), 
    .D0(\thirdblock.fruit_1_tl_row[3] ), .C0(\thirdblock.n631 ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .A0(\thirdblock.n5_adj_730 ), 
    .F0(\thirdblock.n367 ), .F1(\thirdblock.n4499 ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( .D1(\thirdblock.swap_fruit[0] ), 
    .C1(\thirdblock.n3687 ), .B1(\thirdblock.swap_fruit[2] ), 
    .A1(\thirdblock.swap_fruit[1] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n3687 ), 
    .F1(\thirdblock.fruit_1_type_0__N_290 ));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n370 ), .A1(\thirdblock.active_fruit_tl_row[6] ), 
    .D0(\thirdblock.n631 ), .C0(\thirdblock.fruit_1_tl_row[6] ), 
    .B0(\thirdblock.n5_adj_730 ), .A0(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.n370 ), .F1(\thirdblock.n4493 ));
  thirdblock_SLICE_258 \thirdblock.SLICE_258 ( 
    .D1(\thirdblock.active_fruit_tl_row[5] ), .C1(\thirdblock.n369 ), 
    .B1(\thirdblock.n3661 ), .D0(\thirdblock.n631 ), 
    .C0(\thirdblock.n5_adj_730 ), .B0(\thirdblock.fruit_2_tl_row[5] ), 
    .A0(\thirdblock.fruit_1_tl_row[5] ), .F0(\thirdblock.n369 ), 
    .F1(\thirdblock.n4495 ));
  thirdblock_SLICE_260 \thirdblock.SLICE_260 ( 
    .D1(\thirdblock.fruit_2_type[1] ), .C1(\thirdblock.n4 ), 
    .B1(\thirdblock.active_fruit_type[1] ), .D0(\thirdblock.fruit_2_type[0] ), 
    .C0(\thirdblock.fruit_2_type[2] ), .B0(\thirdblock.active_fruit_type[0] ), 
    .A0(\thirdblock.active_fruit_type[2] ), .F0(\thirdblock.n4 ), 
    .F1(\thirdblock.n5 ));
  thirdblock_SLICE_261 \thirdblock.SLICE_261 ( 
    .C1(\thirdblock.fruit_2_tl_col[0] ), .D0(\thirdblock.fruit_2_tl_col[0] ), 
    .C0(\thirdblock.n4 ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.active_fruit_type[1] ), .F0(\thirdblock.n6289 ), 
    .F1(\thirdblock.fruit_2_relative_col_1__N_561 ));
  thirdblock_SLICE_262 \thirdblock.SLICE_262 ( 
    .D0(\thirdblock.button_prev[3] ), .C0(\thirdblock.button_prev[2] ), 
    .B0(\thirdblock.button_prev[4] ), .A0(\thirdblock.button_prev[6] ), 
    .F0(\thirdblock.n10 ));
  thirdblock_SLICE_263 \thirdblock.SLICE_263 ( 
    .D1(\thirdblock.button_prev[7] ), .C1(\thirdblock.n4_adj_728 ), 
    .B1(\thirdblock.button_prev[5] ), .A1(\thirdblock.n10 ), 
    .D0(\thirdblock.button_prev[1] ), .C0(\thirdblock.button_prev[0] ), 
    .F0(\thirdblock.n4_adj_728 ), .F1(\thirdblock.n3779 ));
  thirdblock_SLICE_265 \thirdblock.SLICE_265 ( .D1(\thirdblock.n11_adj_732 ), 
    .C1(\thirdblock.n2563 ), .B1(\thirdblock.n11_adj_726 ), 
    .A1(\thirdblock.n5 ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n258 ), .B0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n2563 ), .F1(\thirdblock.n3379 ));
  thirdblock_SLICE_266 \thirdblock.SLICE_266 ( .D1(\thirdblock.n11_adj_732 ), 
    .C1(\thirdblock.n10_adj_727 ), .B1(\thirdblock.fruit_2_RGB[4] ), 
    .A1(\thirdblock.fruit_2_RGB[3] ), .D0(\thirdblock.fruit_2_RGB[1] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.fruit_2_RGB[2] ), 
    .A0(\thirdblock.fruit_2_RGB[5] ), .F0(\thirdblock.n10_adj_727 ), 
    .F1(\thirdblock.n22_adj_740 ));
  thirdblock_SLICE_268 \thirdblock.SLICE_268 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.n10_adj_729 ), 
    .B1(\thirdblock.fruit_3_RGB[3] ), .D0(\thirdblock.fruit_3_RGB[1] ), 
    .C0(\thirdblock.fruit_3_RGB[0] ), .B0(\thirdblock.fruit_3_RGB[5] ), 
    .A0(\thirdblock.fruit_3_RGB[2] ), .F0(\thirdblock.n10_adj_729 ), 
    .F1(\thirdblock.n11 ));
  thirdblock_SLICE_269 \thirdblock.SLICE_269 ( 
    .D0(\thirdblock.fruit_3_RGB[4] ), .C0(\thirdblock.fruit_3_RGB[3] ), 
    .B0(\thirdblock.n258 ), .A0(\thirdblock.n10_adj_729 ), 
    .F0(\thirdblock.fruit_RGB_0__N_655 ));
  thirdblock_SLICE_270 \thirdblock.SLICE_270 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n372 ), .B1(\thirdblock.active_fruit_tl_row[8] ), 
    .D0(\thirdblock.n5_adj_730 ), .C0(\thirdblock.fruit_1_tl_row[8] ), 
    .B0(\thirdblock.n631 ), .A0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.n372 ), .F1(\thirdblock.n4489 ));
  thirdblock_SLICE_272 \thirdblock.SLICE_272 ( 
    .D1(\thirdblock.active_fruit_tl_row[7] ), .C1(\thirdblock.n371 ), 
    .A1(\thirdblock.n3661 ), .D0(\thirdblock.n631 ), 
    .C0(\thirdblock.n5_adj_730 ), .B0(\thirdblock.fruit_2_tl_row[7] ), 
    .A0(\thirdblock.fruit_1_tl_row[7] ), .F0(\thirdblock.n371 ), 
    .F1(\thirdblock.n4491 ));
  thirdblock_SLICE_274 \thirdblock.SLICE_274 ( 
    .D1(\thirdblock.active_fruit_tl_row[9] ), .C1(\thirdblock.n373 ), 
    .A1(\thirdblock.n3661 ), .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .C0(\thirdblock.fruit_1_tl_row[9] ), .B0(\thirdblock.n631 ), 
    .A0(\thirdblock.n5_adj_730 ), .F0(\thirdblock.n373 ), 
    .F1(\thirdblock.n4487 ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( .D0(\thirdblock.RGB_c_3_N_711 ), 
    .C0(\thirdblock.RGB_c_3_N_712 ), .B0(RGB_c_3_N_710), .F0(RGB_c_3));
  thirdblock_SLICE_278 \thirdblock.SLICE_278 ( 
    .D1(\thirdblock.active_fruit_tl_row[7] ), .C1(\thirdblock.n6282 ), 
    .B1(\thirdblock.active_fruit_tl_row[5] ), 
    .A1(\thirdblock.active_fruit_tl_row[6] ), 
    .D0(\thirdblock.active_fruit_tl_row[2] ), 
    .C0(\thirdblock.active_fruit_tl_row[1] ), 
    .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .A0(\thirdblock.active_fruit_tl_row[4] ), .F0(\thirdblock.n6282 ), 
    .F1(\thirdblock.n6279 ));
  thirdblock_SLICE_280 \thirdblock.SLICE_280 ( 
    .D1(\thirdblock.active_fruit_relative_col[1] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_relative_col[9] ), 
    .C0(\thirdblock.active_fruit_relative_col[7] ), 
    .B0(\thirdblock.active_fruit_relative_col[6] ), 
    .A0(\thirdblock.active_fruit_relative_col[8] ), 
    .F0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .F1(\thirdblock.active_fruit_rom_col[0] ));
  thirdblock_SLICE_282 \thirdblock.SLICE_282 ( 
    .D1(\thirdblock.active_fruit_relative_row[1] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[7] ), 
    .C0(\thirdblock.active_fruit_relative_row[9] ), 
    .B0(\thirdblock.active_fruit_relative_row[8] ), 
    .A0(\thirdblock.active_fruit_relative_row[6] ), 
    .F0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F1(\thirdblock.active_fruit_rom_row[0] ));
  thirdblock_SLICE_284 \thirdblock.SLICE_284 ( .D1(\thirdblock.n631 ), 
    .C1(\thirdblock.n41 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n5_adj_730 ), .D0(\thirdblock.n3417 ), 
    .C0(\thirdblock.n3413 ), .B0(\thirdblock.active_fruit_tl_row[9] ), 
    .F0(\thirdblock.n41 ), .F1(\thirdblock.n5896 ));
  thirdblock_SLICE_286 \thirdblock.SLICE_286 ( .D1(\thirdblock.n3655 ), 
    .C1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n2569 ), 
    .F1(\thirdblock.fruit_2_tl_col_0__N_450 ));
  thirdblock_SLICE_287 \thirdblock.SLICE_287 ( .D1(\thirdblock.n5886 ), 
    .C1(\thirdblock.n21 ), .B1(\thirdblock.n2569 ), 
    .A1(\thirdblock.n13_adj_742 ), .D0(\output[0] ), .C0(\output[1] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n21 ), .F1(\thirdblock.n827 ));
  thirdblock_SLICE_288 \thirdblock.SLICE_288 ( 
    .DI1(\thirdblock.active_fruit_type_2__N_122 ), .D1(\thirdblock.n5564 ), 
    .C1(\thirdblock.n2569 ), .B1(\thirdblock.active_fruit_type[2] ), 
    .A1(\thirdblock.active_fruit_type[1] ), 
    .D0(\thirdblock.active_fruit_type[1] ), 
    .C0(\thirdblock.active_fruit_type[2] ), 
    .LSR(\thirdblock.active_fruit_type_2__N_123 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[2] ), .F0(\thirdblock.n964 ), 
    .F1(\thirdblock.active_fruit_type_2__N_122 ));
  thirdblock_active_fruit_SLICE_289 \thirdblock.active_fruit.SLICE_289 ( 
    .D1(\thirdblock.active_fruit.orangeRGB[2] ), 
    .C1(\thirdblock.active_fruit.n2203 ), .B1(\thirdblock.n964 ), 
    .A1(\thirdblock.active_fruit.grapefruitRGB[2] ), 
    .D0(\thirdblock.active_fruit_type[0] ), 
    .C0(\thirdblock.active_fruit_type[2] ), 
    .F0(\thirdblock.active_fruit.n2203 ), .F1(\thirdblock.active_fruit.n6928 ));
  thirdblock_SLICE_290 \thirdblock.SLICE_290 ( .D0(\thirdblock.RGB_c_3_N_711 ), 
    .C0(RGB_c_3_N_710), .F0(\thirdblock.RGB_c_0_N_716 ));
  thirdblock_SLICE_291 \thirdblock.SLICE_291 ( 
    .D0(\thirdblock.startscreenRGB[1] ), .C0(\thirdblock.fruit_RGB[1] ), 
    .B0(led_c), .A0(\thirdblock.RGB_c_0_N_716 ), .F0(RGB_c_1));
  thirdblock_SLICE_292 \thirdblock.SLICE_292 ( 
    .D1(\thirdblock.fruit_2_relative_col[1] ), 
    .C1(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .D0(\thirdblock.fruit_2_relative_col[7] ), 
    .C0(\thirdblock.fruit_2_relative_col[9] ), 
    .B0(\thirdblock.fruit_2_relative_col[8] ), 
    .A0(\thirdblock.fruit_2_relative_col[6] ), 
    .F0(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .F1(\thirdblock.fruit_2_rom_col[0] ));
  thirdblock_SLICE_294 \thirdblock.SLICE_294 ( 
    .D1(\thirdblock.fruit_2_relative_row[1] ), 
    .C1(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .D0(\thirdblock.fruit_2_relative_row[9] ), 
    .C0(\thirdblock.fruit_2_relative_row[7] ), 
    .B0(\thirdblock.fruit_2_relative_row[8] ), 
    .A0(\thirdblock.fruit_2_relative_row[6] ), 
    .F0(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .F1(\thirdblock.fruit_2_rom_row[0] ));
  thirdblock_SLICE_296 \thirdblock.SLICE_296 ( 
    .D1(\thirdblock.fruit_1_RGB[4] ), .C1(\thirdblock.n10_adj_731 ), 
    .B1(\thirdblock.n258 ), .A1(\thirdblock.fruit_1_RGB[3] ), 
    .D0(\thirdblock.fruit_1_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.fruit_1_RGB[5] ), .A0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.n10_adj_731 ), .F1(\thirdblock.n631 ));
  thirdblock_SLICE_297 \thirdblock.SLICE_297 ( .D1(\thirdblock.n6289 ), 
    .C1(\thirdblock.n4_adj_735 ), .B1(\thirdblock.n22_adj_740 ), 
    .A1(\thirdblock.fruit_1_tl_col[0] ), .D0(\thirdblock.fruit_1_RGB[4] ), 
    .C0(\thirdblock.fruit_1_RGB[3] ), .B0(\thirdblock.n10_adj_731 ), 
    .A0(\thirdblock.n5_adj_730 ), .F0(\thirdblock.n4_adj_735 ), 
    .F1(\thirdblock.n5_adj_741 ));
  thirdblock_SLICE_298 \thirdblock.SLICE_298 ( 
    .D0(\thirdblock.fruit_1_RGB[4] ), .C0(\thirdblock.fruit_1_RGB[3] ), 
    .B0(\thirdblock.n10_adj_731 ), .F0(\thirdblock.n11_adj_732 ));
  thirdblock_SLICE_299 \thirdblock.SLICE_299 ( 
    .D1(\thirdblock.fruit_2_tl_col[2] ), .C1(\thirdblock.n796 ), 
    .B1(\thirdblock.fruit_1_tl_col[2] ), .A1(\thirdblock.n3379 ), 
    .D0(\thirdblock.n2563 ), .C0(\thirdblock.n5_adj_730 ), 
    .B0(\thirdblock.n11_adj_732 ), .F0(\thirdblock.n796 ), 
    .F1(\thirdblock.n797[2] ));
  thirdblock_SLICE_300 \thirdblock.SLICE_300 ( 
    .D1(\thirdblock.active_fruit_tl_col[9] ), .C1(\thirdblock.n5548 ), 
    .A1(\output[0] ), .D0(\thirdblock.active_fruit_tl_col[7] ), 
    .C0(\thirdblock.active_fruit_tl_col[6] ), 
    .B0(\thirdblock.active_fruit_tl_col[8] ), .F0(\thirdblock.n5548 ), 
    .F1(\thirdblock.n3767 ));
  thirdblock_SLICE_301 \thirdblock.SLICE_301 ( 
    .D1(\thirdblock.active_fruit_tl_col[9] ), .C1(\thirdblock.n2550 ), 
    .B1(\thirdblock.n5548 ), .A1(\output[0] ), .D0(\thirdblock.counter[3] ), 
    .C0(\thirdblock.n5888 ), .A0(\thirdblock.n10_adj_737 ), 
    .F0(\thirdblock.n2550 ), .F1(\thirdblock.n1102 ));
  thirdblock_SLICE_302 \thirdblock.SLICE_302 ( 
    .D1(\thirdblock.fruit_1_type[1] ), .C1(\thirdblock.n4_adj_734 ), 
    .B1(\thirdblock.active_fruit_type[1] ), .D0(\thirdblock.fruit_1_type[2] ), 
    .C0(\thirdblock.fruit_1_type[0] ), .B0(\thirdblock.active_fruit_type[2] ), 
    .A0(\thirdblock.active_fruit_type[0] ), .F0(\thirdblock.n4_adj_734 ), 
    .F1(\thirdblock.n5_adj_730 ));
  thirdblock_SLICE_304 \thirdblock.SLICE_304 ( .D1(\thirdblock.counter[15] ), 
    .C1(\thirdblock.n22 ), .B1(\thirdblock.counter[10] ), 
    .A1(\thirdblock.counter[5] ), .D0(\thirdblock.counter[9] ), 
    .C0(\thirdblock.counter[7] ), .A0(\thirdblock.counter[16] ), 
    .F0(\thirdblock.n22 ), .F1(\thirdblock.n5888 ));
  thirdblock_SLICE_305 \thirdblock.SLICE_305 ( 
    .D1(\thirdblock.active_fruit_type[0] ), .C1(\thirdblock.n3661 ), 
    .D0(\thirdblock.n3661 ), .C0(\thirdblock.n10_adj_737 ), 
    .B0(\thirdblock.n5888 ), .A0(\thirdblock.counter[3] ), 
    .F0(\thirdblock.n4506 ), .F1(\thirdblock.n5564 ));
  thirdblock_SLICE_306 \thirdblock.SLICE_306 ( .D1(\thirdblock.counter[6] ), 
    .C1(\thirdblock.n10_adj_736 ), .B1(\thirdblock.n19 ), 
    .A1(\thirdblock.n15 ), .D0(\thirdblock.counter[8] ), 
    .C0(\thirdblock.counter[2] ), .B0(\thirdblock.counter[0] ), 
    .A0(\thirdblock.counter[4] ), .F0(\thirdblock.n10_adj_736 ), 
    .F1(\thirdblock.n10_adj_737 ));
  thirdblock_SLICE_307 \thirdblock.SLICE_307 ( .D1(\thirdblock.counter[6] ), 
    .C1(\thirdblock.n15 ), .B1(\thirdblock.counter[15] ), 
    .D0(\thirdblock.counter[11] ), .C0(\thirdblock.counter[13] ), 
    .B0(\thirdblock.counter[14] ), .F0(\thirdblock.n15 ), 
    .F1(\thirdblock.n14_adj_743 ));
  thirdblock_SLICE_309 \thirdblock.SLICE_309 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n6252 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n3661 ), .D0(\thirdblock.n2550 ), .C0(\thirdblock.n3767 ), 
    .B0(\output[1] ), .F0(\thirdblock.n6252 ), 
    .F1(\thirdblock.active_fruit_tl_col_0__N_121 ));
  thirdblock_SLICE_310 \thirdblock.SLICE_310 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.active_fruit_type[2] ), .B1(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n5_adj_739 ), .F1(\thirdblock.active_fruit_type_2__N_123 ));
  thirdblock_SLICE_311 \thirdblock.SLICE_311 ( .D1(\thirdblock.n5_adj_739 ), 
    .C1(\thirdblock.n6288 ), .B1(\thirdblock.button_prev[0] ), 
    .A1(\output[0] ), .C0(\output[1] ), .A0(\thirdblock.button_prev[1] ), 
    .F0(\thirdblock.n6288 ), .F1(\thirdblock.n5886 ));
  thirdblock_SLICE_312 \thirdblock.SLICE_312 ( .D1(\thirdblock.n13 ), 
    .C1(\thirdblock.n14 ), .A1(\thirdblock.n1102 ), 
    .D0(\thirdblock.active_fruit_tl_col[5] ), 
    .C0(\thirdblock.active_fruit_tl_col[1] ), 
    .B0(\thirdblock.active_fruit_tl_col[4] ), .A0(\thirdblock.n5548 ), 
    .F0(\thirdblock.n14 ), .F1(\thirdblock.n3787 ));
  thirdblock_SLICE_314 \thirdblock.SLICE_314 ( .D1(\row[1] ), 
    .C1(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .D0(\thirdblock.fruit_3_relative_row[9] ), 
    .C0(\thirdblock.fruit_3_relative_row[7] ), 
    .B0(\thirdblock.fruit_3_relative_row[8] ), 
    .A0(\thirdblock.fruit_3_relative_row[6] ), 
    .F0(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .F1(\thirdblock.fruit_3_rom_row[0] ));
  thirdblock_SLICE_316 \thirdblock.SLICE_316 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n364 ), .B1(\thirdblock.active_fruit_tl_row[0] ), 
    .D0(\thirdblock.n631 ), .C0(\thirdblock.fruit_1_tl_row[0] ), 
    .B0(\thirdblock.n5_adj_730 ), .A0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.n364 ), .F1(\thirdblock.n4505 ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( 
    .D1(\thirdblock.fruit_3_relative_col[5] ), 
    .C1(\thirdblock.fruit_3_rom_col_0__N_643 ), 
    .D0(\thirdblock.fruit_3_relative_col[6] ), 
    .C0(\thirdblock.fruit_3_relative_col[8] ), 
    .B0(\thirdblock.fruit_3_relative_col[7] ), 
    .A0(\thirdblock.fruit_3_relative_col[9] ), 
    .F0(\thirdblock.fruit_3_rom_col_0__N_643 ), 
    .F1(\thirdblock.fruit_3_rom_col[4] ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( 
    .D1(\thirdblock.active_fruit_tl_row[2] ), .C1(\thirdblock.n366 ), 
    .B1(\thirdblock.n3661 ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .C0(\thirdblock.n631 ), .B0(\thirdblock.fruit_2_tl_row[2] ), 
    .A0(\thirdblock.n5_adj_730 ), .F0(\thirdblock.n366 ), 
    .F1(\thirdblock.n4501 ));
  thirdblock_SLICE_322 \thirdblock.SLICE_322 ( .D1(\thirdblock.n3661 ), 
    .C1(\thirdblock.n365 ), .A1(\thirdblock.active_fruit_tl_row[1] ), 
    .D0(\thirdblock.n631 ), .C0(\thirdblock.fruit_1_tl_row[1] ), 
    .B0(\thirdblock.n5_adj_730 ), .A0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.n365 ), .F1(\thirdblock.n4503 ));
  thirdblock_SLICE_324 \thirdblock.SLICE_324 ( .D1(\thirdblock.counter[5] ), 
    .C1(\thirdblock.n19 ), .B1(\thirdblock.n22 ), 
    .A1(\thirdblock.counter[10] ), .D0(\thirdblock.counter[1] ), 
    .C0(\thirdblock.counter[12] ), .F0(\thirdblock.n19 ), 
    .F1(\thirdblock.n15_adj_744 ));
  thirdblock_SLICE_327 \thirdblock.SLICE_327 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n13_adj_742 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.n10_adj_736 ), .C0(\thirdblock.n14_adj_743 ), 
    .B0(\thirdblock.counter[3] ), .A0(\thirdblock.n15_adj_744 ), 
    .F0(\thirdblock.n13_adj_742 ), .F1(\thirdblock.n5572 ));
  thirdblock_SLICE_328 \thirdblock.SLICE_328 ( .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.n5_adj_738 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.swap_fruit[0] ), 
    .C0(\thirdblock.swap_fruit[1] ), .B0(\thirdblock.swap_fruit[2] ), 
    .F0(\thirdblock.n5_adj_738 ), .F1(\thirdblock.fruit_1_tl_col_0__N_286 ));
  thirdblock_SLICE_330 \thirdblock.SLICE_330 ( .D1(\thirdblock.n3647 ), 
    .C1(\thirdblock.counter_0__N_705 ), .D0(\output[1] ), .C0(\output[0] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.counter_0__N_705 ), .F1(\thirdblock.counter_0__N_706 ));
  thirdblock_SLICE_332 \thirdblock.SLICE_332 ( 
    .D1(\thirdblock.fruit_1_relative_row[1] ), 
    .C1(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .D0(\thirdblock.fruit_1_relative_row[7] ), 
    .C0(\thirdblock.fruit_1_relative_row[6] ), 
    .B0(\thirdblock.fruit_1_relative_row[9] ), 
    .A0(\thirdblock.fruit_1_relative_row[8] ), 
    .F0(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .F1(\thirdblock.fruit_1_rom_row[0] ));
  thirdblock_SLICE_335 \thirdblock.SLICE_335 ( .D0(\thirdblock.n3647 ), 
    .C0(\thirdblock.n12 ), .B0(\thirdblock.n827 ), .A0(led_c), 
    .F0(\thirdblock.counter_1__N_703 ));
  thirdblock_SLICE_336 \thirdblock.SLICE_336 ( 
    .DI1(\thirdblock.active_fruit_type[2].sig_015.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_type[2] ), .D0(\thirdblock.fruit_1_type[2] ), 
    .C0(\thirdblock.fruit_1_type[1] ), .CE(\thirdblock.fruit_1_type_0__N_290 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_1_type[2] ), .F0(\thirdblock.n999 ), 
    .F1(\thirdblock.active_fruit_type[2].sig_015.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_337 \thirdblock.fruit_1.SLICE_337 ( 
    .D1(\thirdblock.fruit_1_type[2] ), .C1(\thirdblock.fruit_1_type[0] ), 
    .D0(\thirdblock.fruit_1.grapefruitRGB[0] ), 
    .C0(\thirdblock.fruit_1.orangeRGB[0] ), .B0(\thirdblock.fruit_1.n2216 ), 
    .A0(\thirdblock.n999 ), .F0(\thirdblock.fruit_1.n6952 ), 
    .F1(\thirdblock.fruit_1.n2216 ));
  thirdblock_SLICE_338 \thirdblock.SLICE_338 ( 
    .DI1(\thirdblock.active_fruit_type[2].sig_017.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_type[2] ), .D0(\thirdblock.fruit_2_type[1] ), 
    .C0(\thirdblock.fruit_2_type[2] ), .CE(\thirdblock.fruit_2_type_0__N_453 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_type[2] ), .F0(\thirdblock.n1034 ), 
    .F1(\thirdblock.active_fruit_type[2].sig_017.FeedThruLUT ));
  thirdblock_fruit_2_SLICE_339 \thirdblock.fruit_2.SLICE_339 ( 
    .D1(\thirdblock.fruit_2_type[0] ), .C1(\thirdblock.fruit_2_type[2] ), 
    .D0(\thirdblock.fruit_2.grapefruitRGB[0] ), 
    .C0(\thirdblock.fruit_2.orangeRGB[0] ), .B0(\thirdblock.fruit_2.n2229 ), 
    .A0(\thirdblock.n1034 ), .F0(\thirdblock.fruit_2.n6988 ), 
    .F1(\thirdblock.fruit_2.n2229 ));
  thirdblock_start_screen_SLICE_340 \thirdblock.start_screen.SLICE_340 ( 
    .D1(\row[3] ), .C1(n5550), .B1(\row[4] ), .D0(\row[5] ), .C0(\row[6] ), 
    .B0(\row[7] ), .F0(n5550), .F1(VSYNC_c_N_718));
  thirdblock_start_screen_SLICE_342 \thirdblock.start_screen.SLICE_342 ( 
    .DI1(\startscreenRGB_3__N_77$n8 ), .D1(VSYNC_c_N_718), 
    .C1(\thirdblock.start_screen.n5876 ), .B1(\thirdblock.start_screen.n10 ), 
    .A1(\thirdblock.start_screen.n46 ), .D0(\row[8] ), .C0(\col[8] ), 
    .LSR(startscreenRGB_0__N_81), .CLK(clk), 
    .Q1(\thirdblock.startscreenRGB[3] ), .F0(\thirdblock.start_screen.n5876 ), 
    .F1(\startscreenRGB_3__N_77$n8 ));
  thirdblock_start_screen_SLICE_343 \thirdblock.start_screen.SLICE_343 ( 
    .D1(VSYNC_c_N_718), .C1(\thirdblock.start_screen.n10 ), 
    .B1(\thirdblock.start_screen.n5876 ), .A1(\thirdblock.start_screen.n46 ), 
    .D0(\col[6] ), .C0(\col[9] ), .B0(\col[7] ), .A0(\row[9] ), 
    .F0(\thirdblock.start_screen.n10 ), .F1(startscreenRGB_3__N_77));
  thirdblock_fruit_2_SLICE_344 \thirdblock.fruit_2.SLICE_344 ( 
    .D0(\thirdblock.fruit_2.orangeRGB[5] ), 
    .C0(\thirdblock.fruit_2.grapefruitRGB[5] ), 
    .B0(\thirdblock.fruit_2.n2229 ), .A0(\thirdblock.n1034 ), 
    .F0(\thirdblock.fruit_2.n7018 ));
  thirdblock_fruit_1_SLICE_346 \thirdblock.fruit_1.SLICE_346 ( 
    .D0(\thirdblock.fruit_1.grapefruitRGB[5] ), 
    .C0(\thirdblock.fruit_1.orangeRGB[5] ), .B0(\thirdblock.fruit_1.n2216 ), 
    .A0(\thirdblock.n999 ), .F0(\thirdblock.fruit_1.n6982 ));
  thirdblock_active_fruit_SLICE_348 \thirdblock.active_fruit.SLICE_348 ( 
    .D0(\thirdblock.active_fruit.orangeRGB[1] ), 
    .C0(\thirdblock.active_fruit.grapefruitRGB[1] ), 
    .B0(\thirdblock.active_fruit.n2203 ), .A0(\thirdblock.n964 ), 
    .F0(\thirdblock.active_fruit.n6922 ));
  secondblock_SLICE_350 \secondblock.SLICE_350 ( 
    .D1(\secondblock.row_0__N_30 ), .C1(n3297), .B1(\col[8] ), .C0(\col[8] ), 
    .A0(\col[7] ), .F0(\secondblock.n4359 ), .F1(\secondblock.col_0__N_50 ));
  secondblock_SLICE_351 \secondblock.SLICE_351 ( .D1(\nesblock.n10_c ), 
    .C1(n10), .B1(\col[5] ), .A1(n5898), .D0(\secondblock.n53 ), .C0(\col[9] ), 
    .B0(\secondblock.n4359 ), .A0(\row[2] ), .F0(n10), 
    .F1(startscreenRGB_0__N_81));
  secondblock_SLICE_352 \secondblock.SLICE_352 ( .D1(\col[6] ), 
    .C1(\secondblock.n5890 ), .B1(\row[9] ), .A1(\row[5] ), .D0(\row[3] ), 
    .C0(\row[7] ), .B0(\row[6] ), .F0(\secondblock.n5890 ), .F1(n5898));
  secondblock_SLICE_354 \secondblock.SLICE_354 ( .D1(\col[4] ), 
    .C1(\secondblock.HSYNC_c_N_717 ), .B1(\col[6] ), .A1(\col[5] ), 
    .D0(\col[7] ), .C0(\col[8] ), .A0(\col[9] ), 
    .F0(\secondblock.HSYNC_c_N_717 ), .F1(HSYNC_c));
  secondblock_SLICE_356 \secondblock.SLICE_356 ( .D1(VSYNC_c_N_718), 
    .C1(\secondblock.VSYNC_c_N_719 ), .B1(\row[2] ), .A1(\row[1] ), 
    .D0(\row[9] ), .C0(\row[8] ), .F0(\secondblock.VSYNC_c_N_719 ), 
    .F1(VSYNC_c));
  secondblock_SLICE_358 \secondblock.SLICE_358 ( .D1(\secondblock.n4 ), 
    .C1(\secondblock.n53 ), .B1(\row[7] ), .A1(\row[3] ), .D0(\row[4] ), 
    .B0(\row[8] ), .F0(\secondblock.n53 ), .F1(\secondblock.n8 ));
  nesblock_SLICE_360 \nesblock.SLICE_360 ( .D1(\nesblock.NEScount[1] ), 
    .C1(\nesblock.CTRLclk_c_N_720 ), .D0(\nesblock.NEScount[4] ), 
    .C0(\nesblock.NEScount[5] ), .B0(\nesblock.NEScount[6] ), 
    .A0(\nesblock.NEScount[7] ), .F0(\nesblock.CTRLclk_c_N_720 ), 
    .F1(\nesblock.n6 ));
  nesblock_SLICE_362 \nesblock.SLICE_362 ( .DI1(\startscreenRGB_2__N_79[2] ), 
    .D1(n10), .C1(\nesblock.n10_c ), .B1(\col[5] ), .A1(n5898), .D0(\col[3] ), 
    .C0(\col[2] ), .B0(\col[4] ), .CLK(clk), 
    .Q1(\thirdblock.startscreenRGB[2] ), .F0(\nesblock.n10_c ), 
    .F1(\startscreenRGB_2__N_79[2] ));
  nesblock_SLICE_364 \nesblock.SLICE_364 ( .D0(\nesblock.NEScount[0] ), 
    .B0(\nesblock.NEScount[7] ), .F0(\nesblock.latch_c_N_723 ));
  nesblock_SLICE_365 \nesblock.SLICE_365 ( .D1(\nesblock.NEScount[2] ), 
    .C1(\nesblock.latch_c_N_722 ), .B1(\nesblock.latch_c_N_723 ), 
    .A1(\nesblock.NEScount[3] ), .D0(\nesblock.NEScount[1] ), 
    .C0(\nesblock.NEScount[4] ), .B0(\nesblock.NEScount[5] ), 
    .A0(\nesblock.NEScount[6] ), .F0(\nesblock.latch_c_N_722 ), .F1(latch_c));
  thirdblock_SLICE_369 \thirdblock.SLICE_369 ( 
    .DI1(\thirdblock.swap_fruit_2__N_71[2] ), .D1(\thirdblock.swap_fruit[0] ), 
    .C1(\thirdblock.swap_fruit[1] ), .B1(\thirdblock.swap_fruit[2] ), 
    .A1(\thirdblock.n3687 ), .D0(\thirdblock.swap_fruit[1] ), 
    .C0(\thirdblock.swap_fruit[0] ), .B0(\thirdblock.n3687 ), 
    .A0(\thirdblock.swap_fruit[2] ), .CE(\thirdblock.swap_fruit_0__N_76 ), 
    .CLK(clk), .Q1(\thirdblock.swap_fruit[2] ), 
    .F0(\thirdblock.fruit_2_type_0__N_453 ), 
    .F1(\thirdblock.swap_fruit_2__N_71[2] ));
  thirdblock_SLICE_376 \thirdblock.SLICE_376 ( 
    .D0(\thirdblock.fruit_2_RGB[3] ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.n10_adj_727 ), .F0(\thirdblock.n11_adj_726 ));
  thirdblock_SLICE_378 \thirdblock.SLICE_378 ( .D0(led_c), 
    .C0(\thirdblock.fruit_RGB[4] ), .B0(\thirdblock.RGB_c_0_N_716 ), 
    .A0(\thirdblock.startscreenRGB[1] ), .F0(RGB_c_4));
  thirdblock_SLICE_379 \thirdblock.SLICE_379 ( .D0(led_c), 
    .C0(\thirdblock.fruit_RGB[2] ), .B0(\thirdblock.RGB_c_0_N_716 ), 
    .A0(\thirdblock.startscreenRGB[2] ), .F0(RGB_c_2));
  thirdblock_SLICE_380 \thirdblock.SLICE_380 ( .D0(\thirdblock.RGB_c_3_N_711 ), 
    .C0(\thirdblock.fruit_RGB[5] ), .B0(RGB_c_3_N_710), .A0(led_c), 
    .F0(RGB_c_5));
  thirdblock_active_fruit_SLICE_382 \thirdblock.active_fruit.SLICE_382 ( 
    .D1(\thirdblock.active_fruit.orangeRGB[4] ), 
    .C1(\thirdblock.active_fruit.grapefruitRGB[4] ), .B1(\thirdblock.n964 ), 
    .A1(\thirdblock.active_fruit.n2203 ), 
    .D0(\thirdblock.active_fruit.grapefruitRGB[3] ), 
    .C0(\thirdblock.active_fruit.orangeRGB[3] ), 
    .B0(\thirdblock.active_fruit.n2203 ), .A0(\thirdblock.n964 ), 
    .F0(\thirdblock.active_fruit.n6934 ), .F1(\thirdblock.active_fruit.n6940 ));
  thirdblock_active_fruit_SLICE_384 \thirdblock.active_fruit.SLICE_384 ( 
    .D1(\thirdblock.active_fruit.orangeRGB[0] ), 
    .C1(\thirdblock.active_fruit.grapefruitRGB[0] ), .B1(\thirdblock.n964 ), 
    .A1(\thirdblock.active_fruit.n2203 ), 
    .D0(\thirdblock.active_fruit.orangeRGB[5] ), 
    .C0(\thirdblock.active_fruit.grapefruitRGB[5] ), 
    .B0(\thirdblock.active_fruit.n2203 ), .A0(\thirdblock.n964 ), 
    .F0(\thirdblock.active_fruit.n6946 ), .F1(\thirdblock.active_fruit.n7060 ));
  thirdblock_fruit_1_SLICE_386 \thirdblock.fruit_1.SLICE_386 ( 
    .D1(\thirdblock.n999 ), .C1(\thirdblock.fruit_1.n2216 ), 
    .B1(\thirdblock.fruit_1.grapefruitRGB[2] ), 
    .A1(\thirdblock.fruit_1.orangeRGB[2] ), .D0(\thirdblock.fruit_1.n2216 ), 
    .C0(\thirdblock.n999 ), .B0(\thirdblock.fruit_1.grapefruitRGB[1] ), 
    .A0(\thirdblock.fruit_1.orangeRGB[1] ), .F0(\thirdblock.fruit_1.n6958 ), 
    .F1(\thirdblock.fruit_1.n6964 ));
  thirdblock_fruit_1_SLICE_388 \thirdblock.fruit_1.SLICE_388 ( 
    .D1(\thirdblock.fruit_1.orangeRGB[4] ), 
    .C1(\thirdblock.fruit_1.grapefruitRGB[4] ), .B1(\thirdblock.n999 ), 
    .A1(\thirdblock.fruit_1.n2216 ), .D0(\thirdblock.fruit_1.orangeRGB[3] ), 
    .C0(\thirdblock.fruit_1.n2216 ), 
    .B0(\thirdblock.fruit_1.grapefruitRGB[3] ), .A0(\thirdblock.n999 ), 
    .F0(\thirdblock.fruit_1.n6970 ), .F1(\thirdblock.fruit_1.n6976 ));
  thirdblock_fruit_2_SLICE_390 \thirdblock.fruit_2.SLICE_390 ( 
    .D1(\thirdblock.n1034 ), .C1(\thirdblock.fruit_2.n2229 ), 
    .B1(\thirdblock.fruit_2.grapefruitRGB[2] ), 
    .A1(\thirdblock.fruit_2.orangeRGB[2] ), 
    .D0(\thirdblock.fruit_2.orangeRGB[1] ), 
    .C0(\thirdblock.fruit_2.grapefruitRGB[1] ), 
    .B0(\thirdblock.fruit_2.n2229 ), .A0(\thirdblock.n1034 ), 
    .F0(\thirdblock.fruit_2.n6994 ), .F1(\thirdblock.fruit_2.n7000 ));
  thirdblock_fruit_2_SLICE_392 \thirdblock.fruit_2.SLICE_392 ( 
    .D1(\thirdblock.fruit_2.orangeRGB[4] ), 
    .C1(\thirdblock.fruit_2.grapefruitRGB[4] ), .B1(\thirdblock.n1034 ), 
    .A1(\thirdblock.fruit_2.n2229 ), .D0(\thirdblock.fruit_2.orangeRGB[3] ), 
    .C0(\thirdblock.fruit_2.n2229 ), 
    .B0(\thirdblock.fruit_2.grapefruitRGB[3] ), .A0(\thirdblock.n1034 ), 
    .F0(\thirdblock.fruit_2.n7006 ), .F1(\thirdblock.fruit_2.n7012 ));
  thirdblock_SLICE_394 \thirdblock.SLICE_394 ( 
    .D1(\thirdblock.fruit_1_tl_col[1] ), .D0(\thirdblock.n796 ), 
    .C0(\thirdblock.n3379 ), .B0(\thirdblock.fruit_1_tl_col[1] ), 
    .A0(\thirdblock.fruit_2_tl_col[1] ), .F0(\thirdblock.n797[1] ), 
    .F1(\thirdblock.fruit_1_relative_col_9__N_351[1] ));
  thirdblock_SLICE_396 \thirdblock.SLICE_396 ( .D1(\thirdblock.n3379 ), 
    .C1(\thirdblock.n796 ), .B1(\thirdblock.fruit_1_tl_col[4] ), 
    .A1(\thirdblock.fruit_2_tl_col[4] ), .D0(\thirdblock.n796 ), 
    .C0(\thirdblock.n3379 ), .B0(\thirdblock.fruit_1_tl_col[3] ), 
    .A0(\thirdblock.fruit_2_tl_col[3] ), .F0(\thirdblock.n797[3] ), 
    .F1(\thirdblock.n797[4] ));
  thirdblock_SLICE_398 \thirdblock.SLICE_398 ( .D1(\thirdblock.n3379 ), 
    .C1(\thirdblock.fruit_1_tl_col[9] ), .B1(\thirdblock.n796 ), 
    .A1(\thirdblock.fruit_2_tl_col[9] ), .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .C0(\thirdblock.n3379 ), .B0(\thirdblock.fruit_1_tl_col[5] ), 
    .A0(\thirdblock.n796 ), .F0(\thirdblock.n797[5] ), 
    .F1(\thirdblock.n797[9] ));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( 
    .DI1(\thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[6] ), .D0(\thirdblock.n3379 ), 
    .C0(\thirdblock.n796 ), .B0(\thirdblock.fruit_2_tl_col[6] ), 
    .A0(\thirdblock.fruit_1_tl_col[6] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[6] ), .F0(\thirdblock.n797[6] ), 
    .F1(\thirdblock.active_fruit_tl_col[6].sig_019.FeedThruLUT ));
  thirdblock_SLICE_400 \thirdblock.SLICE_400 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_431[7] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.active_fruit_tl_col[7] ), .B1(\thirdblock.n3655 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_1_tl_col[7] ), 
    .C0(\thirdblock.n3379 ), .B0(\thirdblock.fruit_2_tl_col[7] ), 
    .A0(\thirdblock.n796 ), .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_tl_col[7] ), .F0(\thirdblock.n797[7] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_431[7] ));
  thirdblock_SLICE_401 \thirdblock.SLICE_401 ( 
    .DI1(\thirdblock.active_fruit_tl_col[8].sig_018.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[8] ), .D0(\thirdblock.n3379 ), 
    .C0(\thirdblock.n796 ), .B0(\thirdblock.fruit_2_tl_col[8] ), 
    .A0(\thirdblock.fruit_1_tl_col[8] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[8] ), .F0(\thirdblock.n797[8] ), 
    .F1(\thirdblock.active_fruit_tl_col[8].sig_018.FeedThruLUT ));
  thirdblock_SLICE_402 \thirdblock.SLICE_402 ( 
    .D1(\thirdblock.fruit_1_relative_col[1] ), 
    .B1(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .D0(\thirdblock.fruit_1_relative_col[4] ), 
    .C0(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .F0(\thirdblock.fruit_1_rom_col[3] ), .F1(\thirdblock.fruit_1_rom_col[0] ));
  thirdblock_SLICE_404 \thirdblock.SLICE_404 ( 
    .D1(\thirdblock.fruit_1_relative_col[2] ), 
    .B1(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .D0(\thirdblock.fruit_1_relative_col[5] ), 
    .C0(\thirdblock.fruit_1_rom_col_0__N_410 ), 
    .F0(\thirdblock.fruit_1_rom_col[4] ), .F1(\thirdblock.fruit_1_rom_col[1] ));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( 
    .D1(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .C1(\thirdblock.fruit_1_relative_row[3] ), 
    .D0(\thirdblock.fruit_1_relative_row[2] ), 
    .C0(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .F0(\thirdblock.fruit_1_rom_row[1] ), .F1(\thirdblock.fruit_1_rom_row[2] ));
  thirdblock_SLICE_408 \thirdblock.SLICE_408 ( 
    .D1(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .B1(\thirdblock.fruit_1_relative_row[5] ), 
    .D0(\thirdblock.fruit_1_relative_row[4] ), 
    .C0(\thirdblock.fruit_1_rom_row_0__N_405 ), 
    .F0(\thirdblock.fruit_1_rom_row[3] ), .F1(\thirdblock.fruit_1_rom_row[4] ));
  thirdblock_SLICE_410 \thirdblock.SLICE_410 ( 
    .D1(\thirdblock.fruit_3_relative_row[3] ), 
    .C1(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .D0(\thirdblock.fruit_3_relative_row[2] ), 
    .B0(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .F0(\thirdblock.fruit_3_rom_row[1] ), .F1(\thirdblock.fruit_3_rom_row[2] ));
  thirdblock_SLICE_412 \thirdblock.SLICE_412 ( 
    .D1(\thirdblock.fruit_3_relative_row[5] ), 
    .C1(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .D0(\thirdblock.fruit_3_relative_row[4] ), 
    .B0(\thirdblock.fruit_3_rom_row_0__N_638 ), 
    .F0(\thirdblock.fruit_3_rom_row[3] ), .F1(\thirdblock.fruit_3_rom_row[4] ));
  thirdblock_SLICE_414 \thirdblock.SLICE_414 ( 
    .D1(\thirdblock.fruit_3_relative_col[2] ), 
    .C1(\thirdblock.fruit_3_rom_col_0__N_643 ), 
    .D0(\thirdblock.fruit_3_rom_col_0__N_643 ), .C0(\col[1] ), 
    .F0(\thirdblock.fruit_3_rom_col[0] ), .F1(\thirdblock.fruit_3_rom_col[1] ));
  thirdblock_SLICE_416 \thirdblock.SLICE_416 ( 
    .D1(\thirdblock.fruit_3_relative_col[4] ), 
    .C1(\thirdblock.fruit_3_rom_col_0__N_643 ), 
    .D0(\thirdblock.fruit_3_relative_col[3] ), 
    .B0(\thirdblock.fruit_3_rom_col_0__N_643 ), 
    .F0(\thirdblock.fruit_3_rom_col[2] ), .F1(\thirdblock.fruit_3_rom_col[3] ));
  thirdblock_SLICE_418 \thirdblock.SLICE_418 ( 
    .D1(\thirdblock.fruit_2_relative_col[3] ), 
    .C1(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .D0(\thirdblock.fruit_2_relative_col[2] ), 
    .B0(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .F0(\thirdblock.fruit_2_rom_col[1] ), .F1(\thirdblock.fruit_2_rom_col[2] ));
  thirdblock_SLICE_420 \thirdblock.SLICE_420 ( 
    .D1(\thirdblock.fruit_2_relative_col[5] ), 
    .C1(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .D0(\thirdblock.fruit_2_relative_col[4] ), 
    .B0(\thirdblock.fruit_2_rom_col_0__N_573 ), 
    .F0(\thirdblock.fruit_2_rom_col[3] ), .F1(\thirdblock.fruit_2_rom_col[4] ));
  thirdblock_SLICE_422 \thirdblock.SLICE_422 ( 
    .D1(\thirdblock.fruit_2_relative_row[3] ), 
    .C1(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .D0(\thirdblock.fruit_2_relative_row[2] ), 
    .B0(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .F0(\thirdblock.fruit_2_rom_row[1] ), .F1(\thirdblock.fruit_2_rom_row[2] ));
  thirdblock_SLICE_424 \thirdblock.SLICE_424 ( 
    .D1(\thirdblock.fruit_2_relative_row[5] ), 
    .C1(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .D0(\thirdblock.fruit_2_relative_row[4] ), 
    .B0(\thirdblock.fruit_2_rom_row_0__N_568 ), 
    .F0(\thirdblock.fruit_2_rom_row[3] ), .F1(\thirdblock.fruit_2_rom_row[4] ));
  thirdblock_SLICE_426 \thirdblock.SLICE_426 ( 
    .D1(\thirdblock.active_fruit_relative_col[3] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_relative_col[2] ), 
    .B0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .F0(\thirdblock.active_fruit_rom_col[1] ), 
    .F1(\thirdblock.active_fruit_rom_col[2] ));
  thirdblock_SLICE_428 \thirdblock.SLICE_428 ( 
    .D1(\thirdblock.active_fruit_relative_col[5] ), 
    .C1(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .D0(\thirdblock.active_fruit_relative_col[4] ), 
    .B0(\thirdblock.active_fruit_rom_col_0__N_247 ), 
    .F0(\thirdblock.active_fruit_rom_col[3] ), 
    .F1(\thirdblock.active_fruit_rom_col[4] ));
  thirdblock_SLICE_430 \thirdblock.SLICE_430 ( 
    .D1(\thirdblock.active_fruit_relative_row[3] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[2] ), 
    .B0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F0(\thirdblock.active_fruit_rom_row[1] ), 
    .F1(\thirdblock.active_fruit_rom_row[2] ));
  thirdblock_SLICE_432 \thirdblock.SLICE_432 ( 
    .D1(\thirdblock.active_fruit_relative_row[5] ), 
    .C1(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .D0(\thirdblock.active_fruit_relative_row[4] ), 
    .B0(\thirdblock.active_fruit_rom_row_0__N_242 ), 
    .F0(\thirdblock.active_fruit_rom_row[3] ), 
    .F1(\thirdblock.active_fruit_rom_row[4] ));
  thirdblock_SLICE_434 \thirdblock.SLICE_434 ( 
    .D1(\thirdblock.active_fruit_tl_row[4] ), 
    .D0(\thirdblock.active_fruit_tl_row[6] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[6] ), 
    .F1(\thirdblock.active_fruit_relative_row_4__N_166 ));
  thirdblock_SLICE_435 \thirdblock.SLICE_435 ( 
    .C0(\thirdblock.active_fruit_tl_row[9] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[9] ));
  thirdblock_SLICE_436 \thirdblock.SLICE_436 ( 
    .D1(\thirdblock.active_fruit_tl_row[2] ), 
    .D0(\thirdblock.active_fruit_tl_row[8] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[8] ), 
    .F1(\thirdblock.active_fruit_relative_row_2__N_178 ));
  thirdblock_SLICE_437 \thirdblock.SLICE_437 ( 
    .DI1(\thirdblock.active_fruit_type_0__N_126 ), .D1(\thirdblock.n2569 ), 
    .C1(\thirdblock.n5313 ), .B1(\thirdblock.active_fruit_type[0] ), 
    .A1(\thirdblock.n3661 ), .D0(\thirdblock.active_fruit_type[2] ), 
    .C0(\thirdblock.active_fruit_type[0] ), 
    .A0(\thirdblock.active_fruit_type[1] ), 
    .LSR(\thirdblock.active_fruit_type_0__N_127 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[0] ), .F0(\thirdblock.n5313 ), 
    .F1(\thirdblock.active_fruit_type_0__N_126 ));
  thirdblock_SLICE_438 \thirdblock.SLICE_438 ( 
    .C0(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[5] ));
  thirdblock_SLICE_439 \thirdblock.SLICE_439 ( 
    .D1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[4] ), 
    .F1(\thirdblock.fruit_2_relative_row_9__N_462[4] ));
  thirdblock_SLICE_440 \thirdblock.SLICE_440 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_248[7] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.active_fruit_tl_row[7] ), .B1(\thirdblock.n5_adj_738 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_1_tl_row[7] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_248[7] ));
  thirdblock_SLICE_441 \thirdblock.SLICE_441 ( 
    .DI1(\thirdblock.active_fruit_tl_row[6].sig_004.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_row[6] ), 
    .C0(\thirdblock.fruit_1_tl_row[6] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[6] ), 
    .F1(\thirdblock.active_fruit_tl_row[6].sig_004.FeedThruLUT ));
  thirdblock_SLICE_444 \thirdblock.SLICE_444 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .D0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[1] ), 
    .F1(\thirdblock.fruit_2_relative_row_9__N_462[5] ));
  thirdblock_SLICE_445 \thirdblock.SLICE_445 ( 
    .D0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[0] ));
  thirdblock_SLICE_446 \thirdblock.SLICE_446 ( 
    .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[3] ));
  thirdblock_SLICE_447 \thirdblock.SLICE_447 ( 
    .D1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[2] ), 
    .F1(\thirdblock.fruit_1_relative_row_9__N_299[2] ));
  thirdblock_SLICE_450 \thirdblock.SLICE_450 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_411[7] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.n3655 ), .B1(\thirdblock.active_fruit_tl_row[7] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_411[7] ));
  thirdblock_SLICE_451 \thirdblock.SLICE_451 ( 
    .DI1(\thirdblock.active_fruit_tl_row[6].sig_000.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[6] ), 
    .D0(\thirdblock.fruit_2_tl_row[6] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[6] ), 
    .F1(\thirdblock.active_fruit_tl_row[6].sig_000.FeedThruLUT ));
  thirdblock_SLICE_452 \thirdblock.SLICE_452 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_411[9] ), .D1(\thirdblock.n4285 ), 
    .C1(\thirdblock.n3655 ), .B1(\thirdblock.active_fruit_tl_row[9] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[9] ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_411[9] ));
  thirdblock_SLICE_454 \thirdblock.SLICE_454 ( 
    .DI1(\thirdblock.active_fruit_tl_row[8].sig_021.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_row[8] ), 
    .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), 
    .LSR(\thirdblock.fruit_2_tl_col_0__N_450 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_relative_row_9__N_462[8] ), 
    .F1(\thirdblock.active_fruit_tl_row[8].sig_021.FeedThruLUT ));
  thirdblock_SLICE_455 \thirdblock.SLICE_455 ( 
    .D1(\thirdblock.fruit_2_tl_col[7] ), .D0(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_relative_col_9__N_516[1] ), 
    .F1(\thirdblock.fruit_2_relative_col_9__N_516[7] ));
  thirdblock_SLICE_458 \thirdblock.SLICE_458 ( 
    .D1(\thirdblock.active_fruit_tl_col[0] ), 
    .D0(\thirdblock.active_fruit_tl_col[1] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[1] ), 
    .F1(\thirdblock.active_fruit_relative_col_9__N_188[0] ));
  thirdblock_SLICE_460 \thirdblock.SLICE_460 ( 
    .D1(\thirdblock.fruit_1_tl_col[3] ), .D0(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_relative_col_9__N_516[3] ), 
    .F1(\thirdblock.fruit_1_relative_col_9__N_351[3] ));
  thirdblock_SLICE_461 \thirdblock.SLICE_461 ( 
    .D0(\thirdblock.fruit_2_tl_col[2] ), 
    .F0(\thirdblock.fruit_2_relative_col_2__N_556 ));
  thirdblock_SLICE_462 \thirdblock.SLICE_462 ( 
    .D0(\thirdblock.active_fruit_tl_col[3] ), 
    .F0(\thirdblock.active_fruit_relative_col_2__N_232 ));
  thirdblock_SLICE_463 \thirdblock.SLICE_463 ( 
    .D1(\thirdblock.fruit_2_tl_col[4] ), 
    .D0(\thirdblock.active_fruit_tl_col[2] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[2] ), 
    .F1(\thirdblock.fruit_2_relative_col_4__N_544 ));
  thirdblock_SLICE_465 \thirdblock.SLICE_465 ( 
    .D1(\thirdblock.fruit_1_tl_col[2] ), .C0(\thirdblock.fruit_1_tl_col[0] ), 
    .F0(\thirdblock.fruit_1_relative_col_1__N_398 ), 
    .F1(\thirdblock.fruit_1_relative_col_9__N_351[2] ));
  thirdblock_SLICE_468 \thirdblock.SLICE_468 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_248[9] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.n5_adj_738 ), 
    .A1(\thirdblock.active_fruit_tl_row[9] ), 
    .D0(\thirdblock.fruit_1_tl_row[9] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[9] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_248[9] ));
  thirdblock_SLICE_469 \thirdblock.SLICE_469 ( 
    .DI1(\thirdblock.active_fruit_tl_row[8].sig_005.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_row[8] ), 
    .C0(\thirdblock.fruit_1_tl_row[8] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[8] ), 
    .F1(\thirdblock.active_fruit_tl_row[8].sig_005.FeedThruLUT ));
  thirdblock_SLICE_470 \thirdblock.SLICE_470 ( 
    .D1(\thirdblock.active_fruit_tl_col[8] ), 
    .D0(\thirdblock.active_fruit_tl_col[5] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[5] ), 
    .F1(\thirdblock.active_fruit_relative_col_9__N_188[8] ));
  thirdblock_SLICE_471 \thirdblock.SLICE_471 ( 
    .D0(\thirdblock.fruit_1_tl_col[5] ), 
    .F0(\thirdblock.fruit_1_relative_col_9__N_351[5] ));
  thirdblock_SLICE_472 \thirdblock.SLICE_472 ( 
    .D0(\thirdblock.active_fruit_tl_col[4] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[4] ));
  thirdblock_SLICE_473 \thirdblock.SLICE_473 ( 
    .D1(\thirdblock.fruit_1_tl_col[4] ), .D0(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_relative_col_9__N_516[5] ), 
    .F1(\thirdblock.fruit_1_relative_col_9__N_351[4] ));
  thirdblock_SLICE_477 \thirdblock.SLICE_477 ( 
    .D0(\thirdblock.fruit_2_tl_col[6] ), 
    .F0(\thirdblock.fruit_2_relative_col_6__N_532 ));
  thirdblock_SLICE_479 \thirdblock.SLICE_479 ( 
    .D0(\thirdblock.active_fruit_tl_col[7] ), 
    .F0(\thirdblock.active_fruit_relative_col_6__N_208 ));
  thirdblock_SLICE_480 \thirdblock.SLICE_480 ( 
    .D0(\thirdblock.active_fruit_tl_col[6] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[6] ));
  thirdblock_SLICE_481 \thirdblock.SLICE_481 ( 
    .D1(\thirdblock.active_fruit_tl_col[9] ), 
    .C1(\thirdblock.active_fruit_tl_col[2] ), 
    .B1(\thirdblock.active_fruit_tl_col[0] ), 
    .A1(\thirdblock.active_fruit_tl_col[3] ), 
    .C0(\thirdblock.active_fruit_tl_col[9] ), 
    .F0(\thirdblock.active_fruit_relative_col_9__N_188[9] ), 
    .F1(\thirdblock.n13 ));
  thirdblock_SLICE_485 \thirdblock.SLICE_485 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_431[9] ), .D1(\thirdblock.n3655 ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.active_fruit_tl_col[9] ), 
    .A1(\thirdblock.n4285 ), .D0(\thirdblock.fruit_2_tl_col[9] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_449 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_relative_col_9__N_516[9] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_431[9] ));
  thirdblock_SLICE_486 \thirdblock.SLICE_486 ( 
    .D0(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_relative_col_8__N_520 ));
  thirdblock_SLICE_487 \thirdblock.SLICE_487 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_268[7] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.n5_adj_738 ), .B1(\thirdblock.active_fruit_tl_col[7] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_1_tl_col[7] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[7] ), 
    .F0(\thirdblock.fruit_1_relative_col_9__N_351[7] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_268[7] ));
  thirdblock_SLICE_488 \thirdblock.SLICE_488 ( 
    .DI1(\thirdblock.active_fruit_tl_col[6].sig_009.FeedThruLUT ), 
    .C1(\thirdblock.active_fruit_tl_col[6] ), 
    .D0(\thirdblock.fruit_1_tl_col[6] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[6] ), 
    .F0(\thirdblock.fruit_1_relative_col_9__N_351[6] ), 
    .F1(\thirdblock.active_fruit_tl_col[6].sig_009.FeedThruLUT ));
  thirdblock_SLICE_489 \thirdblock.SLICE_489 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_268[9] ), .D1(\thirdblock.n4240 ), 
    .C1(\thirdblock.n5_adj_738 ), .B1(\thirdblock.active_fruit_tl_col[9] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_1_tl_col[9] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[9] ), 
    .F0(\thirdblock.fruit_1_relative_col_9__N_351[9] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_268[9] ));
  thirdblock_SLICE_490 \thirdblock.SLICE_490 ( 
    .DI1(\thirdblock.active_fruit_tl_col[8].sig_008.FeedThruLUT ), 
    .D1(\thirdblock.active_fruit_tl_col[8] ), 
    .D0(\thirdblock.fruit_1_tl_col[8] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_286 ), 
    .LSR(\thirdblock.fruit_1_tl_col_0__N_287 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[8] ), 
    .F0(\thirdblock.fruit_1_relative_col_9__N_351[8] ), 
    .F1(\thirdblock.active_fruit_tl_col[8].sig_008.FeedThruLUT ));
  thirdblock_SLICE_491 \thirdblock.SLICE_491 ( 
    .D0(\thirdblock.active_fruit_tl_row[1] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[1] ));
  thirdblock_SLICE_493 \thirdblock.SLICE_493 ( 
    .D1(\thirdblock.active_fruit_tl_row[7] ), 
    .D0(\thirdblock.active_fruit_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[0] ), 
    .F1(\thirdblock.active_fruit_relative_row_6__N_156 ));
  thirdblock_SLICE_495 \thirdblock.SLICE_495 ( .D0(\thirdblock.n24 ), 
    .C0(\thirdblock.n5896 ), .B0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.game_state_1__N_68 ));
  thirdblock_SLICE_498 \thirdblock.SLICE_498 ( 
    .DI1(\thirdblock.active_fruit_type_1__N_124 ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.active_fruit_type[1] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.n5564 ), 
    .D0(\thirdblock.active_fruit_type[1] ), .C0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_type_1__N_125 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_type[1] ), 
    .F0(\thirdblock.active_fruit_type_1__N_125 ), 
    .F1(\thirdblock.active_fruit_type_1__N_124 ));
  thirdblock_SLICE_499 \thirdblock.SLICE_499 ( 
    .DI1(\thirdblock.active_fruit_tl_row_9__N_82 ), .D1(\thirdblock.n57[9] ), 
    .C1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.active_fruit_tl_row[9] ), 
    .B0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_tl_row_9__N_83 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[9] ), 
    .F0(\thirdblock.active_fruit_tl_row_9__N_83 ), 
    .F1(\thirdblock.active_fruit_tl_row_9__N_82 ));
  thirdblock_SLICE_500 \thirdblock.SLICE_500 ( 
    .DI1(\thirdblock.active_fruit_tl_row_8__N_84 ), .D1(\thirdblock.n57[8] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[0] ), 
    .B0(\thirdblock.active_fruit_tl_row[8] ), 
    .LSR(\thirdblock.active_fruit_tl_row_8__N_85 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[8] ), 
    .F0(\thirdblock.active_fruit_tl_row_8__N_85 ), 
    .F1(\thirdblock.active_fruit_tl_row_8__N_84 ));
  thirdblock_SLICE_501 \thirdblock.SLICE_501 ( 
    .DI1(\thirdblock.active_fruit_tl_row_7__N_86 ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.n57[7] ), 
    .B1(\thirdblock.game_state[0] ), .D0(\thirdblock.active_fruit_tl_row[7] ), 
    .C0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_tl_row_7__N_87 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[7] ), 
    .F0(\thirdblock.active_fruit_tl_row_7__N_87 ), 
    .F1(\thirdblock.active_fruit_tl_row_7__N_86 ));
  thirdblock_SLICE_502 \thirdblock.SLICE_502 ( 
    .DI1(\thirdblock.active_fruit_tl_row_6__N_88 ), .D1(\thirdblock.n57[6] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.active_fruit_tl_row[6] ), 
    .LSR(\thirdblock.active_fruit_tl_row_6__N_89 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[6] ), 
    .F0(\thirdblock.active_fruit_tl_row_6__N_89 ), 
    .F1(\thirdblock.active_fruit_tl_row_6__N_88 ));
  thirdblock_SLICE_503 \thirdblock.SLICE_503 ( 
    .DI1(\thirdblock.active_fruit_tl_row_5__N_90 ), .D1(\thirdblock.n57[5] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.active_fruit_tl_row[5] ), .C0(\thirdblock.game_state[0] ), 
    .B0(\thirdblock.game_state[1] ), 
    .LSR(\thirdblock.active_fruit_tl_row_5__N_91 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[5] ), 
    .F0(\thirdblock.active_fruit_tl_row_5__N_91 ), 
    .F1(\thirdblock.active_fruit_tl_row_5__N_90 ));
  thirdblock_SLICE_504 \thirdblock.SLICE_504 ( 
    .DI1(\thirdblock.active_fruit_tl_row_4__N_92 ), .D1(\thirdblock.n57[4] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.active_fruit_tl_row[4] ), 
    .LSR(\thirdblock.active_fruit_tl_row_4__N_93 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[4] ), 
    .F0(\thirdblock.active_fruit_tl_row_4__N_93 ), 
    .F1(\thirdblock.active_fruit_tl_row_4__N_92 ));
  thirdblock_SLICE_505 \thirdblock.SLICE_505 ( 
    .DI1(\thirdblock.active_fruit_tl_row_3__N_94 ), .D1(\thirdblock.n57[3] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .LSR(\thirdblock.active_fruit_tl_row_3__N_95 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[3] ), 
    .F0(\thirdblock.active_fruit_tl_row_3__N_95 ), 
    .F1(\thirdblock.active_fruit_tl_row_3__N_94 ));
  thirdblock_SLICE_506 \thirdblock.SLICE_506 ( 
    .DI1(\thirdblock.active_fruit_tl_row_2__N_96 ), .D1(\thirdblock.n57[2] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.active_fruit_tl_row[2] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_2__N_97 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[2] ), 
    .F0(\thirdblock.active_fruit_tl_row_2__N_97 ), 
    .F1(\thirdblock.active_fruit_tl_row_2__N_96 ));
  thirdblock_SLICE_507 \thirdblock.SLICE_507 ( 
    .DI1(\thirdblock.active_fruit_tl_row_1__N_98 ), .D1(\thirdblock.n57[1] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.active_fruit_tl_row[1] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.game_state[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_1__N_99 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[1] ), 
    .F0(\thirdblock.active_fruit_tl_row_1__N_99 ), 
    .F1(\thirdblock.active_fruit_tl_row_1__N_98 ));
  thirdblock_SLICE_508 \thirdblock.SLICE_508 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.game_state[0] ), .D0(\thirdblock.active_fruit_type[0] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.active_fruit_type_0__N_127 ), 
    .F1(\thirdblock.swap_fruit_0__N_76 ));
  thirdblock_SLICE_509 \thirdblock.SLICE_509 ( 
    .DI1(\thirdblock.active_fruit_tl_row_0__N_100 ), .D1(\thirdblock.n57[0] ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.active_fruit_tl_row[0] ), 
    .LSR(\thirdblock.active_fruit_tl_row_0__N_101 ), .CLK(clk), 
    .Q1(\thirdblock.active_fruit_tl_row[0] ), 
    .F0(\thirdblock.active_fruit_tl_row_0__N_101 ), 
    .F1(\thirdblock.active_fruit_tl_row_0__N_100 ));
  thirdblock_SLICE_510 \thirdblock.SLICE_510 ( 
    .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[1] ));
  thirdblock_SLICE_511 \thirdblock.SLICE_511 ( 
    .D1(\thirdblock.fruit_1_tl_row[3] ), .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_relative_row_9__N_299[0] ), 
    .F1(\thirdblock.fruit_1_relative_row_9__N_299[3] ));
  thirdblock_SLICE_517 \thirdblock.SLICE_517 ( 
    .B0(\thirdblock.active_fruit_tl_row[3] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[3] ));
  thirdblock_SLICE_519 \thirdblock.SLICE_519 ( 
    .DI1(\thirdblock.game_state_1__N_67[0] ), .D1(\thirdblock.n5896 ), 
    .C1(\thirdblock.n1453 ), .A1(\thirdblock.game_state[1] ), .D0(\output[7] ), 
    .C0(\thirdblock.n3779 ), .B0(\thirdblock.game_state[0] ), 
    .CE(\thirdblock.game_state_0__N_70 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[0] ), .F0(\thirdblock.n1453 ), 
    .F1(\thirdblock.game_state_1__N_67[0] ));
  thirdblock_SLICE_521 \thirdblock.SLICE_521 ( 
    .D0(\thirdblock.active_fruit_tl_row[5] ), 
    .F0(\thirdblock.active_fruit_relative_row_9__N_136[5] ));
  nesblock_SLICE_527 \nesblock.SLICE_527 ( .D0(\nesblock.NEScount[3] ), 
    .C0(NESclk_c), .B0(\nesblock.CTRLclk_c_N_720 ), .F0(CTRLclk_c));
  RGB_pad_2__SLICE_528 \RGB_pad[2].SLICE_528 ( .F0(\RGB_pad[2].vcc ));
  thirdblock_fruit_3_blueberry_fruit_3_rom_row_0__I_0 
    \thirdblock.fruit_3.blueberry.fruit_3_rom_row_0__I_0 ( 
    .RADDR9(\thirdblock.fruit_3_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_3_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_3_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_3_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_3_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_3_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_3_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_3_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_3_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_3_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_3_blueberry_fruit_3_rom_row_0__I_0_2 
    \thirdblock.fruit_3.blueberry.fruit_3_rom_row_0__I_0_2 ( 
    .RADDR9(\thirdblock.fruit_3_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_3_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_3_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_3_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_3_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_3_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_3_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_3_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_3_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_3_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_2_orange_fruit_2_rom_col_0__I_0 
    \thirdblock.fruit_2.orange.fruit_2_rom_col_0__I_0 ( 
    .RADDR9(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_2.orangeRGB[3] ), 
    .RDATA9(\thirdblock.fruit_2.orangeRGB[2] ), 
    .RDATA5(\thirdblock.fruit_2.orangeRGB[1] ), 
    .RDATA1(\thirdblock.fruit_2.orangeRGB[0] ));
  thirdblock_fruit_2_orange_fruit_2_rom_col_0__I_0_4 
    \thirdblock.fruit_2.orange.fruit_2_rom_col_0__I_0_4 ( 
    .RADDR9(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_2.orangeRGB[5] ), 
    .RDATA1(\thirdblock.fruit_2.orangeRGB[4] ));
  thirdblock_fruit_2_grapefruit_fruit_2_rom_col_0__I_0_3 
    \thirdblock.fruit_2.grapefruit.fruit_2_rom_col_0__I_0_3 ( 
    .RADDR9(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_2.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_2.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_2.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_2.grapefruitRGB[0] ));
  thirdblock_fruit_2_grapefruit_fruit_2_rom_col_0__I_0_2 
    \thirdblock.fruit_2.grapefruit.fruit_2_rom_col_0__I_0_2 ( 
    .RADDR9(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_2.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_2.grapefruitRGB[4] ));
  thirdblock_fruit_2_cherry_fruit_2_rom_row_0__I_0 
    \thirdblock.fruit_2.cherry.fruit_2_rom_row_0__I_0 ( 
    .RADDR9(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_2.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_2.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_2.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_2.watermelonRGB[0] ));
  thirdblock_fruit_2_cherry_fruit_2_rom_row_0__I_0_4 
    \thirdblock.fruit_2.cherry.fruit_2_rom_row_0__I_0_4 ( 
    .RADDR9(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_2.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_2.watermelonRGB[4] ));
  thirdblock_fruit_2_blueberry_fruit_2_rom_row_0__I_0_3 
    \thirdblock.fruit_2.blueberry.fruit_2_rom_row_0__I_0_3 ( 
    .RADDR9(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_2.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_2.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_2.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_2.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_fruit_2_rom_row_0__I_0_2 
    \thirdblock.fruit_2.blueberry.fruit_2_rom_row_0__I_0_2 ( 
    .RADDR9(\thirdblock.fruit_2_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_2_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_2_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_2_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_2_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_2_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_2_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_2_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_2_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_2_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_2.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_2.blueberryRGB[4] ));
  thirdblock_fruit_1_orange_fruit_1_rom_col_0__I_0 
    \thirdblock.fruit_1.orange.fruit_1_rom_col_0__I_0 ( 
    .RADDR9(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_1.orangeRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.orangeRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.orangeRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.orangeRGB[0] ));
  thirdblock_fruit_1_orange_fruit_1_rom_col_0__I_0_4 
    \thirdblock.fruit_1.orange.fruit_1_rom_col_0__I_0_4 ( 
    .RADDR9(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_1.orangeRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.orangeRGB[4] ));
  thirdblock_fruit_1_grapefruit_fruit_1_rom_col_0__I_0_3 
    \thirdblock.fruit_1.grapefruit.fruit_1_rom_col_0__I_0_3 ( 
    .RADDR9(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_1.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.grapefruitRGB[0] ));
  thirdblock_fruit_1_grapefruit_fruit_1_rom_col_0__I_0_2 
    \thirdblock.fruit_1.grapefruit.fruit_1_rom_col_0__I_0_2 ( 
    .RADDR9(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_row[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_1.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.grapefruitRGB[4] ));
  thirdblock_fruit_1_cherry_fruit_1_rom_row_0__I_0 
    \thirdblock.fruit_1.cherry.fruit_1_rom_row_0__I_0 ( 
    .RADDR9(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[0] ));
  thirdblock_fruit_1_cherry_fruit_1_rom_row_0__I_0_4 
    \thirdblock.fruit_1.cherry.fruit_1_rom_row_0__I_0_4 ( 
    .RADDR9(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[4] ));
  thirdblock_fruit_1_blueberry_fruit_1_rom_row_0__I_0_3 
    \thirdblock.fruit_1.blueberry.fruit_1_rom_row_0__I_0_3 ( 
    .RADDR9(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.fruit_1.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[0] ));
  thirdblock_fruit_1_blueberry_fruit_1_rom_row_0__I_0_2 
    \thirdblock.fruit_1.blueberry.fruit_1_rom_row_0__I_0_2 ( 
    .RADDR9(\thirdblock.fruit_1_rom_col[4] ), 
    .RADDR8(\thirdblock.fruit_1_rom_col[3] ), 
    .RADDR7(\thirdblock.fruit_1_rom_col[2] ), 
    .RADDR6(\thirdblock.fruit_1_rom_col[1] ), 
    .RADDR5(\thirdblock.fruit_1_rom_col[0] ), 
    .RADDR4(\thirdblock.fruit_1_rom_row[4] ), 
    .RADDR3(\thirdblock.fruit_1_rom_row[3] ), 
    .RADDR2(\thirdblock.fruit_1_rom_row[2] ), 
    .RADDR1(\thirdblock.fruit_1_rom_row[1] ), 
    .RADDR0(\thirdblock.fruit_1_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.fruit_1.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.blueberryRGB[4] ));
  thirdblock_active_fruit_orange_active_fruit_rom_col_0__I_0 
    \thirdblock.active_fruit.orange.active_fruit_rom_col_0__I_0 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.active_fruit.orangeRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.orangeRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.orangeRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.orangeRGB[0] ));
  thirdblock_active_fruit_orange_active_fruit_rom_col_0__I_0_4 
    \thirdblock.active_fruit.orange.active_fruit_rom_col_0__I_0_4 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.active_fruit.orangeRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.orangeRGB[4] ));
  thirdblock_active_fruit_grapefruit_active_fruit_rom_col_0__I_0_3 
    \thirdblock.active_fruit.grapefruit.active_fruit_rom_col_0__I_0_3 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.active_fruit.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.grapefruitRGB[0] ));
  thirdblock_active_fruit_grapefruit_active_fruit_rom_col_0__I_0_2 
    \thirdblock.active_fruit.grapefruit.active_fruit_rom_col_0__I_0_2 ( 
    .RADDR9(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_row[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_col[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.active_fruit.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.grapefruitRGB[4] ));
  thirdblock_active_fruit_cherry_active_fruit_rom_row_0__I_0_4 
    \thirdblock.active_fruit.cherry.active_fruit_rom_row_0__I_0_4 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.active_fruit.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.watermelonRGB[4] ));
  thirdblock_active_fruit_cherry_active_fruit_rom_row_0__I_0 
    \thirdblock.active_fruit.cherry.active_fruit_rom_row_0__I_0 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.active_fruit.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.watermelonRGB[0] ));
  thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_2 
    \thirdblock.active_fruit.blueberry.active_fruit_rom_row_0__I_0_2 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA5(\thirdblock.active_fruit.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.active_fruit.blueberryRGB[4] ));
  thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_3 
    \thirdblock.active_fruit.blueberry.active_fruit_rom_row_0__I_0_3 ( 
    .RADDR9(\thirdblock.active_fruit_rom_col[4] ), 
    .RADDR8(\thirdblock.active_fruit_rom_col[3] ), 
    .RADDR7(\thirdblock.active_fruit_rom_col[2] ), 
    .RADDR6(\thirdblock.active_fruit_rom_col[1] ), 
    .RADDR5(\thirdblock.active_fruit_rom_col[0] ), 
    .RADDR4(\thirdblock.active_fruit_rom_row[4] ), 
    .RADDR3(\thirdblock.active_fruit_rom_row[3] ), 
    .RADDR2(\thirdblock.active_fruit_rom_row[2] ), 
    .RADDR1(\thirdblock.active_fruit_rom_row[1] ), 
    .RADDR0(\thirdblock.active_fruit_rom_row[0] ), .RCLKE(\RGB_pad[2].vcc ), 
    .RCLK(clk), .RE(\RGB_pad[2].vcc ), .WCLKE(\RGB_pad[2].vcc ), 
    .RDATA13(\thirdblock.active_fruit.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.active_fruit.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.active_fruit.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.active_fruit.blueberryRGB[0] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[2].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  nesblock_instanceshift_data_c_I_0 \nesblock.instanceshift.data_c_I_0 ( 
    .PADDI(data_c), .INCLK(CTRLclk_c), .DI0(\nesblock.result[0] ));
  nesblock_instanceosc \nesblock.instanceosc ( .CLKHFPU(\RGB_pad[2].vcc ), 
    .CLKHFEN(\RGB_pad[2].vcc ), .CLKHF(\nesblock.clk ));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  data data_I( .PADDI(data_c), .data(data));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  led led_I( .PADDO(led_c), .led(led));
  buttonout_0_ \buttonout[0]_I ( .PADDO(buttonout_c_0), 
    .buttonout0(buttonout[0]));
  buttonout_1_ \buttonout[1]_I ( .PADDO(buttonout_c_1), 
    .buttonout1(buttonout[1]));
  buttonout_2_ \buttonout[2]_I ( .PADDO(buttonout_c_2), 
    .buttonout2(buttonout[2]));
  buttonout_3_ \buttonout[3]_I ( .PADDO(buttonout_c_3), 
    .buttonout3(buttonout[3]));
  buttonout_4_ \buttonout[4]_I ( .PADDO(buttonout_c_4), 
    .buttonout4(buttonout[4]));
  buttonout_5_ \buttonout[5]_I ( .PADDO(buttonout_c_5), 
    .buttonout5(buttonout[5]));
  buttonout_6_ \buttonout[6]_I ( .PADDO(buttonout_c_6), 
    .buttonout6(buttonout[6]));
  buttonout_7_ \buttonout[7]_I ( .PADDO(buttonout_c_7), 
    .buttonout7(buttonout[7]));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  NESclk NESclk_I( .PADDO(NESclk_c), .NESclk(NESclk));
  CTRLclk CTRLclk_I( .PADDO(CTRLclk_c), .CTRLclk(CTRLclk));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
endmodule

module thirdblock_SLICE_0 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/active_fruit_relative_row_1__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_49_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_relative_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_66 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_65 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_relative_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_relative_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_58 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_64 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_63 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_60 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_59 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_72 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_71 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_70 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_69 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_62 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_61 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3355_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3355_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3355_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3355_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_3355_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_3355_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_9__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_7__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_5__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_col_3__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/active_fruit_relative_col_1__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_relative_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_col_8__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_col_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_col_4__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_relative_col_2__I_0_2 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_relative_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_relative_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_row_8__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_row_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_78_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_relative_row_4__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_78_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_relative_row_2__I_0_2 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_78_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_78_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_9__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_7__I_0 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_5__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_57 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_78_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_58 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_78_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/active_fruit_relative_row_3__I_0_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_60 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_49_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/counter_16__I_68 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/counter_16__I_67 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_70 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_71 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_785_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_72 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nesblock_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_74 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_77 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_786_857__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_73 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_786_857__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_786_857__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_79 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_786_857__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_786_857__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_80 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_786_857_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_786_857__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_786_857__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_81 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nesblock/counter_786_857_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_786_857__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module thirdblock_SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock/i1_3_lut_4_lut_adj_115 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40001 \thirdblock/i1_3_lut_4_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_86 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock.SLICE_86_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \thirdblock.SLICE_86_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_1__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_type_0__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_87 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock.SLICE_87_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_type_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_88_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 SLICE_88_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_1__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_0__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_89 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_89_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.SLICE_89_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_0__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_1__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_92 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_92_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.SLICE_92_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_row_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_94 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_94_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.SLICE_94_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_0__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_row_1__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_95 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \thirdblock/i2538_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20008 \thirdblock/counter_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20008 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \thirdblock/i1_3_lut_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40010 \thirdblock/i1_3_lut_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_99 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 \thirdblock/i3396_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \thirdblock/i3404_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/swap_fruit_2__I_28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/swap_fruit_2__I_27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_100 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40013 \thirdblock/mux_377_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock/mux_377_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_105 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_105_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.SLICE_105_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \thirdblock/i1_3_lut_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \thirdblock/i1_3_lut_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_121 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \thirdblock/i1_3_lut_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \thirdblock/i1_3_lut_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_127 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/mux_602_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/mux_602_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_51 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_52 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x058D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0A33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/mux_602_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \thirdblock/mux_602_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x083B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_133 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \thirdblock/mux_590_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \thirdblock/mux_590_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x11D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x1B11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_135 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/mux_590_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/mux_590_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_144 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 SLICE_144_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 SLICE_144_K0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_3__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_2__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_146_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 SLICE_146_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_5__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_4__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 SLICE_148_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 SLICE_148_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/output_7__I_0_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/output_6__I_0_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_152 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40013 \thirdblock/mux_377_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \thirdblock/mux_377_i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_154 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \thirdblock/mux_377_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \thirdblock/mux_377_i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_156 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \thirdblock/mux_377_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \thirdblock/mux_377_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_158 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \thirdblock/mux_377_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \thirdblock/mux_377_i9_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/active_fruit_tl_col_9__I_29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 SLICE_167_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i1753_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_169 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \thirdblock.fruit_3.SLICE_169_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.fruit_3.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_170 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \thirdblock.fruit_3.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.fruit_3.SLICE_170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_172 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \thirdblock.fruit_3.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \thirdblock.fruit_3.SLICE_172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_3/blueberryRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_2_SLICE_175 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 \thirdblock/fruit_2/n6988_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \thirdblock/fruit_2/n6994_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_176 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \thirdblock/fruit_2/n7006_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \thirdblock/fruit_2/n7000_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_178 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \thirdblock/fruit_2/n7018_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \thirdblock/fruit_2/n7012_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \thirdblock/fruit_1/n6952_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \thirdblock/fruit_1/n6958_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \thirdblock/fruit_1/n6970_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40036 \thirdblock/fruit_1/n6964_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_184 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \thirdblock/fruit_1/n6982_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \thirdblock/fruit_1/n6976_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1/fruit_1_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_187 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \thirdblock/active_fruit/n7060_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \thirdblock/active_fruit/n6922_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_0__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_1__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_188 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \thirdblock/active_fruit/n6934_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \thirdblock/active_fruit/n6928_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_3__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_2__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_190 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \thirdblock/active_fruit/n6946_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \thirdblock/active_fruit/n6940_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_5__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/active_fruit/active_fruit_RGB_4__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_193 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 \nesblock.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \nesblock.SLICE_193_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_194 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nesblock.SLICE_194_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \nesblock.SLICE_194_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_196 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nesblock.SLICE_196_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \nesblock.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_198 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40004 \nesblock.SLICE_198_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/instanceshift/result_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40039 \thirdblock/i1_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \secondblock/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \thirdblock.i1719_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \thirdblock/i1_3_lut_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xB030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x1151") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \thirdblock/i2536_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \thirdblock/i1_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40045 \thirdblock/i2544_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \thirdblock/i2_3_lut_adj_83 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_207 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \thirdblock/i1_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \thirdblock/i647_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x33C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40049 \thirdblock/i2630_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \thirdblock/i4645_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_210 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \thirdblock/i1_2_lut_adj_89 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \thirdblock/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xEF2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_211 ( input C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \thirdblock/output_7__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nesblock/output_7__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_212 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 \thirdblock/output_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \nesblock/output_4__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/output_1__I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_215 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \nesblock/output_1__I_0_2 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \nesblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_216 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/output_0__I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \thirdblock/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \nesblock/output_0__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x2666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/fruit_RGB_1__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \thirdblock/n2190_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \thirdblock/fruit_RGB_5__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \thirdblock/n2190_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/fruit_RGB_0__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \thirdblock/n2190_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/fruit_RGB_4__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \thirdblock/n2190_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \thirdblock/n2190_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \thirdblock/i1178_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40066 \thirdblock/i38_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \thirdblock/fruit_RGB_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40035 \thirdblock/fruit_RGB_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40068 \thirdblock/n2190_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \thirdblock/i4888_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x085D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_232 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \secondblock/i1_3_lut_adj_76 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \thirdblock/start_screen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x20C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40073 \thirdblock/start_screen/i1_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \thirdblock/start_screen/i65_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x4402") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40075 \secondblock/i1_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \secondblock/i1_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_236 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40053 output_6__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \nesblock/output_6__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_238 ( input C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 output_5__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nesblock/output_5__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_240 ( input C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 output_3__I_0( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \nesblock/output_3__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_242 ( input D1, C1, B1, C0, output F0, F1 );
  wire   GNDI;

  lut40077 \nesblock/output_2__I_0_2 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 output_2__I_0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_244 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_1_relative_col_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \thirdblock/i3_4_lut_adj_143 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_247 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \thirdblock/i5_3_lut_adj_98 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i4_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \thirdblock/i3368_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \thirdblock/mux_191_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_250 ( input D0, C0, B0, A0, output F0 );

  lut40084 \thirdblock/RGB_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_251 ( input DI1, D1, C1, B1, A1, D0, C0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40085 \thirdblock/mux_576_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \thirdblock/game_state_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x2262") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \thirdblock/i3370_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \thirdblock/mux_191_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_254 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40089 \thirdblock/i1_2_lut_3_lut_4_lut_adj_128 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40007 \thirdblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_256 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \thirdblock/i3364_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \thirdblock/mux_191_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_258 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \thirdblock/i3366_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \thirdblock/mux_191_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_260 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \thirdblock/i2_3_lut_adj_81 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \thirdblock/i1_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_261 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \thirdblock/i2323_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \thirdblock.i4650_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_262 ( input D0, C0, B0, A0, output F0 );

  lut40094 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_263 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40095 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/i3_4_lut_adj_145 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \thirdblock/i1_2_lut_3_lut_adj_156 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40098 \thirdblock.i1_2_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \thirdblock/i4_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i5_3_lut_adj_85 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i4_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_269 ( input D0, C0, B0, A0, output F0 );

  lut40101 \thirdblock.i2526_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_270 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \thirdblock/i3360_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \thirdblock/mux_191_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_272 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \thirdblock/i3362_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \thirdblock/mux_191_i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_274 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \thirdblock/i3358_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \thirdblock/mux_191_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_276 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40105 \thirdblock/RGB_c_3_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40106 \thirdblock/i4639_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \thirdblock/i4654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_280 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_col_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_282 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_row_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \thirdblock/i3_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i4325_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \thirdblock/i42_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_286 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40110 \thirdblock/i4891_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \thirdblock/i1_2_lut_adj_87 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \thirdblock/i1_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \thirdblock/i1_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x4055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_288 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40114 \thirdblock/i1_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \thirdblock/i500_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20008 \thirdblock/active_fruit_type_2__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x60C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_289 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40116 \thirdblock/active_fruit/n2203_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \thirdblock/active_fruit/i1659_4_lut_3_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_290 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40117 \thirdblock/i1_2_lut_adj_91 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_291 ( input D0, C0, B0, A0, output F0 );

  lut40118 \thirdblock/fruit_RGB_1__I_0_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_292 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_col_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \thirdblock/i3_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_294 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_row_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i3_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40119 \thirdblock.i1_2_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \thirdblock/i4_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40120 \thirdblock/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \thirdblock.i1_2_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_298 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40122 \thirdblock/i5_3_lut_adj_95 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40123 \thirdblock/mux_382_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \thirdblock/i1_2_lut_3_lut_adj_151 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_300 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40125 \thirdblock/i2653_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \thirdblock/i2_3_lut_adj_97 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_301 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/i2667_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \thirdblock/i5_3_lut_adj_103 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_302 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \thirdblock/i4287_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \thirdblock/i1_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_304 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \thirdblock/i4318_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \thirdblock/i2_3_lut_adj_121 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_305 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/i1_2_lut_adj_154 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \thirdblock.i3599_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \thirdblock/i4_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \thirdblock/i3_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_307 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 \thirdblock/i5_3_lut_adj_125 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \thirdblock/i2_3_lut_adj_123 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40138 \thirdblock/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \thirdblock/i4649_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_310 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \thirdblock/i1_2_lut_3_lut_adj_130 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/i1_2_lut_adj_104 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_311 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \thirdblock/i4316_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \thirdblock/i4674_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_312 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \thirdblock/i4869_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \thirdblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x555F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_314 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/row_1__I_0_2 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \thirdblock/i3_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_316 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \thirdblock/i3376_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \thirdblock/mux_191_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_318 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_3_relative_col_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \thirdblock/i3_4_lut_adj_155 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_320 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \thirdblock/i3372_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \thirdblock/mux_191_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_322 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \thirdblock/i3374_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \thirdblock/mux_191_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_324 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40147 \thirdblock/i6_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 \thirdblock/i1_2_lut_adj_120 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_327 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \thirdblock/i1_2_lut_3_lut_adj_152 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \thirdblock/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \thirdblock/i1_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \thirdblock/i1_2_lut_3_lut_adj_127 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xDD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_330 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \thirdblock/i1722_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \thirdblock/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x4666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_332 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_1_relative_row_1__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \thirdblock/i3_4_lut_adj_144 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_335 ( input D0, C0, B0, A0, output F0 );

  lut40154 \thirdblock/i1737_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_336 ( input DI1, C1, D0, C0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40038 \thirdblock.SLICE_336_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \thirdblock/i517_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_2__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_337 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40156 \thirdblock/fruit_1/i4676_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \thirdblock/fruit_1/n2216_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_338 ( input DI1, C1, D0, C0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40038 \thirdblock.SLICE_338_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \thirdblock/i534_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_type_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_fruit_2_SLICE_339 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2/i1661_4_lut_3_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \thirdblock/fruit_2/n2229_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_start_screen_SLICE_340 ( input D1, C1, B1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40157 \secondblock/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \thirdblock/start_screen/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_342 ( input DI1, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40159 \thirdblock.start_screen.SLICE_342_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40148 \thirdblock/start_screen/i4307_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_3__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40160 \thirdblock/start_screen/i4886_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40161 \thirdblock/start_screen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_344 ( input D0, C0, B0, A0, output F0 );

  lut40162 \thirdblock/fruit_2/n2229_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_346 ( input D0, C0, B0, A0, output F0 );

  lut40062 \thirdblock/fruit_1/n2216_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_active_fruit_SLICE_348 ( input D0, C0, B0, A0, output F0 );

  lut40162 \thirdblock/active_fruit/n2203_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_350 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \secondblock/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \secondblock/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \nesblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \secondblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40167 \secondblock/i4327_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \secondblock/i4320_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_354 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \secondblock/col_5__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \secondblock/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_356 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40171 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \secondblock/i1_2_lut_adj_74 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_358 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \secondblock/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \secondblock/i1_2_lut_adj_75 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_360 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 \nesblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \nesblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_362 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40174 \nesblock.i1250_1_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \nesblock/i21_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x30CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_364 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40176 \nesblock/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40177 \nesblock/NEScount_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \nesblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_369 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40179 \thirdblock/i3411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40180 \thirdblock/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/swap_fruit_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_376 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40181 \thirdblock/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_378 ( input D0, C0, B0, A0, output F0 );

  lut40182 \thirdblock/fruit_RGB_4__I_0_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_379 ( input D0, C0, B0, A0, output F0 );

  lut40183 \thirdblock/RGB_c_2_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_380 ( input D0, C0, B0, A0, output F0 );

  lut40184 \thirdblock.fruit_RGB_5__I_0_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40185 \thirdblock/active_fruit/n2203_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40062 \thirdblock/active_fruit/n2203_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_active_fruit_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40185 \thirdblock/active_fruit/n2203_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \thirdblock/active_fruit/n2203_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40186 \thirdblock/fruit_1/n2216_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40187 \thirdblock/fruit_1/n2216_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40185 \thirdblock/fruit_1/n2216_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40188 \thirdblock/fruit_1/n2216_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_2_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40186 \thirdblock/fruit_2/n2229_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40162 \thirdblock/fruit_2/n2229_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_2_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40185 \thirdblock/fruit_2/n2229_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40188 \thirdblock/fruit_2/n2229_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_394 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_216_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/mux_382_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \thirdblock/mux_382_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \thirdblock/mux_382_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40193 \thirdblock/mux_382_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \thirdblock/mux_382_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xDD8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_399 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \thirdblock/mux_382_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_400 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40196 \thirdblock/mux_590_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \thirdblock/mux_382_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_53 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x11B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_401 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_401_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \thirdblock/mux_382_i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xACAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_402 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40199 \thirdblock/fruit_1_relative_col_1__I_0 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \thirdblock/fruit_1_relative_col_4__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_404 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40199 \thirdblock/fruit_1_relative_col_2__I_0 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \thirdblock/fruit_1_relative_col_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_406 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40156 \thirdblock/fruit_1_relative_row_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \thirdblock/fruit_1_relative_row_2__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_408 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40200 \thirdblock/fruit_1_relative_row_5__I_0 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \thirdblock/fruit_1_relative_row_4__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_410 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_3_relative_row_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_3_relative_row_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_412 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_3_relative_row_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_3_relative_row_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_414 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_3_relative_col_2__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \thirdblock/col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_416 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_3_relative_col_4__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_3_relative_col_3__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_418 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_col_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_2_relative_col_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_420 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_col_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_2_relative_col_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_422 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_row_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_2_relative_row_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_424 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/fruit_2_relative_row_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/fruit_2_relative_row_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_426 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_col_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/active_fruit_relative_col_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_428 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_col_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/active_fruit_relative_col_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_430 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_row_3__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/active_fruit_relative_row_2__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_432 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \thirdblock/active_fruit_relative_row_5__I_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \thirdblock/active_fruit_relative_row_4__I_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_434 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i3167_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_213_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_435 ( input C0, output F0 );
  wire   GNDI;

  lut40078 \thirdblock/sub_213_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_436 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i3168_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_213_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_437 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40201 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \thirdblock/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20008 \thirdblock/active_fruit_type_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x9C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_438 ( input C0, output F0 );
  wire   GNDI;

  lut40078 \thirdblock/sub_215_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_439 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_217_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_215_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_440 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40009 \thirdblock/i1_3_lut_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_215_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_441 ( input DI1, C1, C0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \thirdblock.SLICE_441_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \thirdblock/sub_215_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_6__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_444 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_217_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_217_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_445 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_217_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_446 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_217_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_447 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_215_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_217_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_450 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40017 \thirdblock/mux_602_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_217_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_451 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_451_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_217_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_452 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40017 \thirdblock/mux_602_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_217_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_454 ( input DI1, C1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \thirdblock.SLICE_454_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_217_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_455 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_218_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_218_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_458 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_214_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_214_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_460 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_216_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_218_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_461 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/i2326_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_462 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/i3163_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_463 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i2321_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_214_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_465 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_216_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \thirdblock/i2324_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_468 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut4 \thirdblock/i1_3_lut_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_215_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_469 ( input DI1, D1, C0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_469_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \thirdblock/sub_215_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_row_8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_470 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_214_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_214_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_471 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_216_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_472 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_214_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_473 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_216_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_218_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_477 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/i2325_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_479 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/i3166_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_480 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_214_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_481 ( input D1, C1, B1, A1, C0, output F0, F1 );
  wire   GNDI;

  lut40203 \thirdblock/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \thirdblock/sub_214_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_485 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40204 \thirdblock/mux_590_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_218_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x404F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_486 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/i2322_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_487 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40015 \thirdblock/i1_3_lut_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \thirdblock/sub_216_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_488 ( input DI1, C1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \thirdblock.SLICE_488_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_216_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_489 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40015 \thirdblock/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \thirdblock/sub_216_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_490 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \thirdblock.SLICE_490_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_216_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/active_fruit_tl_col_8__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_491 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_213_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_493 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i3165_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_213_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_495 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40205 \thirdblock/i41_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_498 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40206 \thirdblock/i1_3_lut_4_lut_adj_150 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \thirdblock/i1_2_lut_3_lut_adj_131 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20008 \thirdblock/active_fruit_type_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x1200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_499 ( input DI1, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40208 \thirdblock/i1_2_lut_3_lut_adj_149 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \thirdblock/i1_2_lut_3_lut_adj_132 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_500 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40210 \thirdblock/i1_2_lut_3_lut_adj_148 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \thirdblock/i1_2_lut_3_lut_adj_133 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_8__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_501 ( input DI1, D1, C1, B1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40157 \thirdblock/i1_2_lut_3_lut_adj_147 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \thirdblock/i1_2_lut_3_lut_adj_134 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_502 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_146 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \thirdblock/i1_2_lut_3_lut_adj_135 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_6__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_503 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40210 \thirdblock/i1_2_lut_3_lut_adj_162 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \thirdblock/i1_2_lut_3_lut_adj_136 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_504 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_161 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \thirdblock/i1_2_lut_3_lut_adj_137 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_505 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_160 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \thirdblock/i1_2_lut_3_lut_adj_138 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_506 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_159 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \thirdblock/i1_2_lut_3_lut_adj_139 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_507 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_158 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \thirdblock/i1_2_lut_3_lut_adj_140 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_1__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_508 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \thirdblock/i1_3_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \thirdblock/i1_2_lut_3_lut_adj_141 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_509 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40212 \thirdblock/i1_2_lut_3_lut_adj_157 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \thirdblock/i1_2_lut_3_lut_adj_142 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20008 \thirdblock/active_fruit_tl_row_0__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_510 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_215_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_511 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/sub_215_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \thirdblock/sub_215_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_517 ( input B0, output F0 );
  wire   GNDI;

  lut40217 \thirdblock/sub_213_inv_0_i4_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_519 ( input DI1, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40218 \thirdblock/mux_576_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \thirdblock/i2_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_521 ( input D0, output F0 );
  wire   GNDI;

  lut40056 \thirdblock/sub_213_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_527 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40219 \nesblock/NESclk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_2__SLICE_528 ( output F0 );
  wire   GNDI;

  lut40220 \RGB_pad[2].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_blueberry_fruit_3_rom_row_0__I_0 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/blueberry/fruit_3_rom_row_0__I_0 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_3_blueberry_fruit_3_rom_row_0__I_0_2 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0221 \thirdblock/fruit_3/blueberry/fruit_3_rom_row_0__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0221 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_2_orange_fruit_2_rom_col_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0222 \thirdblock/fruit_2/orange/fruit_2_rom_col_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0222 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_2_orange_fruit_2_rom_col_0__I_0_4 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0223 \thirdblock/fruit_2/orange/fruit_2_rom_col_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0223 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_grapefruit_fruit_2_rom_col_0__I_0_3 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0224 \thirdblock/fruit_2/grapefruit/fruit_2_rom_col_0__I_0_3 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0224 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_2_grapefruit_fruit_2_rom_col_0__I_0_2 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0225 \thirdblock/fruit_2/grapefruit/fruit_2_rom_col_0__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0225 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_cherry_fruit_2_rom_row_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0226 \thirdblock/fruit_2/cherry/fruit_2_rom_row_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0226 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_2_cherry_fruit_2_rom_row_0__I_0_4 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0227 \thirdblock/fruit_2/cherry/fruit_2_rom_row_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0227 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_2_blueberry_fruit_2_rom_row_0__I_0_3 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0228 \thirdblock/fruit_2/blueberry/fruit_2_rom_row_0__I_0_3 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0228 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_fruit_2_rom_row_0__I_0_2 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0229 \thirdblock/fruit_2/blueberry/fruit_2_rom_row_0__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0229 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_orange_fruit_1_rom_col_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0230 \thirdblock/fruit_1/orange/fruit_1_rom_col_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0230 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_1_orange_fruit_1_rom_col_0__I_0_4 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0231 \thirdblock/fruit_1/orange/fruit_1_rom_col_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0231 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_1_grapefruit_fruit_1_rom_col_0__I_0_3 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0232 \thirdblock/fruit_1/grapefruit/fruit_1_rom_col_0__I_0_3 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0232 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_1_grapefruit_fruit_1_rom_col_0__I_0_2 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0233 \thirdblock/fruit_1/grapefruit/fruit_1_rom_col_0__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0233 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_1_cherry_fruit_1_rom_row_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0234 \thirdblock/fruit_1/cherry/fruit_1_rom_row_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0234 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_1_cherry_fruit_1_rom_row_0__I_0_4 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0235 \thirdblock/fruit_1/cherry/fruit_1_rom_row_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0235 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_1_blueberry_fruit_1_rom_row_0__I_0_3 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0236 \thirdblock/fruit_1/blueberry/fruit_1_rom_row_0__I_0_3 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0236 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_1_blueberry_fruit_1_rom_row_0__I_0_2 ( input RADDR9, 
    RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0237 \thirdblock/fruit_1/blueberry/fruit_1_rom_row_0__I_0_2 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0237 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_active_fruit_orange_active_fruit_rom_col_0__I_0 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0238 \thirdblock/active_fruit/orange/active_fruit_rom_col_0__I_0 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0238 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_active_fruit_orange_active_fruit_rom_col_0__I_0_4 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0239 \thirdblock/active_fruit/orange/active_fruit_rom_col_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0239 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_active_fruit_grapefruit_active_fruit_rom_col_0__I_0_3 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B0240 \thirdblock/active_fruit/grapefruit/active_fruit_rom_col_0__I_0_3 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0240 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_active_fruit_grapefruit_active_fruit_rom_col_0__I_0_2 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0241 \thirdblock/active_fruit/grapefruit/active_fruit_rom_col_0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0241 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_active_fruit_cherry_active_fruit_rom_row_0__I_0_4 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0242 \thirdblock/active_fruit/cherry/active_fruit_rom_row_0__I_0_4 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0242 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_active_fruit_cherry_active_fruit_rom_row_0__I_0 ( input 
    RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0243 \thirdblock/active_fruit/cherry/active_fruit_rom_row_0__I_0 ( 
    .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0243 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_2 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0244 \thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0_2 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0244 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_active_fruit_blueberry_active_fruit_rom_row_0__I_0_3 ( 
    input RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, 
    RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, 
    RDATA1 );
  wire   GNDI;

  EBR_B0245 \thirdblock/active_fruit/blueberry/active_fruit_rom_row_0__I_0_3 
    ( .RADDR10(GNDI), .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), 
    .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), 
    .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), 
    .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), 
    .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0245 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nesblock_instanceshift_data_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \nesblock/instanceshift/data_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), 
    .DO0(GNDI), .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(GNDI), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nesblock_instanceosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nesblock/instanceosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   VCCI;

  BB_B_B \led_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_0_ ( input PADDO, output buttonout0 );
  wire   VCCI;

  BB_B_B \buttonout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_1_ ( input PADDO, output buttonout1 );
  wire   VCCI;

  BB_B_B \buttonout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_2_ ( input PADDO, output buttonout2 );
  wire   VCCI;

  BB_B_B \buttonout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_3_ ( input PADDO, output buttonout3 );
  wire   VCCI;

  BB_B_B \buttonout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_4_ ( input PADDO, output buttonout4 );
  wire   VCCI;

  BB_B_B \buttonout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_5_ ( input PADDO, output buttonout5 );
  wire   VCCI;

  BB_B_B \buttonout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_6_ ( input PADDO, output buttonout6 );
  wire   VCCI;

  BB_B_B \buttonout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_7_ ( input PADDO, output buttonout7 );
  wire   VCCI;

  BB_B_B \buttonout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module NESclk ( input PADDO, output NESclk );
  wire   VCCI;

  BB_B_B \NESclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(NESclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => NESclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module CTRLclk ( input PADDO, output CTRLclk );
  wire   VCCI;

  BB_B_B \CTRLclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(CTRLclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => CTRLclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule
