<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › hwmon › hwmon-vid.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>hwmon-vid.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * hwmon-vid.c - VID/VRM/VRD voltage conversions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Rudolf Marek &lt;r.marek@assembler.cz&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Partly imported from i2c-vid.h of the lm_sensors project</span>
<span class="cm"> * Copyright (c) 2002 Mark D. Studebaker &lt;mdsxyz123@yahoo.com&gt;</span>
<span class="cm"> * With assistance from Trent Piepho &lt;xyzzy@speakeasy.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) KBUILD_MODNAME &quot;: &quot; fmt</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/hwmon-vid.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Common code for decoding VID pins.</span>
<span class="cm"> *</span>
<span class="cm"> * References:</span>
<span class="cm"> *</span>
<span class="cm"> * For VRM 8.4 to 9.1, &quot;VRM x.y DC-DC Converter Design Guidelines&quot;,</span>
<span class="cm"> * available at http://developer.intel.com/.</span>
<span class="cm"> *</span>
<span class="cm"> * For VRD 10.0 and up, &quot;VRD x.y Design Guide&quot;,</span>
<span class="cm"> * available at http://developer.intel.com/.</span>
<span class="cm"> *</span>
<span class="cm"> * AMD Athlon 64 and AMD Opteron Processors, AMD Publication 26094,</span>
<span class="cm"> * http://support.amd.com/us/Processor_TechDocs/26094.PDF</span>
<span class="cm"> * Table 74. VID Code Voltages</span>
<span class="cm"> * This corresponds to an arbitrary VRM code of 24 in the functions below.</span>
<span class="cm"> * These CPU models (K8 revision &lt;= E) have 5 VID pins. See also:</span>
<span class="cm"> * Revision Guide for AMD Athlon 64 and AMD Opteron Processors, AMD Publication 25759,</span>
<span class="cm"> * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/25759.pdf</span>
<span class="cm"> *</span>
<span class="cm"> * AMD NPT Family 0Fh Processors, AMD Publication 32559,</span>
<span class="cm"> * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/32559.pdf</span>
<span class="cm"> * Table 71. VID Code Voltages</span>
<span class="cm"> * This corresponds to an arbitrary VRM code of 25 in the functions below.</span>
<span class="cm"> * These CPU models (K8 revision &gt;= F) have 6 VID pins. See also:</span>
<span class="cm"> * Revision Guide for AMD NPT Family 0Fh Processors, AMD Publication 33610,</span>
<span class="cm"> * http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf</span>
<span class="cm"> *</span>
<span class="cm"> * The 17 specification is in fact Intel Mobile Voltage Positioning -</span>
<span class="cm"> * (IMVP-II). You can find more information in the datasheet of Max1718</span>
<span class="cm"> * http://www.maxim-ic.com/quick_view2.cfm/qv_pk/2452</span>
<span class="cm"> *</span>
<span class="cm"> * The 13 specification corresponds to the Intel Pentium M series. There</span>
<span class="cm"> * doesn&#39;t seem to be any named specification for these. The conversion</span>
<span class="cm"> * tables are detailed directly in the various Pentium M datasheets:</span>
<span class="cm"> * http://www.intel.com/design/intarch/pentiumm/docs_pentiumm.htm</span>
<span class="cm"> *</span>
<span class="cm"> * The 14 specification corresponds to Intel Core series. There</span>
<span class="cm"> * doesn&#39;t seem to be any named specification for these. The conversion</span>
<span class="cm"> * tables are detailed directly in the various Pentium Core datasheets:</span>
<span class="cm"> * http://www.intel.com/design/mobile/datashts/309221.htm</span>
<span class="cm"> *</span>
<span class="cm"> * The 110 (VRM 11) specification corresponds to Intel Conroe based series.</span>
<span class="cm"> * http://www.intel.com/design/processor/applnots/313214.htm</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * vrm is the VRM/VRD document version multiplied by 10.</span>
<span class="cm"> * val is the 4-bit or more VID code.</span>
<span class="cm"> * Returned value is in mV to avoid floating point in the kernel.</span>
<span class="cm"> * Some VID have some bits in uV scale, this is rounded to mV.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">vid_from_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">vrm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">vid</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">vrm</span><span class="p">)</span> <span class="p">{</span>

	<span class="k">case</span> <span class="mi">100</span>:		<span class="cm">/* VRD 10.0 */</span>
		<span class="cm">/* compute in uV, round to mV */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x1f</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mh">0x09</span> <span class="o">||</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0x0a</span><span class="p">)</span>
			<span class="n">vid</span> <span class="o">=</span> <span class="mi">1087500</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">*</span> <span class="mi">25000</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">vid</span> <span class="o">=</span> <span class="mi">1862500</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">*</span> <span class="mi">25000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
			<span class="n">vid</span> <span class="o">-=</span> <span class="mi">12500</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">vid</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">110</span>:		<span class="cm">/* Intel Conroe */</span>
				<span class="cm">/* compute in uV, round to mV */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="mh">0x02</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&gt;</span> <span class="mh">0xb2</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="mi">1600000</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">6250</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">24</span>:		<span class="cm">/* Athlon64 &amp; Opteron */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0x1f</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
				<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">25</span>:		<span class="cm">/* AMD NPT 0Fh */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1550</span> <span class="o">-</span> <span class="mi">25</span> <span class="o">*</span> <span class="n">val</span>
			<span class="o">:</span> <span class="mi">775</span> <span class="o">-</span> <span class="p">(</span><span class="mi">25</span> <span class="o">*</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="mi">31</span><span class="p">))</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">91</span>:		<span class="cm">/* VRM 9.1 */</span>
	<span class="k">case</span> <span class="mi">90</span>:		<span class="cm">/* VRM 9.0 */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0x1f</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span>
				     <span class="mi">1850</span> <span class="o">-</span> <span class="n">val</span> <span class="o">*</span> <span class="mi">25</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">85</span>:		<span class="cm">/* VRM 8.5 */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x10</span>  <span class="o">?</span> <span class="mi">25</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span>
		       <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mh">0x04</span> <span class="o">?</span> <span class="mi">2050</span> <span class="o">:</span> <span class="mi">1250</span><span class="p">)</span> <span class="o">-</span>
		       <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">*</span> <span class="mi">50</span><span class="p">);</span>

	<span class="k">case</span> <span class="mi">84</span>:		<span class="cm">/* VRM 8.4 */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
				<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">82</span>:		<span class="cm">/* VRM 8.2 */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0x1f</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span>
		       <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x10</span>  <span class="o">?</span> <span class="mi">5100</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="o">*</span> <span class="mi">100</span> <span class="o">:</span>
				     <span class="mi">2050</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="o">*</span> <span class="mi">50</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">17</span>:		<span class="cm">/* Intel IMVP-II */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x10</span> <span class="o">?</span> <span class="mi">975</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">*</span> <span class="mi">25</span> <span class="o">:</span>
				    <span class="mi">1750</span> <span class="o">-</span> <span class="n">val</span> <span class="o">*</span> <span class="mi">50</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">13</span>:
	<span class="k">case</span> <span class="mi">131</span>:
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="cm">/* Exception for Eden ULV 500 MHz */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vrm</span> <span class="o">==</span> <span class="mi">131</span> <span class="o">&amp;&amp;</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0x3f</span><span class="p">)</span>
			<span class="n">val</span><span class="o">++</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1708</span> <span class="o">-</span> <span class="n">val</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">14</span>:		<span class="cm">/* Intel Core */</span>
				<span class="cm">/* compute in uV, round to mV */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x7f</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">val</span> <span class="o">&gt;</span> <span class="mh">0x77</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="p">(</span><span class="mi">1500000</span> <span class="o">-</span> <span class="p">(</span><span class="n">val</span> <span class="o">*</span> <span class="mi">12500</span><span class="p">)</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="nl">default:</span>		<span class="cm">/* report 0 for unknown */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vrm</span><span class="p">)</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Requested unsupported VRM version (%u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">vrm</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vid_from_reg</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * After this point is the code to automatically determine which</span>
<span class="cm"> * VRM/VRD specification should be used depending on the CPU.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">vrm_model</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">vendor</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">family</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">model_from</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">model_to</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stepping_to</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vrm_type</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define ANY 0xFF</span>

<span class="cp">#ifdef CONFIG_X86</span>

<span class="cm">/*</span>
<span class="cm"> * The stepping_to parameter is highest acceptable stepping for current line.</span>
<span class="cm"> * The model match must be exact for 4-bit values. For model values 0x10</span>
<span class="cm"> * and above (extended model), all models below the parameter will match.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">vrm_model</span> <span class="n">vrm_models</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">X86_VENDOR_AMD</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">90</span><span class="p">},</span>	<span class="cm">/* Athlon Duron etc */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_AMD</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x3F</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">24</span><span class="p">},</span>	<span class="cm">/* Athlon 64, Opteron */</span>
	<span class="cm">/*</span>
<span class="cm">	 * In theory, all NPT family 0Fh processors have 6 VID pins and should</span>
<span class="cm">	 * thus use vrm 25, however in practice not all mainboards route the</span>
<span class="cm">	 * 6th VID pin because it is never needed. So we use the 5 VID pin</span>
<span class="cm">	 * variant (vrm 24) for the models which exist today.</span>
<span class="cm">	 */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_AMD</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x7F</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">24</span><span class="p">},</span>	<span class="cm">/* NPT family 0Fh */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_AMD</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">25</span><span class="p">},</span>	<span class="cm">/* future fam. 0Fh */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_AMD</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">25</span><span class="p">},</span>	<span class="cm">/* NPT family 10h */</span>

	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">82</span><span class="p">},</span>	<span class="cm">/* Pentium Pro,</span>
<span class="cm">							 * Pentium II, Xeon,</span>
<span class="cm">							 * Mobile Pentium,</span>
<span class="cm">							 * Celeron */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">84</span><span class="p">},</span>	<span class="cm">/* Pentium III, Xeon */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">82</span><span class="p">},</span>	<span class="cm">/* Pentium III, Xeon */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">13</span><span class="p">},</span>	<span class="cm">/* Pentium M (130 nm) */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">82</span><span class="p">},</span>	<span class="cm">/* Pentium III Xeon */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xB</span><span class="p">,</span> <span class="mh">0xB</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">85</span><span class="p">},</span>	<span class="cm">/* Tualatin */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">13</span><span class="p">},</span>	<span class="cm">/* Pentium M (90 nm) */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xE</span><span class="p">,</span> <span class="mh">0xE</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">14</span><span class="p">},</span>	<span class="cm">/* Intel Core (65 nm) */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">110</span><span class="p">},</span>	<span class="cm">/* Intel Conroe and</span>
<span class="cm">							 * later */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">90</span><span class="p">},</span>	<span class="cm">/* P4 */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">90</span><span class="p">},</span>	<span class="cm">/* P4 Willamette */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">90</span><span class="p">},</span>	<span class="cm">/* P4 Northwood */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="mh">0xF</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">100</span><span class="p">},</span>	<span class="cm">/* Prescott and above</span>
<span class="cm">							 * assume VRD 10 */</span>

	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">85</span><span class="p">},</span>	<span class="cm">/* Eden ESP/Ezra */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mi">85</span><span class="p">},</span>	<span class="cm">/* Ezra T */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mi">85</span><span class="p">},</span>	<span class="cm">/* Nehemiah */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="mh">0x9</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">17</span><span class="p">},</span>	<span class="cm">/* C3-M, Eden-N */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>	<span class="cm">/* No information */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="mh">0xA</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">13</span><span class="p">},</span>	<span class="cm">/* C7-M, C7,</span>
<span class="cm">							 * Eden (Esther) */</span>
	<span class="p">{</span><span class="n">X86_VENDOR_CENTAUR</span><span class="p">,</span> <span class="mh">0x6</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">,</span> <span class="n">ANY</span><span class="p">,</span> <span class="mi">134</span><span class="p">},</span>	<span class="cm">/* C7-D, C7-M, C7,</span>
<span class="cm">							 * Eden (Esther) */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Special case for VIA model D: there are two different possible</span>
<span class="cm"> * VID tables, so we have to figure out first, which one must be</span>
<span class="cm"> * used. This resolves temporary drm value 134 to 14 (Intel Core</span>
<span class="cm"> * 7-bit VID), 13 (Pentium M 6-bit VID) or 131 (Pentium M 6-bit VID</span>
<span class="cm"> * + quirk for Eden ULV 500 MHz).</span>
<span class="cm"> * Note: something similar might be needed for model A, I&#39;m not sure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">get_via_model_d_vrm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vid</span><span class="p">,</span> <span class="n">brand</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">brands</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="s">&quot;C7-M&quot;</span><span class="p">,</span> <span class="s">&quot;C7&quot;</span><span class="p">,</span> <span class="s">&quot;Eden&quot;</span><span class="p">,</span> <span class="s">&quot;C7-D&quot;</span>
	<span class="p">};</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="mh">0x198</span><span class="p">,</span> <span class="n">dummy</span><span class="p">,</span> <span class="n">vid</span><span class="p">);</span>
	<span class="n">vid</span> <span class="o">&amp;=</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="mh">0x1154</span><span class="p">,</span> <span class="n">brand</span><span class="p">,</span> <span class="n">dummy</span><span class="p">);</span>
	<span class="n">brand</span> <span class="o">=</span> <span class="p">((</span><span class="n">brand</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">^</span> <span class="p">(</span><span class="n">brand</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vid</span> <span class="o">&gt;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Using %d-bit VID table for VIA %s CPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="mi">7</span><span class="p">,</span> <span class="n">brands</span><span class="p">[</span><span class="n">brand</span><span class="p">]);</span>
		<span class="k">return</span> <span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Using %d-bit VID table for VIA %s CPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="mi">6</span><span class="p">,</span> <span class="n">brands</span><span class="p">[</span><span class="n">brand</span><span class="p">]);</span>
		<span class="cm">/* Enable quirk for Eden */</span>
		<span class="k">return</span> <span class="n">brand</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">?</span> <span class="mi">131</span> <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">find_vrm</span><span class="p">(</span><span class="n">u8</span> <span class="n">family</span><span class="p">,</span> <span class="n">u8</span> <span class="n">model</span><span class="p">,</span> <span class="n">u8</span> <span class="n">stepping</span><span class="p">,</span> <span class="n">u8</span> <span class="n">vendor</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vrm_models</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">vendor</span> <span class="o">&amp;&amp;</span>
		    <span class="n">family</span> <span class="o">==</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">family</span> <span class="o">&amp;&amp;</span>
		    <span class="n">model</span> <span class="o">&gt;=</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">model_from</span> <span class="o">&amp;&amp;</span>
		    <span class="n">model</span> <span class="o">&lt;=</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">model_to</span> <span class="o">&amp;&amp;</span>
		    <span class="n">stepping</span> <span class="o">&lt;=</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stepping_to</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">vrm_models</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">vrm_type</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">vid_which_vrm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_data</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">vrm_ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">)</span>		<span class="cm">/* Any CPU with family lower than 6 */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* doesn&#39;t have VID */</span>

	<span class="n">vrm_ret</span> <span class="o">=</span> <span class="n">find_vrm</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_vendor</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vrm_ret</span> <span class="o">==</span> <span class="mi">134</span><span class="p">)</span>
		<span class="n">vrm_ret</span> <span class="o">=</span> <span class="n">get_via_model_d_vrm</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vrm_ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Unknown VRM version of your x86 CPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">vrm_ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* and now for something completely different for the non-x86 world */</span>
<span class="cp">#else</span>
<span class="n">u8</span> <span class="nf">vid_which_vrm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Unknown VRM version of your CPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vid_which_vrm</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Rudolf Marek &lt;r.marek@assembler.cz&gt;&quot;</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;hwmon-vid driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
