Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 14 13:51:37 2019
| Host         : Ishwar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              22 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                           |                        |                1 |              4 |
|  clk_IBUF_BUFG | uart/tx_count[3]_i_1_n_0  | uart/tx_count_reg[3]_0 |                1 |              8 |
|  clk_IBUF_BUFG | flasher/uart_tx_ena_sig   | uart/tx_count_reg[3]_0 |                2 |             16 |
|  clk_IBUF_BUFG | uart/tx_buffer[9]_i_1_n_0 |                        |                3 |             20 |
|  clk_IBUF_BUFG |                           | uart/tx_count_reg[3]_0 |                4 |             22 |
+----------------+---------------------------+------------------------+------------------+----------------+


