# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
# Date created = 14:23:15  October 26, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Calculator_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


<<<<<<< HEAD
set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY ULA
=======
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY adder7b
>>>>>>> origin/master
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:23:15  OCTOBER 26, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
<<<<<<< HEAD
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "D:/gitHub/Circuitos/Projeto2/simulation/qsim/" -section_id eda_simulation
=======
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/simulation/qsim/" -section_id eda_simulation
>>>>>>> origin/master
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name VHDL_FILE FFT.vhd
set_global_assignment -name VHDL_FILE andFunction.vhd
set_global_assignment -name VHDL_FILE FFD.vhd
set_global_assignment -name VHDL_FILE register7b.vhd
set_global_assignment -name VHDL_FILE dataFlux.vhd
set_global_assignment -name VHDL_FILE halfAdder.vhd
set_global_assignment -name VHDL_FILE fullAdder.vhd
set_global_assignment -name VHDL_FILE adder7b.vhd
set_global_assignment -name VHDL_FILE orFunction.vhd
set_global_assignment -name VHDL_FILE halfSubtractor.vhd
set_global_assignment -name VHDL_FILE fullSubtractor.vhd
set_global_assignment -name VHDL_FILE subtractor7b.vhd
<<<<<<< HEAD
set_global_assignment -name VHDL_FILE ULA.vhd
set_global_assignment -name VHDL_FILE register8b.vhd
set_global_assignment -name VHDL_FILE mux4to1.vhd
set_global_assignment -name VHDL_FILE demux1to4.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE adder7bSimulation.vwf
set_global_assignment -name VHDL_FILE UFA.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE UFASimulation.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE ULASimulation.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE teste1.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
=======
set_global_assignment -name VECTOR_WAVEFORM_FILE subtractor7bSimulation.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/dataFluxSimulation.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_Y23 -to A[0]
set_location_assignment PIN_Y24 -to A[1]
set_location_assignment PIN_AA22 -to A[2]
set_location_assignment PIN_AA23 -to A[3]
set_location_assignment PIN_AA24 -to A[4]
set_location_assignment PIN_AB23 -to A[5]
set_location_assignment PIN_AB24 -to A[6]
set_location_assignment PIN_AC24 -to B[0]
set_location_assignment PIN_AB25 -to B[1]
set_location_assignment PIN_AC25 -to B[2]
set_location_assignment PIN_AB26 -to B[3]
set_location_assignment PIN_AD26 -to B[4]
set_location_assignment PIN_AC26 -to B[5]
set_location_assignment PIN_AB27 -to B[6]
set_location_assignment PIN_G19 -to S[0]
set_location_assignment PIN_F19 -to S[1]
set_location_assignment PIN_E19 -to S[2]
set_location_assignment PIN_F21 -to S[3]
set_location_assignment PIN_F18 -to S[4]
set_location_assignment PIN_E18 -to S[5]
set_location_assignment PIN_J19 -to S[6]
set_location_assignment PIN_H19 -to S[7]
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
>>>>>>> origin/master
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top