<stg><name>FIR_HLS_Pipeline_VITIS_LOOP_69_2</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln58 = store i7 1, i7 %i_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc24.i:0 %i = load i7 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc24.i:1 %icmp_ln69 = icmp_eq  i7 %i, i7 117

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 116, i64 116, i64 116

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24.i:3 %br_ln69 = br i1 %icmp_ln69, void %for.inc24.split.i, void %FIR_filter.1.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="7">
<![CDATA[
for.inc24.split.i:0 %zext_ln69 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split.i:3 %H_filter_FIR_kernel_addr = getelementptr i16 %H_filter_FIR_kernel, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
for.inc24.split.i:4 %H_filter_FIR_kernel_load = load i7 %H_filter_FIR_kernel_addr

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc24.split.i:9 %add_ln69 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24.split.i:10 %store_ln58 = store i7 %add_ln69, i7 %i_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
FIR_filter.1.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc24.split.i:1 %specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24.split.i:2 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
for.inc24.split.i:4 %H_filter_FIR_kernel_load = load i7 %H_filter_FIR_kernel_addr

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc24.split.i:5 %add_ln70 = add i7 %i, i7 127

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
for.inc24.split.i:6 %zext_ln70 = zext i7 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc24.split.i:7 %H_filter_FIR_kernel_addr_1 = getelementptr i16 %H_filter_FIR_kernel, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc24.split.i:8 %store_ln70 = store i16 %H_filter_FIR_kernel_load, i7 %H_filter_FIR_kernel_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.split.i:11 %br_ln69 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="H_filter_FIR_kernel" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="H_filter_FIR_kernel"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="i_3" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="store_ln58" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="i_3" to="store_ln58" fromId="5" toId="6">
</dataflow>
<dataflow id="41" from="i_3" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="42" from="i" to="icmp_ln69" fromId="8" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="icmp_ln69" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="speclooptripcount_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_47" to="speclooptripcount_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_47" to="speclooptripcount_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="51" from="icmp_ln69" to="br_ln69" fromId="9" toId="11">
</dataflow>
<dataflow id="52" from="i" to="zext_ln69" fromId="8" toId="12">
</dataflow>
<dataflow id="53" from="H_filter_FIR_kernel" to="H_filter_FIR_kernel_addr" fromId="35" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_54" to="H_filter_FIR_kernel_addr" fromId="54" toId="13">
</dataflow>
<dataflow id="56" from="zext_ln69" to="H_filter_FIR_kernel_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="57" from="H_filter_FIR_kernel_addr" to="H_filter_FIR_kernel_load" fromId="13" toId="14">
</dataflow>
<dataflow id="58" from="i" to="add_ln69" fromId="8" toId="15">
</dataflow>
<dataflow id="59" from="StgValue_38" to="add_ln69" fromId="38" toId="15">
</dataflow>
<dataflow id="60" from="add_ln69" to="store_ln58" fromId="15" toId="16">
</dataflow>
<dataflow id="61" from="i_3" to="store_ln58" fromId="5" toId="16">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln58" fromId="62" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln58" fromId="64" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln58" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specpipeline_ln58" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specpipeline_ln58" fromId="66" toId="17">
</dataflow>
<dataflow id="71" from="empty_1" to="specpipeline_ln58" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="72" toId="18">
</dataflow>
<dataflow id="75" from="empty_4" to="specloopname_ln69" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="H_filter_FIR_kernel_addr" to="H_filter_FIR_kernel_load" fromId="13" toId="19">
</dataflow>
<dataflow id="77" from="i" to="add_ln70" fromId="8" toId="20">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln70" fromId="78" toId="20">
</dataflow>
<dataflow id="80" from="add_ln70" to="zext_ln70" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="H_filter_FIR_kernel" to="H_filter_FIR_kernel_addr_1" fromId="35" toId="22">
</dataflow>
<dataflow id="82" from="StgValue_54" to="H_filter_FIR_kernel_addr_1" fromId="54" toId="22">
</dataflow>
<dataflow id="83" from="zext_ln70" to="H_filter_FIR_kernel_addr_1" fromId="21" toId="22">
</dataflow>
<dataflow id="84" from="H_filter_FIR_kernel_load" to="store_ln70" fromId="19" toId="23">
</dataflow>
<dataflow id="85" from="H_filter_FIR_kernel_addr_1" to="store_ln70" fromId="22" toId="23">
</dataflow>
<dataflow id="86" from="icmp_ln69" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
