
==============================================================================
XRT Build Version: 2.2.1964
       Build Date: 2019-04-15 15:36:03
          Hash ID: 3829e58b047a7388f475f502c129d02326991c0f
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.1) on Mon Apr 15 08:01:32 MDT 2019
   Version:                2.2.1964
   Kernels:                vadd
   Signature:              Not Present
   Content:                SW Emulation Binary
   UUID:                   d8caedda-3a15-454a-bcc4-cd21b4a87954
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.1
   Generated Version:      Vivado 2018.3 (SW Build: 2388429)
   Created:                Wed Nov 14 20:06:10 2018
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_1
   Static UUID:            00194bb3-707b-49c4-911e-a66899000b6b
   Feature ROM TimeStamp:  1542252769

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (unsigned int const * in1, unsigned int const * in2, unsigned int* out_r, int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: --

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.1 - Mon Apr 15 08:01:32 MDT 2019 (SW BUILD: 2514510)
   Command Line:  v++ --report_level estimate -t sw_emu --platform /proj/xbuilds/2018.3_released/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --save-temps --report_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_1/reports --temp_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_1 -l --nk vadd:1 -obuild_dir.sw_emu.xilinx_u200_xdma_201830_1/vadd.xclbin _x.sw_emu.xilinx_u200_xdma_201830_1/vadd.xo 
   Options:       --report_level estimate
                  -t sw_emu
                  --platform /proj/xbuilds/2018.3_released/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
                  --save-temps
                  --report_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_1/reports
                  --temp_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_1
                  -l
                  --nk vadd:1
                  -obuild_dir.sw_emu.xilinx_u200_xdma_201830_1/vadd.xclbin _x.sw_emu.xilinx_u200_xdma_201830_1/vadd.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
