[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677794 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677794 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677794 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12536356 heartbeat IPC: 1.129 cumulative IPC: 1.129 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24993263 heartbeat IPC: 0.8028 cumulative IPC: 0.9383 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38289880 heartbeat IPC: 0.7521 cumulative IPC: 0.8667 (Simulation time: 00 hr 03 min 43 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43650463 cumulative IPC: 0.9164 (Simulation time: 00 hr 04 min 36 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43650463 cumulative IPC: 0.9164 (Simulation time: 00 hr 04 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9164 instructions: 40000000 cycles: 43650463
CPU 0 Branch Prediction Accuracy: 96.09% MPKI: 10.91 Average ROB Occupancy at Mispredict: 36.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.371
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457597 HIT:     419871 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457597 HIT:     419871 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 390.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685262 HIT:     467353 MISS:     217909 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359618 HIT:     291946 MISS:      67672 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96908 HIT:       6367 MISS:      90541 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142892 HIT:     142564 MISS:        328 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85844 HIT:      26476 MISS:      59368 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 170 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6403296 HIT:    6318657 MISS:      84639 MSHR_MERGE:      27501
cpu0->cpu0_L1I LOAD         ACCESS:    6403296 HIT:    6318657 MISS:      84639 MSHR_MERGE:      27501
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13158934 HIT:   12144079 MISS:    1014855 MSHR_MERGE:     529615
cpu0->cpu0_L1D LOAD         ACCESS:    8072739 HIT:    7542280 MISS:     530459 MSHR_MERGE:     227974
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992547 HIT:    4595619 MISS:     396928 MSHR_MERGE:     300017
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93648 HIT:       6180 MISS:      87468 MSHR_MERGE:       1624
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5497659 HIT:    5385933 MISS:     111726 MSHR_MERGE:      50553
cpu0->cpu0_ITLB LOAD         ACCESS:    5497659 HIT:    5385933 MISS:     111726 MSHR_MERGE:      50553
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.856 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12462027 HIT:   11742195 MISS:     719832 MSHR_MERGE:     323408
cpu0->cpu0_DTLB LOAD         ACCESS:   12462027 HIT:   11742195 MISS:     719832 MSHR_MERGE:     323408
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.82 cycles
cpu0->LLC TOTAL        ACCESS:     335643 HIT:      58789 MISS:     276854 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67672 HIT:      18692 MISS:      48980 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90541 HIT:      14363 MISS:      76178 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118062 HIT:      11464 MISS:     106598 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59368 HIT:      14270 MISS:      45098 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1299
  ROW_BUFFER_MISS:     168944
  AVG DBUS CONGESTED CYCLE: 13.09
Channel 0 WQ ROW_BUFFER_HIT:      15927
  ROW_BUFFER_MISS:      92120
  FULL:          0
Channel 0 REFRESHES ISSUED:       3638
