// Build an AND gate using assign and always block
module top_module_always (
    input a,
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);
// 1. Use assign statement for out_assign
// 2. Use combinational always block for out_alwaysblock
// Both should implement a & b
// Insert code here