F:/Verilog_file/homework2/HW2_1P/another_try.sv {1 {vlog -work work -vopt -sv -stats=none F:/Verilog_file/homework2/HW2_1P/another_try.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module divider

Top level modules:
	divider

} {} {}}
