\hypertarget{group___s_i_m___peripheral}{}\section{S\+IM}
\label{group___s_i_m___peripheral}\index{S\+IM@{S\+IM}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___s_i_m___register___accessor___macros}{S\+I\+M -\/ Register accessor macros}
\item 
\hyperlink{group___s_i_m___register___masks}{S\+I\+M Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)
\item 
\#define \hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)
\item 
\#define \hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~((\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}
\item 
typedef struct \hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{SIM_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)}\hypertarget{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{}\label{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}
Peripheral S\+IM base pointer 

Definition at line 10475 of file M\+K20\+D7.\+h.

\index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{SIM_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)}\hypertarget{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{}\label{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}
Peripheral S\+IM base pointer 

Definition at line 10480 of file M\+K20\+D7.\+h.

\index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}{SIM_BASE_PTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~(({\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr})0x40047000u)}\hypertarget{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{}\label{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}
Peripheral S\+IM base pointer 

Definition at line 11561 of file M\+K20\+D\+Z10.\+h.



\subsection{Typedef Documentation}
\index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}
\index{S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}{SIM_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+I\+M\+\_\+\+Mem\+Map}$\ast$ {\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{}\label{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}
S\+IM -\/ Peripheral register structure \index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}
\index{S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}{SIM_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+I\+M\+\_\+\+Mem\+Map}$\ast$ {\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{}\label{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}
S\+IM -\/ Peripheral register structure \index{S\+IM@{S\+IM}!S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}
\index{S\+I\+M\+\_\+\+Mem\+Map\+Ptr@{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}!S\+IM@{S\+IM}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}{SIM_MemMapPtr}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+I\+M\+\_\+\+Mem\+Map}$\ast$ {\bf S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}\hypertarget{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{}\label{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}
S\+IM -\/ Peripheral register structure 