{"Source Block": ["oh/elink/dv/elink_e16_model.v@2256:2270@HdlStmProcess", "   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n\t\t\t      \n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       fifo_full_rlc <= 1'b0;\n     else \n       fifo_full_rlc <= fifo_full_next_rlc;\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2251:2264", "   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next_rlc[FAD:0] = {1'b0,wr_binary_next_rlc[FAD:1]} ^ \n\t\t\t\t    wr_binary_next_rlc[FAD:0];\n\n   //# FIFO full indication\n   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n\t\t\t      \n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       fifo_full_rlc <= 1'b0;\n     else \n"], ["oh/elink/dv/elink_e16_model.v@3959:3973", "   //# FIFO full indication\n   assign wr_fifo_full_next = (wr_gray_next[FAD-2:0] == rd_gray_pointer[FAD-2:0]) &\n                              (wr_gray_next[FAD]     ^  rd_gray_pointer[FAD])     &\n                              (wr_gray_next[FAD-1]   ^  rd_gray_pointer[FAD-1]);\n\t\t\t      \n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else if(cclk_en)\n       wr_fifo_full <=wr_fifo_full_next;\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n"]], "Diff Content": {"Delete": [[2262, "     if(reset)\n"], [2263, "       fifo_full_rlc <= 1'b0;\n"], [2264, "     else \n"], [2265, "       fifo_full_rlc <= fifo_full_next_rlc;\n"]], "Add": []}}