// Seed: 393211904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 'b0 : 1] id_12;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    output wor id_17
);
  assign id_1 = id_5 ? 1 : id_9 - id_8;
  tri0 id_19;
  parameter id_20 = -1'b0;
  assign id_19 = id_5;
  wire id_21;
  wire id_22;
  assign id_19 = 'b0;
  wire id_23;
  ;
  assign id_17 = id_20 == -1;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_20,
      id_20,
      id_22,
      id_21,
      id_19,
      id_21,
      id_20
  );
  assign id_3 = -1;
endmodule
