<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="267" />
   <clocksource preferredWidth="267" />
   <frequency preferredWidth="254" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Bridges,Library/Interface Protocols,Project,Library/University Program/Generic IO,Library,Library/University Program,Library/Interface Protocols/Serial,Library/Bridges/Memory-Mapped" />
 <window width="1100" height="800" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
