<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>IOTA2-HUB: i2_uart_ctx_t Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../iota2_100x100.png"/>
  <a href="https://github.com/iota2/iota2-hub"></a>
  </td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">IOTA2-HUB
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Making Imaginations, Real</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d23/structi2__uart__ctx__t.html','../../');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">i2_uart_ctx_t Struct Reference<div class="ingroups"><a class="el" href="../../d6/d8f/group__i2__uart__ctx__t.html">UART peripheral context.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART context.  
 <a href="../../d0/d23/structi2__uart__ctx__t.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac32300532312e21c9f0e9117e33dab81"><td class="memItemLeft" align="right" valign="top"><a id="ac32300532312e21c9f0e9117e33dab81"></a>
const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#ac32300532312e21c9f0e9117e33dab81">ctx_name</a></td></tr>
<tr class="memdesc:ac32300532312e21c9f0e9117e33dab81"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Context Name <br  />
 <br /></td></tr>
<tr class="separator:ac32300532312e21c9f0e9117e33dab81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98cb9807ad27817102acd5915dfe46d9"><td class="memItemLeft" align="right" valign="top"><a id="a98cb9807ad27817102acd5915dfe46d9"></a>
<a class="el" href="../../d6/df7/structi2__gpio__inst__t.html">i2_gpio_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a98cb9807ad27817102acd5915dfe46d9">rx</a></td></tr>
<tr class="memdesc:a98cb9807ad27817102acd5915dfe46d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin for UART RX <br  />
 <br /></td></tr>
<tr class="separator:a98cb9807ad27817102acd5915dfe46d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f51fdf72f55acf662b58efcc3447709"><td class="memItemLeft" align="right" valign="top"><a id="a6f51fdf72f55acf662b58efcc3447709"></a>
<a class="el" href="../../d6/df7/structi2__gpio__inst__t.html">i2_gpio_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a6f51fdf72f55acf662b58efcc3447709">tx</a></td></tr>
<tr class="memdesc:a6f51fdf72f55acf662b58efcc3447709"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin for UART TX <br  />
 <br /></td></tr>
<tr class="separator:a6f51fdf72f55acf662b58efcc3447709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090dc90bf349432f6b59971415d6b11b"><td class="memItemLeft" align="right" valign="top"><a id="a090dc90bf349432f6b59971415d6b11b"></a>
<a class="el" href="../../d6/df7/structi2__gpio__inst__t.html">i2_gpio_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a090dc90bf349432f6b59971415d6b11b">cts</a></td></tr>
<tr class="memdesc:a090dc90bf349432f6b59971415d6b11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin for UART CTS <br  />
 <br /></td></tr>
<tr class="separator:a090dc90bf349432f6b59971415d6b11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43956625477d1c794e71c0a5a7e7885"><td class="memItemLeft" align="right" valign="top"><a id="aa43956625477d1c794e71c0a5a7e7885"></a>
<a class="el" href="../../d6/df7/structi2__gpio__inst__t.html">i2_gpio_inst_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#aa43956625477d1c794e71c0a5a7e7885">rts</a></td></tr>
<tr class="memdesc:aa43956625477d1c794e71c0a5a7e7885"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin for UART RTS <br  />
 <br /></td></tr>
<tr class="separator:aa43956625477d1c794e71c0a5a7e7885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc51e490072569ad81104f2648866ed6"><td class="memItemLeft" align="right" valign="top"><a id="acc51e490072569ad81104f2648866ed6"></a>
int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#acc51e490072569ad81104f2648866ed6">baud_rate</a></td></tr>
<tr class="memdesc:acc51e490072569ad81104f2648866ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART channel baud rate <br  />
 <br /></td></tr>
<tr class="separator:acc51e490072569ad81104f2648866ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9842eb4fc67f3b3bec8bfbf89a57aed4"><td class="memItemLeft" align="right" valign="top"><a id="a9842eb4fc67f3b3bec8bfbf89a57aed4"></a>
int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a9842eb4fc67f3b3bec8bfbf89a57aed4">rx_hal_mode</a></td></tr>
<tr class="memdesc:a9842eb4fc67f3b3bec8bfbf89a57aed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX HAL operation mode <br  />
 <br /></td></tr>
<tr class="separator:a9842eb4fc67f3b3bec8bfbf89a57aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80361983378c572d8f974cec7324e999"><td class="memItemLeft" align="right" valign="top"><a id="a80361983378c572d8f974cec7324e999"></a>
int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a80361983378c572d8f974cec7324e999">tx_hal_mode</a></td></tr>
<tr class="memdesc:a80361983378c572d8f974cec7324e999"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX HAL operation mode <br  />
 <br /></td></tr>
<tr class="separator:a80361983378c572d8f974cec7324e999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42363537b72ef62e5e058172aff3b216"><td class="memItemLeft" align="right" valign="top"><a id="a42363537b72ef62e5e058172aff3b216"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a42363537b72ef62e5e058172aff3b216">initialized</a></td></tr>
<tr class="memdesc:a42363537b72ef62e5e058172aff3b216"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Initialization flag <br  />
 <br /></td></tr>
<tr class="separator:a42363537b72ef62e5e058172aff3b216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83815d74dca40177d9bd6822404b84b4"><td class="memItemLeft" align="right" valign="top"><a id="a83815d74dca40177d9bd6822404b84b4"></a>
USART_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a83815d74dca40177d9bd6822404b84b4">baseaddr</a></td></tr>
<tr class="memdesc:a83815d74dca40177d9bd6822404b84b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART peripheral base address <br  />
 <br /></td></tr>
<tr class="separator:a83815d74dca40177d9bd6822404b84b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed1ff9f6f0d7718ebe0bb31fdacbd63"><td class="memItemLeft" align="right" valign="top"><a id="a7ed1ff9f6f0d7718ebe0bb31fdacbd63"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a7ed1ff9f6f0d7718ebe0bb31fdacbd63">dma_rx_channel</a></td></tr>
<tr class="memdesc:a7ed1ff9f6f0d7718ebe0bb31fdacbd63"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA RX channel <br  />
 <br /></td></tr>
<tr class="separator:a7ed1ff9f6f0d7718ebe0bb31fdacbd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d96007b1d63e891f924ac8b4945e2c"><td class="memItemLeft" align="right" valign="top"><a id="a37d96007b1d63e891f924ac8b4945e2c"></a>
DMA_Stream_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a37d96007b1d63e891f924ac8b4945e2c">dma_rx_stream</a></td></tr>
<tr class="memdesc:a37d96007b1d63e891f924ac8b4945e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA RX stream <br  />
 <br /></td></tr>
<tr class="separator:a37d96007b1d63e891f924ac8b4945e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade73dfb71c406b51f2b7339335de419d"><td class="memItemLeft" align="right" valign="top"><a id="ade73dfb71c406b51f2b7339335de419d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#ade73dfb71c406b51f2b7339335de419d">dma_rx_priority</a></td></tr>
<tr class="memdesc:ade73dfb71c406b51f2b7339335de419d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA RX priority <br  />
 <br /></td></tr>
<tr class="separator:ade73dfb71c406b51f2b7339335de419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8f0d9f8a6e867c5611a4f3a4e1f257"><td class="memItemLeft" align="right" valign="top"><a id="ade8f0d9f8a6e867c5611a4f3a4e1f257"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#ade8f0d9f8a6e867c5611a4f3a4e1f257">dma_rx_irqn</a></td></tr>
<tr class="memdesc:ade8f0d9f8a6e867c5611a4f3a4e1f257"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA RX interrupt request <br  />
 <br /></td></tr>
<tr class="separator:ade8f0d9f8a6e867c5611a4f3a4e1f257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3d4fbb72cbf7cbe581b9f92ae3119e"><td class="memItemLeft" align="right" valign="top"><a id="a3b3d4fbb72cbf7cbe581b9f92ae3119e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a3b3d4fbb72cbf7cbe581b9f92ae3119e">dma_tx_channel</a></td></tr>
<tr class="memdesc:a3b3d4fbb72cbf7cbe581b9f92ae3119e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA TX channel <br  />
 <br /></td></tr>
<tr class="separator:a3b3d4fbb72cbf7cbe581b9f92ae3119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068f19c22dfcb6f0acbf63428b4fa93e"><td class="memItemLeft" align="right" valign="top"><a id="a068f19c22dfcb6f0acbf63428b4fa93e"></a>
DMA_Stream_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a068f19c22dfcb6f0acbf63428b4fa93e">dma_tx_stream</a></td></tr>
<tr class="memdesc:a068f19c22dfcb6f0acbf63428b4fa93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA TX stream <br  />
 <br /></td></tr>
<tr class="separator:a068f19c22dfcb6f0acbf63428b4fa93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba8f1d206e00dcf6e5f62be30fd884a"><td class="memItemLeft" align="right" valign="top"><a id="aeba8f1d206e00dcf6e5f62be30fd884a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#aeba8f1d206e00dcf6e5f62be30fd884a">dma_tx_priority</a></td></tr>
<tr class="memdesc:aeba8f1d206e00dcf6e5f62be30fd884a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA TX priority <br  />
 <br /></td></tr>
<tr class="separator:aeba8f1d206e00dcf6e5f62be30fd884a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4456df0c06e1528f996b25fcb77b0d"><td class="memItemLeft" align="right" valign="top"><a id="a9b4456df0c06e1528f996b25fcb77b0d"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a9b4456df0c06e1528f996b25fcb77b0d">dma_tx_irqn</a></td></tr>
<tr class="memdesc:a9b4456df0c06e1528f996b25fcb77b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA TX interrupt request <br  />
 <br /></td></tr>
<tr class="separator:a9b4456df0c06e1528f996b25fcb77b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b163f2888b8d4fe26fa6c2eab8386ff"><td class="memItemLeft" align="right" valign="top"><a id="a1b163f2888b8d4fe26fa6c2eab8386ff"></a>
UART_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a1b163f2888b8d4fe26fa6c2eab8386ff">uart</a></td></tr>
<tr class="memdesc:a1b163f2888b8d4fe26fa6c2eab8386ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART peripheral handler <br  />
 <br /></td></tr>
<tr class="separator:a1b163f2888b8d4fe26fa6c2eab8386ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206f3ea3b54a93d20d28cafef1594271"><td class="memItemLeft" align="right" valign="top"><a id="a206f3ea3b54a93d20d28cafef1594271"></a>
DMA_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a206f3ea3b54a93d20d28cafef1594271">hdma_rx</a></td></tr>
<tr class="memdesc:a206f3ea3b54a93d20d28cafef1594271"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA handler for RX channel. <br /></td></tr>
<tr class="separator:a206f3ea3b54a93d20d28cafef1594271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3350176ff9b0ee36ff25833bc91104"><td class="memItemLeft" align="right" valign="top"><a id="a4d3350176ff9b0ee36ff25833bc91104"></a>
DMA_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a4d3350176ff9b0ee36ff25833bc91104">hdma_tx</a></td></tr>
<tr class="memdesc:a4d3350176ff9b0ee36ff25833bc91104"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA handler for TX channel. <br /></td></tr>
<tr class="separator:a4d3350176ff9b0ee36ff25833bc91104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe30e43948987262e2636db5a1402b5"><td class="memItemLeft" align="right" valign="top"><a id="aabe30e43948987262e2636db5a1402b5"></a>
__IO ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#aabe30e43948987262e2636db5a1402b5">rx_status</a></td></tr>
<tr class="memdesc:aabe30e43948987262e2636db5a1402b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX interrupt status <br  />
 <br /></td></tr>
<tr class="separator:aabe30e43948987262e2636db5a1402b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9400a12a23d2b228df146149b0eb68c"><td class="memItemLeft" align="right" valign="top"><a id="ac9400a12a23d2b228df146149b0eb68c"></a>
__IO ITStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#ac9400a12a23d2b228df146149b0eb68c">tx_status</a></td></tr>
<tr class="memdesc:ac9400a12a23d2b228df146149b0eb68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX interrupt status <br  />
 <br /></td></tr>
<tr class="separator:ac9400a12a23d2b228df146149b0eb68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201db473d3689ba4d8ae683fae72ce0f"><td class="memItemLeft" align="right" valign="top"><a id="a201db473d3689ba4d8ae683fae72ce0f"></a>
<a class="el" href="../../db/d8d/structi2__fifo__t.html">i2_fifo_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a201db473d3689ba4d8ae683fae72ce0f">rx_fifo</a></td></tr>
<tr class="memdesc:a201db473d3689ba4d8ae683fae72ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO object for UART RX mode <br  />
 <br /></td></tr>
<tr class="separator:a201db473d3689ba4d8ae683fae72ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c779407ffd86882d46230cd71aacfd"><td class="memItemLeft" align="right" valign="top"><a id="aa3c779407ffd86882d46230cd71aacfd"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#aa3c779407ffd86882d46230cd71aacfd">buff</a> [<a class="el" href="../../d5/dec/i2__stm32f4xx__hal__uart_8h.html#a85d5e06f611448a0163d924c1e1ea158">I2_UART_FIFO_SIZE</a>]</td></tr>
<tr class="memdesc:aa3c779407ffd86882d46230cd71aacfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Buffer <br  />
 <br /></td></tr>
<tr class="separator:aa3c779407ffd86882d46230cd71aacfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552aaf644ad22f58e94e601c0fff15b5"><td class="memItemLeft" align="right" valign="top"><a id="a552aaf644ad22f58e94e601c0fff15b5"></a>
int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a552aaf644ad22f58e94e601c0fff15b5">rx_water_mark</a></td></tr>
<tr class="memdesc:a552aaf644ad22f58e94e601c0fff15b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART buffer water marking <br  />
 <br /></td></tr>
<tr class="separator:a552aaf644ad22f58e94e601c0fff15b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200775edfd1db332a456fdf34d78e199"><td class="memItemLeft" align="right" valign="top"><a id="a200775edfd1db332a456fdf34d78e199"></a>
int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a200775edfd1db332a456fdf34d78e199">rx_trigger_level</a></td></tr>
<tr class="memdesc:a200775edfd1db332a456fdf34d78e199"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART buffer triggering level <br  />
 <br /></td></tr>
<tr class="separator:a200775edfd1db332a456fdf34d78e199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16df006426c5673e66feb2c725085a3a"><td class="memItemLeft" align="right" valign="top"><a id="a16df006426c5673e66feb2c725085a3a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html#a16df006426c5673e66feb2c725085a3a">rx_buffering_on</a></td></tr>
<tr class="memdesc:a16df006426c5673e66feb2c725085a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART buffering flag <br  />
 <br /></td></tr>
<tr class="separator:a16df006426c5673e66feb2c725085a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART context. </p>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00365">365</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>iota2/i2_STM32F4xx_HAL_Driver/src/<a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a></li>
    <li class="footer">Generated on Wed Nov 6 2019 22:59:08 for IOTA2-HUB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
