b'' b"i'd appreciate it greatly if someone could e-mail me the following:" b"(if you only know one, that's fine)" b'1) specs for the (esp. how it compares to the pentium)' b'' b'specs for the can fill a page book. some highlights are...' b'32-bit address space w/ 32-bit data width. 32-bit integer registers' b'& 80-bit floating point registers. 8k copyback capable caches,' b'4-way set associative. typical clocks/integer instruction. b'clocks for a floating point multiply.' b'' b'(interesting aside: the can multiply two 80-bit floating point' b'numbers in less time than it can multiply two 32-bit integers)' b'' b'2) specs for the with estimated cost, release date, etc...' b'' b'more of the same but with multiple instruction dispatching. figure' b'about clocks per instruction typical (my guess). but the motorola' b'guys are pretty bright, it may be less.' b'' b"i'm interested in speeds, systems it can run (windows nt, risc, or whatever)," b'costs, bus info, register info. all the technical info.' b'' b"call motorola. i'm not typing it all in." b'' b'i am hoping that the can win yet another battle against the intel people.' b'' b"i'm predicting that both the 680x0 and x86 lines are reaching their" b'ends. new experimental processors have 64-bit data pathways and can' b'schedule up to out of instructions each clock cycle. that sort' b"of trick can't really be done with cisc architectures." b'' b'i finally saw some details on the 586/pentium and was not greatly' b"impressed. they've finally done some work on the fpu to get it up to" b"speed, but otherwise it's only going to be a 2x speedup. and to get" b"that they're using two integer units, larger caches, and a branch" b"target buffer. yes, i know they're talking about 100mhz processors." b'big whoop. designing a 100mhz board is difficult and really' b'expensive. priced 15ns memory chips lately?' b'' b'--' b'ray fischer "convictions are more dangerous enemies of truth' 