#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jul  7 16:38:01 2015
# Process ID: 26088
# Log file: /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper.vdi
# Journal file: /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dyract_sys_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_microblaze_0_1/dyract_sys_microblaze_0_1.xdc] for cell 'dyract_sys_i/microblaze_0/U0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_microblaze_0_1/dyract_sys_microblaze_0_1.xdc] for cell 'dyract_sys_i/microblaze_0/U0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dlmb_v10_1/dyract_sys_dlmb_v10_1.xdc] for cell 'dyract_sys_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dlmb_v10_1/dyract_sys_dlmb_v10_1.xdc] for cell 'dyract_sys_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_ilmb_v10_1/dyract_sys_ilmb_v10_1.xdc] for cell 'dyract_sys_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_ilmb_v10_1/dyract_sys_ilmb_v10_1.xdc] for cell 'dyract_sys_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mdm_1_1/dyract_sys_mdm_1_1.xdc] for cell 'dyract_sys_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mdm_1_1/dyract_sys_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.332 ; gain = 541.477 ; free physical = 2907 ; free virtual = 14456
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mdm_1_1/dyract_sys_mdm_1_1.xdc] for cell 'dyract_sys_i/mdm_1/U0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/constraints/dyract_sys_mig_7series_0_3.xdc] for cell 'dyract_sys_i/mig_7series_0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/constraints/dyract_sys_mig_7series_0_3.xdc] for cell 'dyract_sys_i/mig_7series_0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3_board.xdc] for cell 'dyract_sys_i/mig_7series_0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3_board.xdc] for cell 'dyract_sys_i/mig_7series_0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_rst_mig_7series_0_100M_1/dyract_sys_rst_mig_7series_0_100M_1_board.xdc] for cell 'dyract_sys_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_rst_mig_7series_0_100M_1/dyract_sys_rst_mig_7series_0_100M_1_board.xdc] for cell 'dyract_sys_i/rst_mig_7series_0_100M'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_rst_mig_7series_0_100M_1/dyract_sys_rst_mig_7series_0_100M_1.xdc] for cell 'dyract_sys_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_rst_mig_7series_0_100M_1/dyract_sys_rst_mig_7series_0_100M_1.xdc] for cell 'dyract_sys_i/rst_mig_7series_0_100M'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/axi_datamover_0/axi_datamover_0.xdc] for cell 'dyract_sys_i/dyract_0/inst/adpt/dm/U0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/axi_datamover_0/axi_datamover_0.xdc] for cell 'dyract_sys_i/dyract_0/inst/adpt/dm/U0'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/pcie_7x_0/source/pcie_7x_0-PCIE_X1Y0.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/pcie_7x_0/source/pcie_7x_0-PCIE_X1Y0.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'config_buffer'. The XDC file /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/config_buffer/config_buffer/config_buffer.xdc will not be read for any cell of this module.
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/ipshared/VIP/dyract_v1_1/034c9e85/src/dyract.xdc] for cell 'dyract_sys_i/dyract_0/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/ipshared/VIP/dyract_v1_1/034c9e85/src/dyract.xdc] for cell 'dyract_sys_i/dyract_0/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/constrs_1/new/dytact_sys.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_PIPE_USERCLK2_IN'. [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/constrs_1/new/dytact_sys.xdc:142]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/constrs_1/new/dytact_sys.xdc:142]
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/constrs_1/new/dytact_sys.xdc]
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc:53]
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/user_fifo/user_fifo/user_fifo_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/axi_datamover_0/axi_datamover_0_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/adpt/dm/U0'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/axi_datamover_0/axi_datamover_0_clocks.xdc] for cell 'dyract_sys_i/dyract_0/inst/adpt/dm/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'config_buffer'. The XDC file /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_dyract_0_1/src/config_buffer/config_buffer/config_buffer_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_0/dyract_sys_auto_us_0_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_0/dyract_sys_auto_us_0_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_1/dyract_sys_auto_us_1_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_1/dyract_sys_auto_us_1_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_2/dyract_sys_auto_us_2_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_2/dyract_sys_auto_us_2_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_3/dyract_sys_auto_us_3_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_3/dyract_sys_auto_us_3_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_4/dyract_sys_auto_us_4_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_auto_us_4/dyract_sys_auto_us_4_clocks.xdc] for cell 'dyract_sys_i/axi_mem_intercon/s04_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'dyract_sys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 611 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2220.336 ; gain = 1284.246 ; free physical = 3047 ; free virtual = 14477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2227.359 ; gain = 7.020 ; free physical = 3022 ; free virtual = 14481

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kizheppa/dyract_in_sys/dyract_in_sys.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kizheppa/workspace/dyract_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "bf1d0880".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "acba3c81".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_1_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "00b91992".
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2227.363 ; gain = 0.000 ; free physical = 2854 ; free virtual = 14380
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19c63c5b4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2227.363 ; gain = 0.004 ; free physical = 2854 ; free virtual = 14380
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d3fb246d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 2318.359 ; gain = 91.000 ; free physical = 2770 ; free virtual = 14296

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 35 inverter(s) to 87 load pin(s).
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 2884 cells.
Phase 3 Constant Propagation | Checksum: 1a515ff95

Time (s): cpu = 00:01:53 ; elapsed = 00:01:51 . Memory (MB): peak = 2318.359 ; gain = 91.000 ; free physical = 2738 ; free virtual = 14303

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/I2.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/O1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_curr_word.
WARNING: [Opt 31-6] Deleting driverless net: dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 8300 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 7580 unconnected cells.
Phase 4 Sweep | Checksum: 1b10ea27b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:55 . Memory (MB): peak = 2318.359 ; gain = 91.000 ; free physical = 2770 ; free virtual = 14303
Ending Logic Optimization Task | Checksum: 1b10ea27b

Time (s): cpu = 00:01:58 ; elapsed = 00:01:56 . Memory (MB): peak = 2318.359 ; gain = 91.000 ; free physical = 2770 ; free virtual = 14302
Implement Debug Cores | Checksum: 21f52db4d
Logic Optimization | Checksum: 193d6f984

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 4 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 13d5de28c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2500.094 ; gain = 0.000 ; free physical = 2603 ; free virtual = 14130
Ending Power Optimization Task | Checksum: 13d5de28c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.094 ; gain = 181.734 ; free physical = 2603 ; free virtual = 14130
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 68 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:03 . Memory (MB): peak = 2500.094 ; gain = 279.758 ; free physical = 2603 ; free virtual = 14130
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2516.102 ; gain = 0.000 ; free physical = 2597 ; free virtual = 14128
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2516.105 ; gain = 16.012 ; free physical = 2555 ; free virtual = 14120
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: fb11d155

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2516.109 ; gain = 0.000 ; free physical = 2530 ; free virtual = 14097

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2516.109 ; gain = 0.000 ; free physical = 2533 ; free virtual = 14099
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2516.109 ; gain = 0.000 ; free physical = 2526 ; free virtual = 14094

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 40d45956

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2516.109 ; gain = 0.000 ; free physical = 2526 ; free virtual = 14094
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_rd_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dyract_sys_i/dyract_0/inst/pcie/app/psg1/user_wr_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and dyract_sys_i/dyract_0/inst/pcie/pcie_7x_v1_8_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 40d45956

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2554 ; free virtual = 14092

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 40d45956

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2554 ; free virtual = 14092

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 464710f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2554 ; free virtual = 14092
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1407f35ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2554 ; free virtual = 14092

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1751f0614

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2525 ; free virtual = 14063
Phase 2.1.2.1 Place Init Design | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2469 ; free virtual = 14022
Phase 2.1.2 Build Placer Netlist Model | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2470 ; free virtual = 14022

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2470 ; free virtual = 14022
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2469 ; free virtual = 14021
Phase 2.1 Placer Initialization Core | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2468 ; free virtual = 14020
Phase 2 Placer Initialization | Checksum: 20f9256e9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.160 ; gain = 120.051 ; free physical = 2469 ; free virtual = 14022

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2554bfc94

Time (s): cpu = 00:02:57 ; elapsed = 00:01:15 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2427 ; free virtual = 13980

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2554bfc94

Time (s): cpu = 00:02:58 ; elapsed = 00:01:15 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2427 ; free virtual = 13980

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 26989db0d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:25 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2436 ; free virtual = 13981

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 357dd1677

Time (s): cpu = 00:03:31 ; elapsed = 00:01:25 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2436 ; free virtual = 13981

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 357dd1677

Time (s): cpu = 00:03:31 ; elapsed = 00:01:25 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2436 ; free virtual = 13981

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2d691cb75

Time (s): cpu = 00:03:46 ; elapsed = 00:01:28 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2434 ; free virtual = 13981

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2d66e0041

Time (s): cpu = 00:03:47 ; elapsed = 00:01:29 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2434 ; free virtual = 13981

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1fc415c9f

Time (s): cpu = 00:04:06 ; elapsed = 00:01:42 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2364 ; free virtual = 13923
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1fc415c9f

Time (s): cpu = 00:04:06 ; elapsed = 00:01:42 . Memory (MB): peak = 2744.863 ; gain = 228.754 ; free physical = 2364 ; free virtual = 13924

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 259bd760b

Time (s): cpu = 00:04:23 ; elapsed = 00:01:46 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2503 ; free virtual = 14033

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 259bd760b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2461 ; free virtual = 13994

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: 259bd760b

Time (s): cpu = 00:04:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2459 ; free virtual = 13999
Phase 4.6 Small Shape Detail Placement | Checksum: 259bd760b

Time (s): cpu = 00:04:25 ; elapsed = 00:01:47 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2486 ; free virtual = 13996

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 259bd760b

Time (s): cpu = 00:04:26 ; elapsed = 00:01:49 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2479 ; free virtual = 13991
Phase 4 Detail Placement | Checksum: 259bd760b

Time (s): cpu = 00:04:26 ; elapsed = 00:01:49 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2482 ; free virtual = 13994

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 16cd4164f

Time (s): cpu = 00:04:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2488 ; free virtual = 13995

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 16cd4164f

Time (s): cpu = 00:04:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2488 ; free virtual = 13995

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.271. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
Phase 5.2.2 Post Placement Optimization | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
Phase 5.2 Post Commit Optimization | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 199e29def

Time (s): cpu = 00:05:01 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 199e29def

Time (s): cpu = 00:05:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
Phase 5.5 Placer Reporting | Checksum: 199e29def

Time (s): cpu = 00:05:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 20f18cb38

Time (s): cpu = 00:05:02 ; elapsed = 00:02:08 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 20f18cb38

Time (s): cpu = 00:05:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
Ending Placer Task | Checksum: 1b35b95a3

Time (s): cpu = 00:05:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2748.938 ; gain = 232.828 ; free physical = 2485 ; free virtual = 13988
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 80 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:09 ; elapsed = 00:02:13 . Memory (MB): peak = 2748.938 ; gain = 232.832 ; free physical = 2485 ; free virtual = 13988
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2748.938 ; gain = 0.000 ; free physical = 2401 ; free virtual = 13989
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2748.938 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13986
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2748.938 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13985
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2748.938 ; gain = 0.000 ; free physical = 2470 ; free virtual = 13986
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2748.938 ; gain = 0.000 ; free physical = 2469 ; free virtual = 13986
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4e28af4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 2957.742 ; gain = 155.582 ; free physical = 2289 ; free virtual = 13807

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4e28af4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2957.742 ; gain = 155.582 ; free physical = 2288 ; free virtual = 13806

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f4e28af4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:10 . Memory (MB): peak = 2988.402 ; gain = 186.242 ; free physical = 2240 ; free virtual = 13758
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 170d5fe1a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3072.113 ; gain = 269.953 ; free physical = 2154 ; free virtual = 13672
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.45  | TNS=-617   | WHS=-1.94  | THS=-3.56e+03|

Phase 2 Router Initialization | Checksum: 18857319b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:29 . Memory (MB): peak = 3072.113 ; gain = 269.953 ; free physical = 2152 ; free virtual = 13670

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2847e58a8

Time (s): cpu = 00:03:39 ; elapsed = 00:01:46 . Memory (MB): peak = 3699.098 ; gain = 896.938 ; free physical = 1506 ; free virtual = 13024

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5034
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ad7f368f

Time (s): cpu = 00:04:47 ; elapsed = 00:02:13 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.58  | TNS=-1.82e+03| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 2b8bfc775

Time (s): cpu = 00:04:49 ; elapsed = 00:02:14 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 24fae8aff

Time (s): cpu = 00:04:51 ; elapsed = 00:02:16 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
Phase 4.1.2 GlobIterForTiming | Checksum: 26e76947b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:16 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
Phase 4.1 Global Iteration 0 | Checksum: 26e76947b

Time (s): cpu = 00:04:52 ; elapsed = 00:02:16 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c339c449

Time (s): cpu = 00:04:53 ; elapsed = 00:02:17 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-1.74e+03| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 17baab637

Time (s): cpu = 00:04:55 ; elapsed = 00:02:18 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 10a8ab436

Time (s): cpu = 00:04:57 ; elapsed = 00:02:20 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
Phase 4.2.2 GlobIterForTiming | Checksum: 27e01d871

Time (s): cpu = 00:04:58 ; elapsed = 00:02:21 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
Phase 4.2 Global Iteration 1 | Checksum: 27e01d871

Time (s): cpu = 00:04:58 ; elapsed = 00:02:21 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 19d386351

Time (s): cpu = 00:05:00 ; elapsed = 00:02:23 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.54  | TNS=-1.72e+03| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c93823b9

Time (s): cpu = 00:05:01 ; elapsed = 00:02:23 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
Phase 4 Rip-up And Reroute | Checksum: 1c93823b9

Time (s): cpu = 00:05:01 ; elapsed = 00:02:23 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 23412037a

Time (s): cpu = 00:05:07 ; elapsed = 00:02:24 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-1.65e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1c80103f8

Time (s): cpu = 00:05:09 ; elapsed = 00:02:25 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1c80103f8

Time (s): cpu = 00:05:10 ; elapsed = 00:02:25 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1504 ; free virtual = 13022

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1a5181979

Time (s): cpu = 00:05:19 ; elapsed = 00:02:27 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1503 ; free virtual = 13021
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-1.65e+03| WHS=-0.388 | THS=-2.04  |

Phase 7 Post Hold Fix | Checksum: 19db18bf3

Time (s): cpu = 00:05:30 ; elapsed = 00:02:32 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1515 ; free virtual = 13033

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.97212 %
  Global Horizontal Routing Utilization  = 3.24526 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
Phase 8 Route finalize | Checksum: 144fe2794

Time (s): cpu = 00:05:31 ; elapsed = 00:02:32 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1516 ; free virtual = 13034

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 144fe2794

Time (s): cpu = 00:05:31 ; elapsed = 00:02:33 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1516 ; free virtual = 13034

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19842608b

Time (s): cpu = 00:05:34 ; elapsed = 00:02:35 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1515 ; free virtual = 13033

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 19842608b

Time (s): cpu = 00:05:43 ; elapsed = 00:02:37 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1515 ; free virtual = 13033
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.44  | TNS=-1.67e+03| WHS=0.038  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 19842608b

Time (s): cpu = 00:05:43 ; elapsed = 00:02:37 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1515 ; free virtual = 13033
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:05:43 ; elapsed = 00:02:37 . Memory (MB): peak = 3707.102 ; gain = 904.941 ; free physical = 1515 ; free virtual = 13033
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 81 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:49 ; elapsed = 00:02:41 . Memory (MB): peak = 3707.102 ; gain = 958.164 ; free physical = 1515 ; free virtual = 13033
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3715.105 ; gain = 0.000 ; free physical = 1408 ; free virtual = 13034
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3715.109 ; gain = 8.008 ; free physical = 1498 ; free virtual = 13033
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kizheppa/dyract_in_sys/dyract_in_sys.runs/impl_1/dyract_sys_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:44 ; elapsed = 00:00:12 . Memory (MB): peak = 3715.109 ; gain = 0.000 ; free physical = 1463 ; free virtual = 13017
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3715.109 ; gain = 0.000 ; free physical = 1462 ; free virtual = 13017
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out on the dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of dyract_sys_i/mig_7series_0/u_dyract_sys_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'dyract_sys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dyract_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:40 ; elapsed = 00:01:37 . Memory (MB): peak = 3715.109 ; gain = 0.000 ; free physical = 1428 ; free virtual = 13006
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 16:48:07 2015...
