==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 122.930 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:148:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 23.076 seconds; current allocated memory: 127.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,875 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,676 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,000 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,914 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,904 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,887 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,884 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,402 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,638 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,633 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,111 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:126:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:126:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 10 (./../hw_library/fully_connected.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:126:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 25 (./../hw_library/fully_connected.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 25 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 25 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.262 seconds; current allocated memory: 129.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 129.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.412 seconds; current allocated memory: 146.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.875 seconds; current allocated memory: 161.703 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (./../hw_library/fully_connected.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (./../hw_library/fully_connected.h:17:24)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 13.505 seconds; current allocated memory: 194.066 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fully_connected.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fully_connected.h:79:21) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:121:9) and 'L3'(./../hw_library/fully_connected.h:124:10) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fully_connected.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fully_connected.h:79:21) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:121:9) and 'L3'(./../hw_library/fully_connected.h:124:10) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fully_connected.h:78:20) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:121:9) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fully_connected.h:96:20) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fully_connected.h:78:20) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:121:9) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fully_connected.h:96:20) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 8.444 seconds; current allocated memory: 623.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_105_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_149_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_105_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_149_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.03 seconds; current allocated memory: 631.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 632.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 632.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 632.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('IFM_size_0', ./../hw_library/axi_dma_slave.h:42) [49]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 632.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 633.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 633.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 633.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 634.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 634.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 634.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 634.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 634.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 634.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 636.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 636.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 639.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 639.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 639.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 639.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 640.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 640.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 640.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 640.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 641.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 641.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 642.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 642.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 642.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 642.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 643.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 643.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 644.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 644.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 645.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 645.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.387 seconds; current allocated memory: 653.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 653.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 653.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 653.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.785 seconds; current allocated memory: 653.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 653.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49 seconds. CPU system time: 0 seconds. Elapsed time: 60.181 seconds; current allocated memory: 678.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.506 seconds; current allocated memory: 678.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 678.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 678.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 678.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 678.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 678.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 678.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 678.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 678.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 678.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 678.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 678.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 678.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 678.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 678.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 678.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 678.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 679.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 679.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [60]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:105) on local variable 'phi_urem' [63]  (0.000 ns)
	'add' operation 10 bit ('add_ln105_4', ./../hw_library/fully_connected.h:105) [266]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln105_2', ./../hw_library/fully_connected.h:105) [267]  (1.731 ns)
	'select' operation 10 bit ('select_ln105', ./../hw_library/fully_connected.h:105) [268]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fully_connected.h:105) of variable 'select_ln105', ./../hw_library/fully_connected.h:105 on local variable 'phi_urem' [271]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.294 seconds; current allocated memory: 681.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 681.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77 seconds. CPU system time: 0 seconds. Elapsed time: 93.693 seconds; current allocated memory: 715.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 14.708 seconds; current allocated memory: 715.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:79 [64]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:79) on local variable 'j', ./../hw_library/fully_connected.h:79 [72]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fully_connected.h:79) [77]  (1.731 ns)
	'select' operation 10 bit ('select_ln78', ./../hw_library/fully_connected.h:78) [78]  (0.687 ns)
	'add' operation 10 bit ('add_ln79', ./../hw_library/fully_connected.h:79) [285]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of variable 'add_ln79', ./../hw_library/fully_connected.h:79 on local variable 'j', ./../hw_library/fully_connected.h:79 [288]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.782 seconds; current allocated memory: 715.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 715.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 715.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 715.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:143) [164]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 715.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 715.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [32]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fully_connected.h:105) on local variable 'phi_urem' [35]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_6', ./../hw_library/fully_connected.h:105) [140]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_3', ./../hw_library/fully_connected.h:105) [141]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fully_connected.h:105) [142]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fully_connected.h:105) of variable 'select_ln105', ./../hw_library/fully_connected.h:105 on local variable 'phi_urem' [145]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 715.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 715.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_98) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.202 seconds; current allocated memory: 716.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 716.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:79 [36]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:79) on local variable 'j', ./../hw_library/fully_connected.h:79 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fully_connected.h:79) [49]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fully_connected.h:78) [50]  (0.968 ns)
	'urem' operation 4 bit ('urem_ln79', ./../hw_library/fully_connected.h:79) [76]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 716.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 717.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 717.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 717.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:143) [109]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 718.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 718.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 718.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 718.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 719.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 719.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.28 seconds; current allocated memory: 719.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 719.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 720.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 720.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 722.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 724.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 726.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 727.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 728.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 730.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.42 seconds; current allocated memory: 731.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 734.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.407 seconds; current allocated memory: 739.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 742.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.186 seconds; current allocated memory: 746.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 748.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.493 seconds; current allocated memory: 750.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 750.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 752.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.837 seconds; current allocated memory: 754.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.11 seconds; current allocated memory: 758.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 761.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 765.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.316 seconds; current allocated memory: 773.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 774.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.104 seconds; current allocated memory: 797.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 7 seconds. Elapsed time: 13.074 seconds; current allocated memory: 835.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.511 seconds; current allocated memory: 835.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 839.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.308 seconds; current allocated memory: 842.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 843.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 844.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 845.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 846.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.847 seconds; current allocated memory: 849.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.121 seconds; current allocated memory: 853.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'FC_1u_800u_500u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 15028.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_6ns_5_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.893 seconds; current allocated memory: 883.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_6ns_5_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 8 seconds. Elapsed time: 14.562 seconds; current allocated memory: 929.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.14 seconds; current allocated memory: 929.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEcfu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbRq' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.372 seconds; current allocated memory: 931.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 934.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_5ns_4_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.647 seconds; current allocated memory: 940.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_4_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.102 seconds; current allocated memory: 950.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.185 seconds; current allocated memory: 953.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_p_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_p_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEEScqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_19_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_18_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_17_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_p_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_p_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEEScBy' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_7ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cgu' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_crw' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.122 seconds; current allocated memory: 956.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 959.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 961.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 962.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.706 seconds; current allocated memory: 963.531 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 9.835 seconds; current allocated memory: 969.305 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.432 seconds; current allocated memory: 992.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 213 seconds. CPU system time: 35 seconds. Elapsed time: 416.087 seconds; current allocated memory: 873.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 872.671 seconds; current allocated memory: 26.812 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 123.246 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:21:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:22:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:138:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:139:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:140:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.76 seconds; current allocated memory: 127.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,733 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,665 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,655 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,638 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,635 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,737 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,171 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,166 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,644 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:121:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:121:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 5 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:121:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 12 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:120:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:120:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:120:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:120:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fully_connected.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fully_connected.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fully_connected.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fully_connected.h:18:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 26.692 seconds; current allocated memory: 129.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 129.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.417 seconds; current allocated memory: 143.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.582 seconds; current allocated memory: 155.316 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (./../hw_library/fully_connected.h:21:24)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (./../hw_library/fully_connected.h:21:24)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 8.416 seconds; current allocated memory: 187.676 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_80_1'(./../hw_library/fully_connected.h:80:20) and 'VITIS_LOOP_81_2'(./../hw_library/fully_connected.h:81:21) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:117:9) and 'L3'(./../hw_library/fully_connected.h:119:10) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_80_1'(./../hw_library/fully_connected.h:80:20) and 'VITIS_LOOP_81_2'(./../hw_library/fully_connected.h:81:21) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:117:9) and 'L3'(./../hw_library/fully_connected.h:119:10) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (./../hw_library/fully_connected.h:80:20) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:117:9) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fully_connected.h:96:20) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (./../hw_library/fully_connected.h:80:20) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:117:9) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fully_connected.h:96:20) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.727 seconds; current allocated memory: 602.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_104_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_141_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_104_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_141_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.842 seconds; current allocated memory: 609.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 610.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 610.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 610.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('IFM_size_0', ./../hw_library/axi_dma_slave.h:42) [49]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 610.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 611.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 611.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 611.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 612.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 612.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 612.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 613.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 613.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 613.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 615.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 615.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 618.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 618.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 618.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 618.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 619.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 619.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 619.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 619.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 619.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 619.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 620.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 620.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 620.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 620.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 622.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 622.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 622.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 623.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 623.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 623.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 631.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 631.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 631.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 631.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 631.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 631.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37 seconds. CPU system time: 0 seconds. Elapsed time: 49.498 seconds; current allocated memory: 655.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.515 seconds; current allocated memory: 655.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 655.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 655.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 655.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 655.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 655.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 655.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 656.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 656.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 656.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 656.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 656.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 656.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 656.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 656.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 656.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 656.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 657.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 658.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [44]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:104) on local variable 'phi_urem' [47]  (0.000 ns)
	'add' operation 10 bit ('add_ln104_2', ./../hw_library/fully_connected.h:104) [194]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln104_1', ./../hw_library/fully_connected.h:104) [195]  (1.731 ns)
	'select' operation 10 bit ('select_ln104', ./../hw_library/fully_connected.h:104) [196]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln104', ./../hw_library/fully_connected.h:104) of variable 'select_ln104', ./../hw_library/fully_connected.h:104 on local variable 'phi_urem' [199]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 659.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 659.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.904 seconds; current allocated memory: 670.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.721 seconds; current allocated memory: 670.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_80_1_VITIS_LOOP_81_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' consists of the following:
	'store' operation 0 bit ('j_write_ln81', ./../hw_library/fully_connected.h:81) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:81 [48]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:81) on local variable 'j', ./../hw_library/fully_connected.h:81 [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81', ./../hw_library/fully_connected.h:81) [61]  (1.731 ns)
	'select' operation 10 bit ('select_ln80', ./../hw_library/fully_connected.h:80) [62]  (0.687 ns)
	'add' operation 10 bit ('add_ln81', ./../hw_library/fully_connected.h:81) [216]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln81', ./../hw_library/fully_connected.h:81) of variable 'add_ln81', ./../hw_library/fully_connected.h:81 on local variable 'j', ./../hw_library/fully_connected.h:81 [219]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 670.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 671.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 671.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 671.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:135) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:135) [136]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 671.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 671.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [24]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fully_connected.h:104) on local variable 'phi_urem' [27]  (0.000 ns)
	'add' operation 9 bit ('add_ln104_4', ./../hw_library/fully_connected.h:104) [104]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln104_2', ./../hw_library/fully_connected.h:104) [105]  (1.823 ns)
	'select' operation 9 bit ('select_ln104', ./../hw_library/fully_connected.h:104) [106]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln104', ./../hw_library/fully_connected.h:104) of variable 'select_ln104', ./../hw_library/fully_connected.h:104 on local variable 'phi_urem' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 672.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 672.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln122_23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 674.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 674.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_80_1_VITIS_LOOP_81_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' consists of the following:
	'store' operation 0 bit ('j_write_ln81', ./../hw_library/fully_connected.h:81) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:81 [28]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:81) on local variable 'j', ./../hw_library/fully_connected.h:81 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81', ./../hw_library/fully_connected.h:81) [41]  (1.823 ns)
	'select' operation 9 bit ('select_ln80', ./../hw_library/fully_connected.h:80) [42]  (0.968 ns)
	'urem' operation 3 bit ('urem_ln81', ./../hw_library/fully_connected.h:81) [66]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 675.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 675.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 675.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 675.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:135) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:135) [93]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 675.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 675.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 675.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 675.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 676.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 676.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 676.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 676.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 677.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 678.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 680.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 681.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 682.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 684.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 685.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.651 seconds; current allocated memory: 688.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 689.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 691.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 696.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.896 seconds; current allocated memory: 700.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 704.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 706.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 707.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 708.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.512 seconds; current allocated memory: 709.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 712.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.365 seconds; current allocated memory: 716.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 719.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 723.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.757 seconds; current allocated memory: 730.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 732.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.799 seconds; current allocated memory: 755.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 5 seconds. Elapsed time: 9.949 seconds; current allocated memory: 794.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.867 seconds; current allocated memory: 794.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.538 seconds; current allocated memory: 798.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 801.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 802.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 804.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 804.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 805.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.972 seconds; current allocated memory: 808.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6' pipeline 'VITIS_LOOP_104_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_104_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 812.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'FC_1u_800u_500u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 6156.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_9ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_8_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 823.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_80_1_VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_6ns_5_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 5.025 seconds; current allocated memory: 840.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' pipeline 'VITIS_LOOP_141_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 842.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbZs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.791 seconds; current allocated memory: 845.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6' pipeline 'VITIS_LOOP_104_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_104_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 848.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 851.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_80_1_VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_4ns_3_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.412 seconds; current allocated memory: 856.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' pipeline 'VITIS_LOOP_141_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 859.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cdu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.307 seconds; current allocated memory: 861.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.557 seconds; current allocated memory: 864.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 866.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 866.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 869.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.435 seconds; current allocated memory: 875.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.535 seconds; current allocated memory: 897.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85 seconds. CPU system time: 20 seconds. Elapsed time: 257.221 seconds; current allocated memory: 777.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 1025.33 seconds; current allocated memory: 24.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 123.258 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:20:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:21:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:137:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:138:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:139:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.772 seconds; current allocated memory: 127.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,733 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,665 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,655 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,638 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,635 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,597 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,737 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,171 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,166 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,644 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:119:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:119:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 5 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:119:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 12 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:118:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:118:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:118:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:118:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fully_connected.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fully_connected.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fully_connected.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fully_connected.h:17:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.315 seconds; current allocated memory: 130.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 130.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 143.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.13 seconds; current allocated memory: 155.465 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (./../hw_library/fully_connected.h:20:39)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 500u, 10u>' (./../hw_library/fully_connected.h:20:39)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.177 seconds; current allocated memory: 188.055 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fully_connected.h:78:26) and 'VITIS_LOOP_79_2'(./../hw_library/fully_connected.h:79:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:114:24) and 'L3'(./../hw_library/fully_connected.h:117:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fully_connected.h:78:26) and 'VITIS_LOOP_79_2'(./../hw_library/fully_connected.h:79:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:114:24) and 'L3'(./../hw_library/fully_connected.h:117:28) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fully_connected.h:78:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:114:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_3' (./../hw_library/fully_connected.h:94:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fully_connected.h:78:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:114:24) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_3' (./../hw_library/fully_connected.h:94:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.109 seconds; current allocated memory: 602.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_101_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_141_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_101_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_141_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.023 seconds; current allocated memory: 608.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 610.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 610.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 610.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('IFM_size_0', ./../hw_library/axi_dma_slave.h:42) [49]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 610.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 610.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 610.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 611.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 612.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 612.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 612.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 612.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 613.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 613.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 615.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 615.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 618.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 618.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 618.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 618.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 618.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 619.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 619.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 619.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 619.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 619.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 620.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 620.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 621.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 621.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 621.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 621.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 622.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 622.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 623.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 623.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 630.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 630.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 630.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 630.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 631.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 631.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32 seconds. CPU system time: 1 seconds. Elapsed time: 51.239 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.011 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.205 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 655.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 655.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 656.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 656.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 656.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 656.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 657.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 657.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [44]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:101) on local variable 'phi_urem' [47]  (0.000 ns)
	'add' operation 10 bit ('add_ln101_2', ./../hw_library/fully_connected.h:101) [194]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln101_1', ./../hw_library/fully_connected.h:101) [195]  (1.731 ns)
	'select' operation 10 bit ('select_ln101', ./../hw_library/fully_connected.h:101) [196]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln101', ./../hw_library/fully_connected.h:101) of variable 'select_ln101', ./../hw_library/fully_connected.h:101 on local variable 'phi_urem' [199]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 658.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 658.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.909 seconds; current allocated memory: 670.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 670.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:79 [48]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:79) on local variable 'j', ./../hw_library/fully_connected.h:79 [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fully_connected.h:79) [61]  (1.731 ns)
	'select' operation 10 bit ('select_ln78', ./../hw_library/fully_connected.h:78) [62]  (0.687 ns)
	'add' operation 10 bit ('add_ln79', ./../hw_library/fully_connected.h:79) [216]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of variable 'add_ln79', ./../hw_library/fully_connected.h:79 on local variable 'j', ./../hw_library/fully_connected.h:79 [219]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 671.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 671.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 671.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 671.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:133) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:133) [136]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 671.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 671.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [24]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fully_connected.h:101) on local variable 'phi_urem' [27]  (0.000 ns)
	'add' operation 9 bit ('add_ln101_4', ./../hw_library/fully_connected.h:101) [104]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln101_2', ./../hw_library/fully_connected.h:101) [105]  (1.823 ns)
	'select' operation 9 bit ('select_ln101', ./../hw_library/fully_connected.h:101) [106]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln101', ./../hw_library/fully_connected.h:101) of variable 'select_ln101', ./../hw_library/fully_connected.h:101 on local variable 'phi_urem' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 672.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 672.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln120_23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 674.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 674.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fully_connected.h:79) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:79 [28]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:79) on local variable 'j', ./../hw_library/fully_connected.h:79 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fully_connected.h:79) [41]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fully_connected.h:78) [42]  (0.968 ns)
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fully_connected.h:79) [66]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 675.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 675.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 675.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 675.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:133) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:133) [93]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 676.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 676.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 676.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 676.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 676.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 676.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 677.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 677.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 677.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 678.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 680.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 681.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 683.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 684.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 686.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 688.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 689.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.529 seconds; current allocated memory: 692.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 697.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 699.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 703.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 706.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 707.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 708.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 710.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.516 seconds; current allocated memory: 712.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 716.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 719.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 723.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.904 seconds; current allocated memory: 731.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 733.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.557 seconds; current allocated memory: 756.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 10.706 seconds; current allocated memory: 795.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 795.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.562 seconds; current allocated memory: 798.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 801.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 802.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 803.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 804.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.815 seconds; current allocated memory: 805.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 808.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6' pipeline 'VITIS_LOOP_101_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_101_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 811.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'FC_1u_800u_500u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 6150.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_9ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_8_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 823.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_6ns_5_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.958 seconds; current allocated memory: 840.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7' pipeline 'VITIS_LOOP_141_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_141_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 842.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbZs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.126 seconds; current allocated memory: 845.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6' pipeline 'VITIS_LOOP_101_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_101_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 848.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.199 seconds; current allocated memory: 852.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_4ns_3_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 857.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7' pipeline 'VITIS_LOOP_141_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_141_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 859.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_cdu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b0s' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_b7t' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.518 seconds; current allocated memory: 862.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.673 seconds; current allocated memory: 864.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 866.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 867.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.791 seconds; current allocated memory: 869.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.24 seconds; current allocated memory: 874.801 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.571 seconds; current allocated memory: 896.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70 seconds. CPU system time: 15 seconds. Elapsed time: 250.409 seconds; current allocated memory: 777.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 1979.16 seconds; current allocated memory: 17.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 136.375 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.055 seconds; current allocated memory: 140.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,246 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,616 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,557 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,547 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,489 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,489 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,489 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,489 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,530 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,527 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,489 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,661 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,194 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,189 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,667 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 2 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 6 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 500u, 10u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj500ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.827 seconds; current allocated memory: 143.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 143.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.163 seconds; current allocated memory: 155.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 166.309 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (./../hw_library/fully_connected.h:18:38)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.398 seconds; current allocated memory: 198.094 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.244 seconds; current allocated memory: 607.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.516 seconds; current allocated memory: 614.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 615.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 615.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 615.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 615.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 615.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 616.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 616.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 617.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 617.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 617.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 617.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 617.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 618.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 619.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 620.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 623.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 623.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 623.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 623.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 624.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 624.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 624.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 624.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 624.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 624.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 624.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 625.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 625.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 625.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 627.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 627.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 627.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 628.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 628.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 628.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.685 seconds; current allocated memory: 635.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 636.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 636.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 636.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 636.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 636.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21 seconds. CPU system time: 1 seconds. Elapsed time: 53.026 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.692 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.542 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 661.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 661.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 662.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 662.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [32]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:99) on local variable 'phi_urem' [35]  (0.000 ns)
	'add' operation 10 bit ('add_ln99_2', ./../hw_library/fully_connected.h:99) [140]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln99_1', ./../hw_library/fully_connected.h:99) [141]  (1.731 ns)
	'select' operation 10 bit ('select_ln99', ./../hw_library/fully_connected.h:99) [142]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln99', ./../hw_library/fully_connected.h:99) of variable 'select_ln99', ./../hw_library/fully_connected.h:99 on local variable 'phi_urem' [145]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 663.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 663.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 667.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 667.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [36]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [49]  (1.731 ns)
	'select' operation 10 bit ('select_ln76', ./../hw_library/fully_connected.h:76) [50]  (0.687 ns)
	'add' operation 10 bit ('add_ln77', ./../hw_library/fully_connected.h:77) [160]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of variable 'add_ln77', ./../hw_library/fully_connected.h:77 on local variable 'j', ./../hw_library/fully_connected.h:77 [163]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 668.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 669.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 669.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 669.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [109]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 670.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 670.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [16]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fully_connected.h:99) on local variable 'phi_urem' [19]  (0.000 ns)
	'add' operation 9 bit ('add_ln99_4', ./../hw_library/fully_connected.h:99) [68]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln99_2', ./../hw_library/fully_connected.h:99) [69]  (1.823 ns)
	'select' operation 9 bit ('select_ln99', ./../hw_library/fully_connected.h:99) [70]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln99', ./../hw_library/fully_connected.h:99) of variable 'select_ln99', ./../hw_library/fully_connected.h:99 on local variable 'phi_urem' [73]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 670.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 670.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 671.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 671.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [20]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [33]  (1.823 ns)
	'select' operation 9 bit ('select_ln76', ./../hw_library/fully_connected.h:76) [34]  (0.968 ns)
	'urem' operation 2 bit ('urem_ln77', ./../hw_library/fully_connected.h:77) [52]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 671.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 672.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 672.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 672.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [77]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 673.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 673.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 673.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 673.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 673.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 674.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 674.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 674.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 674.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 675.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.921 seconds; current allocated memory: 677.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 678.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 680.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 681.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 682.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.775 seconds; current allocated memory: 684.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 684.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.916 seconds; current allocated memory: 684.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 688.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 692.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.215 seconds; current allocated memory: 696.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.584 seconds; current allocated memory: 699.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 699.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 700.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 702.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 704.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.344 seconds; current allocated memory: 708.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 711.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 715.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.093 seconds; current allocated memory: 723.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 724.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.363 seconds; current allocated memory: 747.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 4 seconds. Elapsed time: 12.947 seconds; current allocated memory: 786.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 786.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.015 seconds; current allocated memory: 790.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.412 seconds; current allocated memory: 793.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 795.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.33 seconds; current allocated memory: 795.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 796.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 797.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 800.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 804.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_9ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 809.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.349 seconds; current allocated memory: 816.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 818.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_p_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEbNq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_9ns_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbDo' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.699 seconds; current allocated memory: 821.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 824.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 826.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.194 seconds; current allocated memory: 829.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.789 seconds; current allocated memory: 831.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_BRAM_1R1W' to 'FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bTr' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_9ns_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bOq' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_bRq' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 833.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 836.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 837.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 838.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.797 seconds; current allocated memory: 840.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.418 seconds; current allocated memory: 846.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.716 seconds; current allocated memory: 867.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52 seconds. CPU system time: 14 seconds. Elapsed time: 252.456 seconds; current allocated memory: 734.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 925.962 seconds; current allocated memory: 23.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 161.387 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.316 seconds; current allocated memory: 166.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,564 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,509 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,499 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,482 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,479 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,441 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,105 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,694 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,689 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,167 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 3 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 4 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 4 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.861 seconds; current allocated memory: 168.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 168.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.411 seconds; current allocated memory: 180.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.048 seconds; current allocated memory: 190.297 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1u, 800u, 500u>' (./../hw_library/fully_connected.h:18:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.032 seconds; current allocated memory: 221.777 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.726 seconds; current allocated memory: 627.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 634.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 635.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 635.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 635.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('IFM_size_0', ./../hw_library/axi_dma_slave.h:42) [49]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 636.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 636.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 636.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 636.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln126', ./../hw_library/stream_convolution_slideWindow.h:126) [44]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 638.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 638.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 638.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 638.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 638.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 638.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 640.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 641.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 644.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 644.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 644.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 644.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 645.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 645.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 645.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 645.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 645.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 645.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 646.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 646.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 646.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 646.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 647.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 647.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 648.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 649.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 649.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 649.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.634 seconds; current allocated memory: 657.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 657.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 657.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 657.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 658.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 658.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 40 seconds. CPU system time: 1 seconds. Elapsed time: 46.943 seconds; current allocated memory: 681.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.135 seconds; current allocated memory: 681.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 681.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 681.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 681.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 681.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 681.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 681.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 681.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 681.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 681.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 681.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 682.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 682.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 682.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 682.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 682.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 682.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 683.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 683.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 684.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 684.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 684.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 685.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 686.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 686.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 686.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 686.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [81]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 687.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 687.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 687.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 687.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 687.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 687.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [16]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [29]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [31]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [35]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [36]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [45]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 688.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 688.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 688.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 688.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 689.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 689.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 689.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 689.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 689.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 690.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 690.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 690.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 691.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 691.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 693.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 695.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.39 seconds; current allocated memory: 696.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 697.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 699.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 701.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 702.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 705.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.063 seconds; current allocated memory: 710.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 713.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.253 seconds; current allocated memory: 717.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 720.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 721.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 722.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.724 seconds; current allocated memory: 723.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 725.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 730.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 733.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.228 seconds; current allocated memory: 737.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.941 seconds; current allocated memory: 744.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 745.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.182 seconds; current allocated memory: 768.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 5 seconds. Elapsed time: 9.187 seconds; current allocated memory: 807.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 807.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 811.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 815.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 816.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 816.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 817.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.43 seconds; current allocated memory: 819.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 822.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 825.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_9ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 827.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 830.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 832.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 833.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 836.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 837.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 839.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 840.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_A_1_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 841.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 844.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 845.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 845.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.839 seconds; current allocated memory: 848.430 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.822 seconds; current allocated memory: 854.031 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.009 seconds; current allocated memory: 873.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 83 seconds. CPU system time: 16 seconds. Elapsed time: 214.959 seconds; current allocated memory: 715.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 659.347 seconds; current allocated memory: 21.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 123.551 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.248 seconds; current allocated memory: 127.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,893 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,166 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,551 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,497 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,487 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,429 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,429 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,429 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,429 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,470 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,467 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,429 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,038 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,638 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,633 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,111 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 2 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 25 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fixed_point_stream_convolution.h:121:9 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=27 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 27 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.444 seconds; current allocated memory: 130.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 130.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.084 seconds; current allocated memory: 142.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 151.727 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...25 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.902 seconds; current allocated memory: 183.211 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.343 seconds; current allocated memory: 589.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2' to 'SMM_1u_25u_20u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.444 seconds; current allocated memory: 596.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 597.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 597.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 597.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 598.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 598.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 598.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 598.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 599.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 599.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 600.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 600.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 600.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 600.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln130_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 602.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 602.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [63]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [73]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [74]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [79]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [113]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 605.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 605.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 606.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 606.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [140]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 606.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 606.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 606.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 606.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 607.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 607.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 608.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 608.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 608.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 608.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 609.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 609.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 610.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 610.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 611.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 611.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 618.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 619.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 619.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 619.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [64]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [67]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [284]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [285]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [286]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [289]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 619.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 619.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 46 seconds. CPU system time: 0 seconds. Elapsed time: 55.338 seconds; current allocated memory: 643.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.823 seconds; current allocated memory: 643.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [68]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [81]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [82]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [124]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.808 seconds; current allocated memory: 643.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 643.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 643.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 643.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [176]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 643.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 643.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 643.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 643.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 644.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 644.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 644.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 644.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.141 seconds; current allocated memory: 644.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 644.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 645.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 645.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 645.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 645.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [16]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:99) on local variable 'phi_urem' [19]  (0.000 ns)
	'add' operation 10 bit ('add_ln99_2', ./../hw_library/fully_connected.h:99) [68]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln99_1', ./../hw_library/fully_connected.h:99) [69]  (1.731 ns)
	'select' operation 10 bit ('select_ln99', ./../hw_library/fully_connected.h:99) [70]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln99', ./../hw_library/fully_connected.h:99) of variable 'select_ln99', ./../hw_library/fully_connected.h:99 on local variable 'phi_urem' [73]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 645.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 645.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 646.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 646.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [20]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [33]  (1.731 ns)
	'select' operation 10 bit ('select_ln76', ./../hw_library/fully_connected.h:76) [34]  (0.687 ns)
	'add' operation 10 bit ('add_ln77', ./../hw_library/fully_connected.h:77) [88]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of variable 'add_ln77', ./../hw_library/fully_connected.h:77 on local variable 'j', ./../hw_library/fully_connected.h:77 [91]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 647.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 648.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 648.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [77]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 649.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 649.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 649.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 649.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 649.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 649.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [16]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [29]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [31]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [35]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [36]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [45]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 650.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 650.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 650.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 650.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 651.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 651.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 651.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 652.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 652.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 652.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 652.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 652.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 653.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 653.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 655.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.324 seconds; current allocated memory: 657.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 658.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 659.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 660.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 663.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 664.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 667.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.084 seconds; current allocated memory: 672.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 675.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESzec' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_A_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 679.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.582 seconds; current allocated memory: 682.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 682.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 684.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 685.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 688.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 692.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.806 seconds; current allocated memory: 694.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 699.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.723 seconds; current allocated memory: 706.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 707.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'L2_L3' in module 'SMM_1u_500u_50u_Pipeline_L2_L3'. Estimated max control fanout for pipeline is 10100.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_5ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_5ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_41_5_8_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.727 seconds; current allocated memory: 730.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 6 seconds. Elapsed time: 11.15 seconds; current allocated memory: 770.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 770.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EELf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EENgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EERg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_24_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_25_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_26_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_24_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_25_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_26_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.738 seconds; current allocated memory: 773.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.048 seconds; current allocated memory: 776.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 777.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 778.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 779.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 780.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 783.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.325 seconds; current allocated memory: 786.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_9ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_10ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 788.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_9ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_3ns_2_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 791.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.673 seconds; current allocated memory: 794.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbsm' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 795.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 797.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 798.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 800.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 801.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_A_1_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 803.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 805.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 806.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 807.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.494 seconds; current allocated memory: 809.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.235 seconds; current allocated memory: 814.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.745 seconds; current allocated memory: 835.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 94 seconds. CPU system time: 19 seconds. Elapsed time: 217.256 seconds; current allocated memory: 714.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 849.778 seconds; current allocated memory: 16.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 124.309 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:19:46)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:20:46)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.931 seconds; current allocated memory: 129.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,750 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,268 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,227 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,217 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,201 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,197 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,842 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,190 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,207 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 500u, 10u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 2 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 12 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 12 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'void FC<1u, 800u, 500u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fully_connected.h:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ2FCILj1ELj800ELj500EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 3 on dimension 2. (./../hw_library/fully_connected.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.911 seconds; current allocated memory: 131.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 131.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 142.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.901 seconds; current allocated memory: 149.875 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.94 seconds; current allocated memory: 179.516 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.679 seconds; current allocated memory: 578.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2_L3' to 'SMM_1u_25u_20u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2_L3' to 'FC_1u_500u_10u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.362 seconds; current allocated memory: 584.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 585.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 586.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 586.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('IFM_size_0', ./../hw_library/axi_dma_slave.h:42) [49]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 586.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 586.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 586.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 586.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'add' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [60]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 588.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 588.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 588.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 588.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.021 seconds; current allocated memory: 590.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 590.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 592.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 592.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [61]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [71]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [72]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [77]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [80]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [110]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 595.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 595.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 595.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 595.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [160]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 595.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 595.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 595.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 595.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 596.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 596.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 596.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 596.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 597.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 597.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 598.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 598.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 599.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 599.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 600.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 600.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.566 seconds; current allocated memory: 607.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 607.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 608.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 608.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [44]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [47]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [194]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [195]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [196]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [199]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 608.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.223 seconds; current allocated memory: 608.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.586 seconds; current allocated memory: 618.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 618.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [48]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [61]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [62]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [96]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 618.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 618.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 618.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 618.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [133]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 618.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 618.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 619.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 619.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 619.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 619.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 619.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 620.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 620.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 620.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 621.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 621.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 621.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 622.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [16]  (1.588 ns)
	'load' operation 10 bit ('phi_urem_load', ./../hw_library/fully_connected.h:99) on local variable 'phi_urem' [19]  (0.000 ns)
	'add' operation 10 bit ('add_ln99_2', ./../hw_library/fully_connected.h:99) [68]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln99_1', ./../hw_library/fully_connected.h:99) [69]  (1.731 ns)
	'select' operation 10 bit ('select_ln99', ./../hw_library/fully_connected.h:99) [70]  (0.687 ns)
	'store' operation 0 bit ('phi_urem_write_ln99', ./../hw_library/fully_connected.h:99) of variable 'select_ln99', ./../hw_library/fully_connected.h:99 on local variable 'phi_urem' [73]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 622.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 622.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.217 seconds; current allocated memory: 623.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 623.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.325 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [20]  (1.588 ns)
	'load' operation 10 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [33]  (1.731 ns)
	'select' operation 10 bit ('select_ln76', ./../hw_library/fully_connected.h:76) [34]  (0.687 ns)
	'add' operation 10 bit ('add_ln77', ./../hw_library/fully_connected.h:77) [88]  (1.731 ns)
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of variable 'add_ln77', ./../hw_library/fully_connected.h:77 on local variable 'j', ./../hw_library/fully_connected.h:77 [91]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 624.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 624.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 624.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 624.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [77]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 625.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 625.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 625.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 625.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 625.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 626.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [16]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [29]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [31]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [35]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [36]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [45]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 626.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 626.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 627.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 627.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 627.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 627.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 628.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 628.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 628.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 629.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 629.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 629.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 629.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 630.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.651 seconds; current allocated memory: 632.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 634.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.385 seconds; current allocated memory: 635.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 636.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.197 seconds; current allocated memory: 637.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 640.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 642.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 646.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.065 seconds; current allocated memory: 651.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.568 seconds; current allocated memory: 654.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESWhU' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intzec' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 659.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.799 seconds; current allocated memory: 662.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 663.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 665.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 666.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 668.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.89 seconds; current allocated memory: 672.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 675.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 679.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.873 seconds; current allocated memory: 686.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 687.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_8_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_6ns_5_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.921 seconds; current allocated memory: 699.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.766 seconds; current allocated memory: 717.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.93 seconds; current allocated memory: 718.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbun' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_7ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inXh4' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbek' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.973 seconds; current allocated memory: 721.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 723.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 724.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 726.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 727.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 728.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.848 seconds; current allocated memory: 732.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.009 seconds; current allocated memory: 735.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_9ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_10ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 738.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_9ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_3ns_2_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.159 seconds; current allocated memory: 740.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 742.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_BRAM_1R1W' to 'FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbAo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbvn' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbyn' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.505 seconds; current allocated memory: 744.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 746.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 747.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 749.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 750.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_500u_10u_s_A_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 752.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 753.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.36 seconds; current allocated memory: 754.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 755.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.743 seconds; current allocated memory: 758.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.985 seconds; current allocated memory: 763.520 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.147 seconds; current allocated memory: 782.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 16 seconds. Elapsed time: 207.969 seconds; current allocated memory: 661.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 783.985 seconds; current allocated memory: 19.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 122.996 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:19:46)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:20:46)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.746 seconds; current allocated memory: 127.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,705 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,231 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,192 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,108 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,147 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,144 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,106 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,674 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,045 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,062 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,543 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 12 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 12 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fully_connected.h:112:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=17 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 17 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Complete partitioning on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.212 seconds; current allocated memory: 129.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 129.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.454 seconds; current allocated memory: 140.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 147.492 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.879 seconds; current allocated memory: 177.465 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.375 seconds; current allocated memory: 575.152 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2_L3' to 'SMM_1u_25u_20u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2' to 'FC_1u_500u_10u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.486 seconds; current allocated memory: 581.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 582.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 582.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 582.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 583.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 583.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 583.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 583.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln126', ./../hw_library/stream_convolution_slideWindow.h:126) [44]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 584.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 584.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 585.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 585.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 587.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 587.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 589.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 589.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (9.091 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('i_6_write_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) of constant 0 on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [61]  (1.588 ns)
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [71]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [72]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [77]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [80]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [110]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.282 seconds; current allocated memory: 591.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 591.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 591.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 591.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [160]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 592.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 592.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 592.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 592.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 592.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 592.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 593.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 593.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 594.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 594.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 595.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 595.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 596.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 596.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 597.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 597.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.324 seconds; current allocated memory: 604.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 604.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 604.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 604.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [44]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [47]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [194]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [195]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [196]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [199]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 605.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 605.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.3 seconds; current allocated memory: 615.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 615.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [48]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [61]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [62]  (0.968 ns)
	'urem' operation 5 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [96]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 615.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 615.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 615.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 615.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [133]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 615.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 615.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 615.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 615.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 615.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 615.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 616.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 616.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 616.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 616.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 616.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 617.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 618.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 618.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 618.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 618.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 618.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 619.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 619.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 619.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 619.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 620.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 620.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 620.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 620.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 620.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 621.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 621.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [14]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [27]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [29]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [31]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [32]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [37]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 621.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 622.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 622.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 622.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [63]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 623.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 623.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 623.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 623.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 623.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 623.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 624.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 624.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 625.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 625.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 627.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 629.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 630.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 631.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 632.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 635.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 637.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.741 seconds; current allocated memory: 641.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 647.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.778 seconds; current allocated memory: 650.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_17_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_18_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEEStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_19_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_20_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_21_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_22_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_23_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_17_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_18_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_19_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_20_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_21_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_22_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_23_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_p_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEESWhU' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intzec' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.764 seconds; current allocated memory: 655.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 658.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 659.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 659.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 661.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.616 seconds; current allocated memory: 663.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.136 seconds; current allocated memory: 668.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.32 seconds; current allocated memory: 670.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 675.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.939 seconds; current allocated memory: 682.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 684.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_6ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_6ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_8_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_6ns_5_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.466 seconds; current allocated memory: 694.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_5_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.467 seconds; current allocated memory: 712.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 713.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_in6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EE9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEbun' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_7ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inXh4' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inbek' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 717.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 720.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.397 seconds; current allocated memory: 720.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 721.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.399 seconds; current allocated memory: 722.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 724.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 727.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 731.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.697 seconds; current allocated memory: 732.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.773 seconds; current allocated memory: 734.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 735.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.32 seconds; current allocated memory: 739.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 739.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 740.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 740.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 741.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 743.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.291 seconds; current allocated memory: 744.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 745.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.356 seconds; current allocated memory: 747.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.319 seconds; current allocated memory: 749.840 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.8 seconds; current allocated memory: 755.105 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.095 seconds; current allocated memory: 773.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 13 seconds. Elapsed time: 172.515 seconds; current allocated memory: 653.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 665.395 seconds; current allocated memory: 18.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 122.941 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet_wrapper.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:45:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:46:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:47:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:59:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:60:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_slave.h:61:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:54:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:55:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:56:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:70:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:71:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/axi_dma_master.h:72:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:105:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:128:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:186:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:187:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/stream_convolution_slideWindow.h:188:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:17:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:18:9)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:19:46)
WARNING: [HLS 207-5566] unexpected pragma argument '(', expects identifier (./../hw_library/fixed_point_stream_convolution.h:20:46)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:146:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:147:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fixed_point_stream_convolution.h:148:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:120:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:122:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:191:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:192:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/pool.h:193:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:18:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:19:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:133:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:134:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./../hw_library/fully_connected.h:135:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../hw_library/stream_convolution_slideWindow.h:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.147 seconds; current allocated memory: 127.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,901 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,513 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,063 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,024 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,014 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,940 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,979 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,976 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,938 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,994 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,005 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fully_connected.h:116:5)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_3' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:135:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_2' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:130:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:140:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_5' is marked as complete unroll implied by the pipeline pragma (./../hw_library/stream_convolution_slideWindow.h:158:23)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fully_connected.h:116:5) in function 'FC<1u, 800u, 500u>' completely with a factor of 1 (./../hw_library/fully_connected.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 50u, 8u>' completely with a factor of 50 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 50u, 8u>' completely with a factor of 4 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 500u, 50u>' completely with a factor of 6 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' completely with a factor of 20 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_3' (./../hw_library/pool.h:130:20) in function 'pool<2u, 20u, 24u>' completely with a factor of 20 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (./../hw_library/pool.h:124:21) in function 'pool<2u, 20u, 24u>' completely with a factor of 12 (./../hw_library/pool.h:64:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (./../hw_library/fixed_point_stream_convolution.h:126:5) in function 'SMM<1u, 25u, 20u>' completely with a factor of 6 (./../hw_library/fixed_point_stream_convolution.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (./../hw_library/stream_convolution_slideWindow.h:135:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_2' (./../hw_library/stream_convolution_slideWindow.h:130:24) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./../hw_library/stream_convolution_slideWindow.h:140:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_5' (./../hw_library/stream_convolution_slideWindow.h:158:23) in function 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' completely with a factor of 1 (./../hw_library/stream_convolution_slideWindow.h:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L2> at ./../hw_library/fully_connected.h:112:24 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_123_1> at ./../hw_library/pool.h:123:20 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=2' for array 'void SMM<1u, 25u, 20u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::A' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=11 dim=2' for array 'void SMM<1u, 500u, 50u>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, unsigned int, unsigned int, int)::B' due to pipeline pragma (./../hw_library/fixed_point_stream_convolution.h:125:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (./../hw_library/pool.h:119:6)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 11 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3SMMILj1ELj25ELj20EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A': Cyclic partitioning with factor 7 on dimension 2. (./../hw_library/fixed_point_stream_convolution.h:16:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (./../hw_library/pool.h:119:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.133 seconds; current allocated memory: 129.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 129.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 138.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 144.941 MB.
WARNING: [HLS 200-805] An internal stream 'connect_2' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'connect_5' (LeNet_wrapper.cpp:13) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'LeNet_wrapper' (LeNet_wrapper.cpp:4), detected/extracted 10 process function(s): 
	 'AXI_DMA_SLAVE'
	 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>'
	 'SMM<1u, 25u, 20u>'
	 'pool<2u, 20u, 24u>'
	 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>'
	 'SMM<1u, 500u, 50u>'
	 'pool<2u, 50u, 8u>'
	 'FC<1u, 800u, 500u>'
	 'FC<1u, 500u, 10u>'
	 'AXI_DMA_MASTER'.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 500u, 50u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SMM<1u, 25u, 20u>' (./../hw_library/fixed_point_stream_convolution.h:17:24)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.829 seconds; current allocated memory: 172.762 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 50u, 8u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_167_11'(./../hw_library/pool.h:167:24) and 'VITIS_LOOP_168_12'(./../hw_library/pool.h:168:25) in function 'pool<2u, 20u, 24u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 500u, 50u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_1'(./../hw_library/fixed_point_stream_convolution.h:78:20) and 'VITIS_LOOP_79_2'(./../hw_library/fixed_point_stream_convolution.h:79:21) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fixed_point_stream_convolution.h:121:9) and 'L3'(./../hw_library/fixed_point_stream_convolution.h:124:10) in function 'SMM<1u, 25u, 20u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(./../hw_library/fully_connected.h:112:24) and 'L3'(./../hw_library/fully_connected.h:114:28) in function 'FC<1u, 800u, 500u>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_1'(./../hw_library/fully_connected.h:76:26) and 'VITIS_LOOP_77_2'(./../hw_library/fully_connected.h:77:30) in function 'FC<1u, 500u, 10u>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 50u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_144_8' (./../hw_library/pool.h:144:25) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_6' (./../hw_library/pool.h:141:23) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (./../hw_library/pool.h:167:24) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_4' (./../hw_library/pool.h:139:21) in function 'pool<2u, 20u, 24u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 500u, 50u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (./../hw_library/fixed_point_stream_convolution.h:78:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fixed_point_stream_convolution.h:121:9) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_3' (./../hw_library/fixed_point_stream_convolution.h:96:20) in function 'SMM<1u, 25u, 20u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (./../hw_library/fully_connected.h:112:24) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 800u, 500u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (./../hw_library/fully_connected.h:76:26) in function 'FC<1u, 500u, 10u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_3' (./../hw_library/fully_connected.h:92:26) in function 'FC<1u, 500u, 10u>'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (./../hw_library/stream_convolution_slideWindow.h:107).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.523 seconds; current allocated memory: 565.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 1u, 28u, 20u, 24u, 0u>' to 'SCIG_5u_1u_28u_20u_24u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_L2_L3' to 'SMM_1u_25u_20u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 25u, 20u>' to 'SMM_1u_25u_20u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 20u, 24u>' to 'pool_2u_20u_24u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_189_6' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>_Pipeline_VITIS_LOOP_123_1' to 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'SCIG<5u, 20u, 12u, 50u, 8u, 0u>' to 'SCIG_5u_20u_12u_50u_8u_0u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_L2_L3' to 'SMM_1u_500u_50u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_149_7' to 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
WARNING: [SYN 201-103] Legalizing function name 'SMM<1u, 500u, 50u>' to 'SMM_1u_500u_50u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' to 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
WARNING: [SYN 201-103] Legalizing function name 'pool<2u, 50u, 8u>' to 'pool_2u_50u_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_L2_L3' to 'FC_1u_800u_500u_Pipeline_L2_L3'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 800u, 500u>' to 'FC_1u_800u_500u_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_L2' to 'FC_1u_500u_10u_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_136_7' to 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1u, 500u, 10u>' to 'FC_1u_500u_10u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.437 seconds; current allocated memory: 571.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 572.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 572.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 572.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_SLAVE' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_slave.h:56) [33]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 573.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 573.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 574.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 574.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (9.868 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln126', ./../hw_library/stream_convolution_slideWindow.h:126) [44]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln153', ./../hw_library/stream_convolution_slideWindow.h:153) [76]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp', ./../hw_library/stream_convolution_slideWindow.h:143) ('inp', ./../hw_library/stream_convolution_slideWindow.h:172) [128]  (0.000 ns)
	'store' operation 0 bit ('inp_write_ln117', ./../hw_library/stream_convolution_slideWindow.h:117) of variable 'inp' on local variable 'inp', ./../hw_library/stream_convolution_slideWindow.h:117 [129]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 575.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 575.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_1u_28u_20u_24u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [25]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 575.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 575.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.951 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [24]  (1.588 ns)
	'load' operation 5 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [27]  (0.000 ns)
	'add' operation 5 bit ('add_ln105_4', ./../hw_library/fixed_point_stream_convolution.h:105) [104]  (1.780 ns)
	'icmp' operation 1 bit ('icmp_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [105]  (1.780 ns)
	'select' operation 5 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [106]  (1.215 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [109]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 576.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 576.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 578.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 579.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.323 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [28]  (1.588 ns)
	'load' operation 5 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [41]  (1.780 ns)
	'select' operation 5 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [42]  (1.215 ns)
	'mul' operation 11 bit ('mul_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [51]  (3.740 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 580.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 580.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 580.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 580.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_25u_20u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [92]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 581.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 581.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 581.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 581.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 581.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 581.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 582.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 582.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 583.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 583.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [50]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [51]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [122]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [125]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 584.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 584.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_20u_24u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 585.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 585.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 585.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 585.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
WARNING: [HLS 200-880] The II Violation in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (loop 'VITIS_LOOP_123_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136) and fifo read operation ('inElem_tmp', ./../hw_library/stream_convolution_slideWindow.h:136) on port 'connect_3' (./../hw_library/stream_convolution_slideWindow.h:136).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 44, loop 'VITIS_LOOP_123_1'
WARNING: [HLS 200-871] Estimated clock period (7.670 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' consists of the following:
	'load' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [30]  (0.000 ns)
	'add' operation 32 bit ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [262]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln145', ./../hw_library/stream_convolution_slideWindow.h:145) [263]  (2.552 ns)
	'store' operation 0 bit ('inp_j_write_ln118', ./../hw_library/stream_convolution_slideWindow.h:118) of variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:144 on local variable 'inp_j', ./../hw_library/stream_convolution_slideWindow.h:118 [266]  (1.588 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.85 seconds; current allocated memory: 593.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 593.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SCIG_5u_20u_12u_50u_8u_0u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [27]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.536 seconds; current allocated memory: 593.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 593.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
WARNING: [HLS 200-871] Estimated clock period (7.790 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' consists of the following:
	'store' operation 0 bit ('phi_urem_write_ln0') of constant 0 on local variable 'phi_urem' [32]  (1.588 ns)
	'load' operation 9 bit ('phi_urem_load', ./../hw_library/fixed_point_stream_convolution.h:105) on local variable 'phi_urem' [35]  (0.000 ns)
	'add' operation 9 bit ('add_ln105_2', ./../hw_library/fixed_point_stream_convolution.h:105) [140]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln105_1', ./../hw_library/fixed_point_stream_convolution.h:105) [141]  (1.823 ns)
	'select' operation 9 bit ('select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) [142]  (0.968 ns)
	'store' operation 0 bit ('phi_urem_write_ln105', ./../hw_library/fixed_point_stream_convolution.h:105) of variable 'select_ln105', ./../hw_library/fixed_point_stream_convolution.h:105 on local variable 'phi_urem' [145]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.169 seconds; current allocated memory: 593.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 593.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.004 seconds; current allocated memory: 594.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 595.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
WARNING: [HLS 200-871] Estimated clock period (8.122 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' consists of the following:
	'store' operation 0 bit ('j_write_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [49]  (1.823 ns)
	'select' operation 9 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [50]  (0.968 ns)
	'urem' operation 4 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [76]  (3.743 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 596.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 596.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 596.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 596.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'SMM_1u_500u_50u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [109]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 597.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 597.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 597.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 597.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 597.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 598.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_8_VITIS_LOOP_145_9'
WARNING: [HLS 200-871] Estimated clock period (8.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' consists of the following:
	'load' operation 32 bit ('acc_load', ./../hw_library/pool.h:148) on array 'acc' [34]  (2.322 ns)
	'select' operation 32 bit ('reuse_select', ./../hw_library/pool.h:145) [36]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln148', ./../hw_library/pool.h:148) [37]  (2.552 ns)
	'select' operation 32 bit ('select_ln148', ./../hw_library/pool.h:148) [38]  (0.698 ns)
	'store' operation 0 bit ('acc_addr_write_ln148', ./../hw_library/pool.h:148) of variable 'select_ln148', ./../hw_library/pool.h:148 on array 'acc' [39]  (2.322 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 598.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 598.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 599.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 599.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_167_11_VITIS_LOOP_168_12'
WARNING: [HLS 200-871] Estimated clock period (7.390 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' consists of the following:
	'load' operation 32 bit ('outch_load', ./../hw_library/pool.h:168) on local variable 'outch', ./../hw_library/pool.h:168 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ./../hw_library/pool.h:168) [34]  (2.552 ns)
	'select' operation 32 bit ('select_ln167', ./../hw_library/pool.h:167) [35]  (0.698 ns)
	'add' operation 32 bit ('add_ln168', ./../hw_library/pool.h:168) [66]  (2.552 ns)
	'store' operation 0 bit ('outch_write_ln168', ./../hw_library/pool.h:168) of variable 'add_ln168', ./../hw_library/pool.h:168 on local variable 'outch', ./../hw_library/pool.h:168 [69]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 599.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 599.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_2u_50u_8u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 600.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'acc' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 601.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 601.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 601.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 602.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 602.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 602.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 602.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 603.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 603.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_800u_500u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [69]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 604.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 604.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 604.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 604.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 604.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 604.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_77_2'
WARNING: [HLS 200-871] Estimated clock period (7.965 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' consists of the following:
	'store' operation 0 bit ('j_write_ln77', ./../hw_library/fully_connected.h:77) of constant 0 on local variable 'j', ./../hw_library/fully_connected.h:77 [14]  (1.588 ns)
	'load' operation 9 bit ('j_load', ./../hw_library/fully_connected.h:77) on local variable 'j', ./../hw_library/fully_connected.h:77 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', ./../hw_library/fully_connected.h:77) [27]  (1.823 ns)
	'select' operation 4 bit ('select_ln76_2', ./../hw_library/fully_connected.h:76) [29]  (1.024 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fully_connected.h:76) [31]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fully_connected.h:76) [32]  (0.000 ns)
	'or' operation 1 bit ('or_ln79', ./../hw_library/fully_connected.h:79) [37]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 604.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 604.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 604.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 604.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'FC_1u_500u_10u_s' consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/fully_connected.h:130) [63]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 605.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 605.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 605.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 605.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 605.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 606.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (12.592ns)  of 'mul' operation 32 bit ('KER_size_0', ./../hw_library/axi_dma_master.h:67) exceeds the target cycle time (target cycle time: 10.000ns, clock uncertainty: 2.700ns, effective cycle time: 7.300ns).

WARNING: [HLS 200-871] Estimated clock period (12.592 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXI_DMA_MASTER' consists of the following:
	'mul' operation 32 bit ('OFM_size_0', ./../hw_library/axi_dma_master.h:51) [50]  (12.592 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 606.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 607.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 607.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 607.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 610.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 611.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 613.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 614.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.757 seconds; current allocated memory: 615.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_1u_28u_20u_24u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_1u_28u_20u_24u_0u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.715 seconds; current allocated memory: 617.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 619.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 622.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_4ns_3_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.006 seconds; current allocated memory: 627.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 629.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_25u_20u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_25u_20u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 631.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 633.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 634.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 635.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.378 seconds; current allocated memory: 636.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 639.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_20u_24u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_20u_24u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 643.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' pipeline 'VITIS_LOOP_189_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 645.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.734 seconds; current allocated memory: 650.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SCIG_5u_20u_12u_50u_8u_0u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SCIG_5u_20u_12u_50u_8u_0u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.902 seconds; current allocated memory: 657.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 658.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.226 seconds; current allocated memory: 663.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_5ns_4_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.962 seconds; current allocated memory: 671.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' pipeline 'VITIS_LOOP_149_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 673.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SMM_1u_500u_50u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_insc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_invdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_RAM_S2P_BRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_RAM_S2P_LUTRAM_1R1W' to 'SMM_1u_500u_50u_s_p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEKfY' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SMM_1u_500u_50u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.045 seconds; current allocated memory: 677.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 679.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 679.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline 'VITIS_LOOP_144_8_VITIS_LOOP_145_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 680.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' pipeline 'VITIS_LOOP_153_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 682.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline 'VITIS_LOOP_167_11_VITIS_LOOP_168_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 683.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_2u_50u_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'IFMCH_curr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IFMDim_curr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_2u_50u_8u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.399 seconds; current allocated memory: 686.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 690.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 691.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_10ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 692.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 694.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_800u_500u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_800u_500u_s'.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.299 seconds; current allocated memory: 697.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.533 seconds; current allocated memory: 697.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 698.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_76_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 699.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7' pipeline 'VITIS_LOOP_136_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 700.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1u_500u_10u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B_COL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B_ROW_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'OFMDim_current_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1u_500u_10u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 702.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 703.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 704.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 706.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet_wrapper/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet_wrapper' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for LeNet_wrapper
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_U(LeNet_wrapper_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'connect_6_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_7_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_8_U(LeNet_wrapper_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_25u_20u_U0_U(LeNet_wrapper_start_for_SMM_1u_25u_20u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_20u_24u_U0_U(LeNet_wrapper_start_for_pool_2u_20u_24u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U(LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SMM_1u_500u_50u_U0_U(LeNet_wrapper_start_for_SMM_1u_500u_50u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_2u_50u_8u_U0_U(LeNet_wrapper_start_for_pool_2u_50u_8u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_800u_500u_U0_U(LeNet_wrapper_start_for_FC_1u_800u_500u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1u_500u_10u_U0_U(LeNet_wrapper_start_for_FC_1u_500u_10u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMA_MASTER_U0_U(LeNet_wrapper_start_for_AXI_DMA_MASTER_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.033 seconds; current allocated memory: 708.645 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.853 seconds; current allocated memory: 712.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.579 seconds; current allocated memory: 729.594 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet_wrapper.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 79.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31 seconds. CPU system time: 13 seconds. Elapsed time: 176.995 seconds; current allocated memory: 609.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./LeNet_wrapper/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet_wrapper LeNet_wrapper 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/ip_lenet5 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip_lenet5/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 844.121 seconds; current allocated memory: 14.551 MB.
