User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/Area/SRAM/32KB/32KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 7146 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Area
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 64 x 32 x 16
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 2 Columns
Mux Level:
 - Senseamp Mux      : 2
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 207.395um x 36.608um = 41450.3um^2
 |--- Mat Area      = 3.24055um x 1.144um = 3.70719um^2   (243.985%)
 |--- Subarray Area = 1.49479um x 572nm = 855020nm^2   (264.467%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 44.69%
Timing:
 -  Read Latency = 58.8841ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 5.52279ps
 |--- Mat Latency    = 53.1902ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 49.596ps
       |--- Row Decoder Latency = 11.2105ps
       |--- Bitline Latency     = 15.1336ps,1.58769e+10s,1.1356e+10s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 19.264ps
       |--- Precharge Latency   = 8.78854ps
       |--- Read Pulse   = 0ps
 - Write Latency = 56.0371ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 2.7614ps
 |--- Mat Latency    = 53.1902ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 49.596ps
       |--- Row Decoder Latency = 11.2105ps
       |--- Charge Latency      = 1.47114ps
 - Read Bandwidth  = 339.17GB/s
 - Write Bandwidth = 322.607GB/s
Power:
 -  Read Dynamic Energy = 231.902pJ
 |--- TSV Dynamic Energy    = 228.093pJ
 |--- H-Tree Dynamic Energy = 3.52217pJ
 |--- Mat Dynamic Energy    = 0.00898131pJ per mat
    |--- Predecoder Dynamic Energy = 0.000171435pJ
    |--- Subarray Dynamic Energy   = 0.00220247pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000217419pJ
       |--- Mux Decoder Dynamic Energy = 0.000537471pJ
       |--- Senseamp Dynamic Energy    = 0.000363496pJ
       |--- Mux Dynamic Energy         = 0.000205405pJ
       |--- Precharge Dynamic Energy   = 0.000810203pJ
 - Write Dynamic Energy = 231.748pJ
 |--- TSV Dynamic Energy    = 228.093pJ
 |--- H-Tree Dynamic Energy = 3.52217pJ
 |--- Mat Dynamic Energy    = 0.00414956pJ per mat
    |--- Predecoder Dynamic Energy = 0.000171435pJ
    |--- Subarray Dynamic Energy   = 0.000994532pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000217419pJ
       |--- Mux Decoder Dynamic Energy = 0.000537471pJ
       |--- Mux Dynamic Energy         = 0.000205405pJ
 - Leakage Power = 14.0418uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 428.523pW per mat

Finished!
