<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p34" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_34{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_34{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_34{left:110px;bottom:1082px;letter-spacing:0.12px;}
#t4_34{left:173px;bottom:1082px;letter-spacing:0.14px;word-spacing:2.28px;}
#t5_34{left:334px;bottom:1082px;letter-spacing:0.14px;}
#t6_34{left:110px;bottom:1036px;letter-spacing:-0.19px;}
#t7_34{left:145px;bottom:1036px;letter-spacing:-0.17px;}
#t8_34{left:212px;bottom:1036px;letter-spacing:-0.18px;word-spacing:1.74px;}
#t9_34{left:110px;bottom:1015px;letter-spacing:-0.17px;word-spacing:2.36px;}
#ta_34{left:110px;bottom:994px;letter-spacing:-0.16px;word-spacing:2.05px;}
#tb_34{left:110px;bottom:973px;letter-spacing:-0.19px;word-spacing:1.6px;}
#tc_34{left:225px;bottom:942px;letter-spacing:0.12px;}
#td_34{left:709px;bottom:942px;}
#te_34{left:443px;bottom:924px;letter-spacing:-0.15px;word-spacing:1.27px;}
#tf_34{left:441px;bottom:907px;letter-spacing:-0.23px;}
#tg_34{left:324px;bottom:864px;letter-spacing:-0.14px;word-spacing:1.76px;}
#th_34{left:539px;bottom:864px;letter-spacing:-0.18px;}
#ti_34{left:600px;bottom:864px;letter-spacing:-0.11px;}
#tj_34{left:152px;bottom:815px;letter-spacing:-0.02px;word-spacing:1.37px;}
#tk_34{left:152px;bottom:797px;letter-spacing:0.06px;word-spacing:1.71px;}
#tl_34{left:177px;bottom:779px;letter-spacing:0.03px;word-spacing:2px;}
#tm_34{left:152px;bottom:761px;letter-spacing:0.03px;word-spacing:1.78px;}
#tn_34{left:110px;bottom:699px;letter-spacing:0.12px;}
#to_34{left:173px;bottom:699px;letter-spacing:0.11px;word-spacing:2.34px;}
#tp_34{left:417px;bottom:699px;letter-spacing:0.14px;}
#tq_34{left:489px;bottom:699px;letter-spacing:0.16px;}
#tr_34{left:529px;bottom:699px;letter-spacing:0.14px;}
#ts_34{left:604px;bottom:699px;}
#tt_34{left:110px;bottom:653px;letter-spacing:-0.19px;}
#tu_34{left:145px;bottom:653px;letter-spacing:-0.17px;}
#tv_34{left:213px;bottom:653px;letter-spacing:-0.16px;word-spacing:2.25px;}
#tw_34{left:777px;bottom:653px;letter-spacing:-0.15px;}
#tx_34{left:805px;bottom:653px;letter-spacing:-0.13px;}
#ty_34{left:110px;bottom:633px;letter-spacing:-0.35px;word-spacing:1.15px;}
#tz_34{left:238px;bottom:633px;letter-spacing:-0.15px;}
#t10_34{left:265px;bottom:633px;letter-spacing:-0.39px;word-spacing:2.37px;}
#t11_34{left:375px;bottom:633px;letter-spacing:-0.18px;}
#t12_34{left:441px;bottom:633px;letter-spacing:-0.19px;word-spacing:0.88px;}
#t13_34{left:110px;bottom:612px;letter-spacing:-0.13px;word-spacing:1.72px;}
#t14_34{left:382px;bottom:612px;letter-spacing:-0.18px;}
#t15_34{left:448px;bottom:612px;letter-spacing:-0.1px;word-spacing:1.28px;}
#t16_34{left:559px;bottom:612px;letter-spacing:-0.18px;}
#t17_34{left:626px;bottom:612px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t18_34{left:155px;bottom:564px;letter-spacing:0.09px;}
#t19_34{left:189px;bottom:564px;letter-spacing:0.09px;}
#t1a_34{left:488px;bottom:564px;letter-spacing:0.08px;}
#t1b_34{left:521px;bottom:564px;letter-spacing:0.09px;}
#t1c_34{left:560px;bottom:564px;letter-spacing:0.09px;}
#t1d_34{left:602px;bottom:564px;letter-spacing:0.09px;}
#t1e_34{left:649px;bottom:564px;letter-spacing:0.09px;}
#t1f_34{left:694px;bottom:564px;letter-spacing:0.08px;}
#t1g_34{left:743px;bottom:564px;letter-spacing:0.08px;}
#t1h_34{left:152px;bottom:546px;letter-spacing:-0.2px;}
#t1i_34{left:319px;bottom:546px;letter-spacing:-0.25px;}
#t1j_34{left:513px;bottom:546px;letter-spacing:-0.21px;}
#t1k_34{left:554px;bottom:546px;letter-spacing:-0.27px;}
#t1l_34{left:591px;bottom:546px;letter-spacing:-0.25px;}
#t1m_34{left:638px;bottom:546px;letter-spacing:-0.25px;}
#t1n_34{left:684px;bottom:546px;letter-spacing:-0.23px;}
#t1o_34{left:728px;bottom:546px;letter-spacing:-0.75px;}
#t1p_34{left:158px;bottom:529px;}
#t1q_34{left:339px;bottom:529px;}
#t1r_34{left:524px;bottom:529px;}
#t1s_34{left:563px;bottom:529px;}
#t1t_34{left:605px;bottom:529px;}
#t1u_34{left:652px;bottom:529px;}
#t1v_34{left:697px;bottom:529px;}
#t1w_34{left:746px;bottom:529px;}
#t1x_34{left:149px;bottom:494px;letter-spacing:0.09px;}
#t1y_34{left:171px;bottom:494px;letter-spacing:0.09px;}
#t1z_34{left:207px;bottom:494px;letter-spacing:0.09px;}
#t20_34{left:229px;bottom:494px;letter-spacing:0.08px;}
#t21_34{left:267px;bottom:494px;letter-spacing:0.09px;}
#t22_34{left:294px;bottom:494px;letter-spacing:0.09px;}
#t23_34{left:333px;bottom:494px;letter-spacing:0.09px;}
#t24_34{left:361px;bottom:494px;}
#t25_34{left:396px;bottom:494px;}
#t26_34{left:441px;bottom:494px;}
#t27_34{left:487px;bottom:494px;}
#t28_34{left:531px;bottom:494px;}
#t29_34{left:583px;bottom:494px;}
#t2a_34{left:632px;bottom:494px;}
#t2b_34{left:682px;bottom:494px;}
#t2c_34{left:729px;bottom:494px;}
#t2d_34{left:776px;bottom:494px;}
#t2e_34{left:145px;bottom:476px;letter-spacing:-0.14px;}
#t2f_34{left:202px;bottom:476px;letter-spacing:-0.13px;}
#t2g_34{left:258px;bottom:476px;letter-spacing:-0.16px;}
#t2h_34{left:328px;bottom:476px;letter-spacing:-0.14px;}
#t2i_34{left:385px;bottom:476px;letter-spacing:-0.2px;}
#t2j_34{left:425px;bottom:476px;letter-spacing:-0.2px;}
#t2k_34{left:475px;bottom:476px;letter-spacing:-0.22px;}
#t2l_34{left:518px;bottom:476px;letter-spacing:-0.18px;}
#t2m_34{left:563px;bottom:476px;letter-spacing:-0.25px;}
#t2n_34{left:622px;bottom:476px;letter-spacing:-0.2px;}
#t2o_34{left:662px;bottom:476px;letter-spacing:-0.25px;}
#t2p_34{left:721px;bottom:476px;letter-spacing:-0.16px;}
#t2q_34{left:756px;bottom:476px;letter-spacing:-0.25px;}
#t2r_34{left:161px;bottom:459px;}
#t2s_34{left:218px;bottom:459px;}
#t2t_34{left:283px;bottom:459px;}
#t2u_34{left:345px;bottom:459px;}
#t2v_34{left:396px;bottom:459px;}
#t2w_34{left:440px;bottom:459px;}
#t2x_34{left:487px;bottom:459px;}
#t2y_34{left:531px;bottom:459px;}
#t2z_34{left:583px;bottom:459px;}
#t30_34{left:632px;bottom:459px;}
#t31_34{left:682px;bottom:459px;}
#t32_34{left:729px;bottom:459px;}
#t33_34{left:776px;bottom:459px;}
#t34_34{left:240px;bottom:416px;letter-spacing:-0.15px;word-spacing:1.76px;}
#t35_34{left:552px;bottom:416px;letter-spacing:-0.18px;}
#t36_34{left:614px;bottom:416px;letter-spacing:-0.46px;word-spacing:2.01px;}
#t37_34{left:155px;bottom:366px;letter-spacing:-0.23px;}
#t38_34{left:186px;bottom:366px;letter-spacing:-0.23px;}
#t39_34{left:264px;bottom:366px;letter-spacing:-0.23px;}
#t3a_34{left:297px;bottom:366px;letter-spacing:-0.23px;}
#t3b_34{left:338px;bottom:366px;letter-spacing:-0.23px;}
#t3c_34{left:376px;bottom:366px;letter-spacing:-0.23px;}
#t3d_34{left:400px;bottom:366px;letter-spacing:-0.23px;}
#t3e_34{left:440px;bottom:366px;letter-spacing:-0.23px;}
#t3f_34{left:464px;bottom:366px;letter-spacing:-0.23px;}
#t3g_34{left:501px;bottom:366px;letter-spacing:-0.23px;}
#t3h_34{left:559px;bottom:366px;letter-spacing:-0.23px;}
#t3i_34{left:591px;bottom:366px;letter-spacing:-0.24px;}
#t3j_34{left:628px;bottom:366px;letter-spacing:-0.23px;}
#t3k_34{left:668px;bottom:366px;letter-spacing:-0.23px;}
#t3l_34{left:712px;bottom:366px;letter-spacing:-0.23px;}
#t3m_34{left:755px;bottom:366px;letter-spacing:-0.23px;}
#t3n_34{left:152px;bottom:349px;letter-spacing:0.01px;}
#t3o_34{left:207px;bottom:349px;letter-spacing:0.01px;}
#t3p_34{left:288px;bottom:349px;letter-spacing:0.01px;}
#t3q_34{left:331px;bottom:349px;letter-spacing:0.01px;}
#t3r_34{left:369px;bottom:349px;letter-spacing:0.01px;}
#t3s_34{left:431px;bottom:349px;letter-spacing:0.01px;}
#t3t_34{left:512px;bottom:349px;letter-spacing:0.01px;}
#t3u_34{left:583px;bottom:349px;letter-spacing:0.01px;}
#t3v_34{left:622px;bottom:349px;letter-spacing:0.01px;}
#t3w_34{left:658px;bottom:349px;letter-spacing:0.01px;}
#t3x_34{left:702px;bottom:349px;letter-spacing:0.01px;}
#t3y_34{left:746px;bottom:349px;letter-spacing:0.01px;}
#t3z_34{left:158px;bottom:332px;}
#t40_34{left:222px;bottom:332px;letter-spacing:0.01px;}
#t41_34{left:300px;bottom:332px;}
#t42_34{left:340px;bottom:332px;}
#t43_34{left:391px;bottom:332px;}
#t44_34{left:455px;bottom:332px;}
#t45_34{left:531px;bottom:332px;}
#t46_34{left:593px;bottom:332px;}
#t47_34{left:631px;bottom:332px;}
#t48_34{left:671px;bottom:332px;}
#t49_34{left:715px;bottom:332px;}
#t4a_34{left:758px;bottom:332px;}
#t4b_34{left:151px;bottom:300px;letter-spacing:-0.23px;}
#t4c_34{left:194px;bottom:300px;letter-spacing:-0.23px;}
#t4d_34{left:215px;bottom:300px;letter-spacing:-0.23px;}
#t4e_34{left:248px;bottom:300px;letter-spacing:-0.23px;}
#t4f_34{left:269px;bottom:300px;letter-spacing:-0.23px;}
#t4g_34{left:305px;bottom:300px;letter-spacing:-0.23px;}
#t4h_34{left:331px;bottom:300px;letter-spacing:-0.23px;}
#t4i_34{left:368px;bottom:300px;letter-spacing:-0.23px;}
#t4j_34{left:395px;bottom:300px;}
#t4k_34{left:428px;bottom:300px;}
#t4l_34{left:470px;bottom:300px;}
#t4m_34{left:514px;bottom:300px;}
#t4n_34{left:556px;bottom:300px;}
#t4o_34{left:605px;bottom:300px;}
#t4p_34{left:652px;bottom:300px;}
#t4q_34{left:699px;bottom:300px;}
#t4r_34{left:744px;bottom:300px;}
#t4s_34{left:789px;bottom:300px;}
#t4t_34{left:137px;bottom:282px;letter-spacing:-0.48px;}
#t4u_34{left:189px;bottom:282px;letter-spacing:0.01px;}
#t4v_34{left:243px;bottom:282px;letter-spacing:0.01px;}
#t4w_34{left:296px;bottom:282px;letter-spacing:0.01px;}
#t4x_34{left:363px;bottom:282px;letter-spacing:0.01px;}
#t4y_34{left:418px;bottom:282px;letter-spacing:0.01px;}
#t4z_34{left:455px;bottom:282px;letter-spacing:0.01px;}
#t50_34{left:503px;bottom:282px;letter-spacing:0.01px;}
#t51_34{left:544px;bottom:282px;letter-spacing:0.01px;}
#t52_34{left:586px;bottom:282px;letter-spacing:0.01px;}
#t53_34{left:642px;bottom:282px;letter-spacing:0.01px;}
#t54_34{left:680px;bottom:282px;letter-spacing:0.01px;}
#t55_34{left:736px;bottom:282px;letter-spacing:0.01px;}
#t56_34{left:770px;bottom:282px;letter-spacing:0.01px;}
#t57_34{left:154px;bottom:266px;}
#t58_34{left:205px;bottom:266px;}
#t59_34{left:259px;bottom:266px;}
#t5a_34{left:321px;bottom:266px;}
#t5b_34{left:379px;bottom:266px;}
#t5c_34{left:427px;bottom:266px;}
#t5d_34{left:470px;bottom:266px;}
#t5e_34{left:514px;bottom:266px;}
#t5f_34{left:556px;bottom:266px;}
#t5g_34{left:605px;bottom:266px;}
#t5h_34{left:652px;bottom:266px;}
#t5i_34{left:699px;bottom:266px;}
#t5j_34{left:744px;bottom:266px;}
#t5k_34{left:789px;bottom:266px;}
#t5l_34{left:240px;bottom:223px;letter-spacing:-0.15px;word-spacing:1.76px;}
#t5m_34{left:552px;bottom:223px;letter-spacing:-0.18px;}
#t5n_34{left:614px;bottom:223px;letter-spacing:-0.46px;word-spacing:2.01px;}
#t5o_34{left:110px;bottom:183px;letter-spacing:-0.67px;word-spacing:3.6px;}
#t5p_34{left:229px;bottom:183px;letter-spacing:-0.17px;}
#t5q_34{left:305px;bottom:183px;letter-spacing:-0.16px;word-spacing:2.61px;}
#t5r_34{left:759px;bottom:183px;letter-spacing:-0.14px;}
#t5s_34{left:780px;bottom:183px;}
#t5t_34{left:796px;bottom:183px;letter-spacing:-0.15px;}
#t5u_34{left:110px;bottom:162px;letter-spacing:-0.14px;word-spacing:1px;}
#t5v_34{left:163px;bottom:162px;letter-spacing:-0.17px;}
#t5w_34{left:239px;bottom:162px;letter-spacing:-0.16px;word-spacing:1.02px;}
#t5x_34{left:639px;bottom:162px;letter-spacing:-0.18px;}
#t5y_34{left:705px;bottom:162px;letter-spacing:-0.32px;word-spacing:2.4px;}
#t5z_34{left:110px;bottom:142px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t60_34{left:370px;bottom:142px;letter-spacing:-0.18px;}
#t61_34{left:440px;bottom:142px;}

.s1_34{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_34{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_34{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s4_34{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s5_34{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s6_34{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s7_34{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s8_34{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s9_34{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sa_34{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.sb_34{font-size:13px;font-family:CMR9_1g5;color:#000;}
.sc_34{font-size:13px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts34" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg34Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg34" style="-webkit-user-select: none;"><object width="935" height="1210" data="34/34.svg" type="image/svg+xml" id="pdf34" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_34" class="t s1_34">20 </span><span id="t2_34" class="t s2_34">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_34" class="t s3_34">3.1.5 </span><span id="t4_34" class="t s3_34">Hart ID Register </span><span id="t5_34" class="t s4_34">mhartid </span>
<span id="t6_34" class="t s1_34">The </span><span id="t7_34" class="t s5_34">mhartid </span><span id="t8_34" class="t s1_34">CSR is an MXLEN-bit read-only register containing the integer ID of the hardware </span>
<span id="t9_34" class="t s1_34">thread running the code. This register must be readable in any implementation. Hart IDs might </span>
<span id="ta_34" class="t s1_34">not necessarily be numbered contiguously in a multiprocessor system, but at least one hart must </span>
<span id="tb_34" class="t s1_34">have a hart ID of zero. Hart IDs must be unique within the execution environment. </span>
<span id="tc_34" class="t s6_34">MXLEN-1 </span><span id="td_34" class="t s6_34">0 </span>
<span id="te_34" class="t s7_34">Hart ID </span>
<span id="tf_34" class="t s7_34">MXLEN </span>
<span id="tg_34" class="t s1_34">Figure 3.5: Hart ID register (</span><span id="th_34" class="t s5_34">mhartid</span><span id="ti_34" class="t s1_34">). </span>
<span id="tj_34" class="t s8_34">In certain cases, we must ensure exactly one hart runs some code (e.g., at reset), and so require </span>
<span id="tk_34" class="t s8_34">one hart to have a known hart ID of zero. </span>
<span id="tl_34" class="t s8_34" data-mappings='[[5,"ffi"]]'>For eﬃciency, system implementers should aim to reduce the magnitude of the largest hart </span>
<span id="tm_34" class="t s8_34">ID used in a system. </span>
<span id="tn_34" class="t s3_34">3.1.6 </span><span id="to_34" class="t s3_34">Machine Status Registers (</span><span id="tp_34" class="t s4_34">mstatus </span><span id="tq_34" class="t s3_34">and </span><span id="tr_34" class="t s4_34">mstatush</span><span id="ts_34" class="t s3_34">) </span>
<span id="tt_34" class="t s1_34">The </span><span id="tu_34" class="t s5_34">mstatus </span><span id="tv_34" class="t s1_34">register is an MXLEN-bit read/write register formatted as shown in Figure </span><span id="tw_34" class="t s9_34">3.6 </span><span id="tx_34" class="t s1_34">for </span>
<span id="ty_34" class="t s1_34">RV32 and Figure </span><span id="tz_34" class="t s9_34">3.7 </span><span id="t10_34" class="t s1_34">for RV64. The </span><span id="t11_34" class="t s5_34">mstatus </span><span id="t12_34" class="t s1_34">register keeps track of and controls the hart’s current </span>
<span id="t13_34" class="t s1_34">operating state. A restricted view of </span><span id="t14_34" class="t s5_34">mstatus </span><span id="t15_34" class="t s1_34">appears as the </span><span id="t16_34" class="t s5_34">sstatus </span><span id="t17_34" class="t s1_34">register in the S-level ISA. </span>
<span id="t18_34" class="t s6_34">31 </span><span id="t19_34" class="t s6_34">30 </span><span id="t1a_34" class="t s6_34">23 </span><span id="t1b_34" class="t s6_34">22 </span><span id="t1c_34" class="t s6_34">21 </span><span id="t1d_34" class="t s6_34">20 </span><span id="t1e_34" class="t s6_34">19 </span><span id="t1f_34" class="t s6_34">18 </span><span id="t1g_34" class="t s6_34">17 </span>
<span id="t1h_34" class="t s7_34">SD </span><span id="t1i_34" class="t sa_34">WPRI </span><span id="t1j_34" class="t s7_34">TSR </span><span id="t1k_34" class="t s7_34">TW </span><span id="t1l_34" class="t s7_34">TVM </span><span id="t1m_34" class="t s7_34">MXR </span><span id="t1n_34" class="t s7_34">SUM </span><span id="t1o_34" class="t s7_34">MPRV </span>
<span id="t1p_34" class="t s7_34">1 </span><span id="t1q_34" class="t s7_34">8 </span><span id="t1r_34" class="t s7_34">1 </span><span id="t1s_34" class="t s7_34">1 </span><span id="t1t_34" class="t s7_34">1 </span><span id="t1u_34" class="t s7_34">1 </span><span id="t1v_34" class="t s7_34">1 </span><span id="t1w_34" class="t s7_34">1 </span>
<span id="t1x_34" class="t s6_34">16 </span><span id="t1y_34" class="t s6_34">15 </span><span id="t1z_34" class="t s6_34">14 </span><span id="t20_34" class="t s6_34">13 </span><span id="t21_34" class="t s6_34">12 </span><span id="t22_34" class="t s6_34">11 </span><span id="t23_34" class="t s6_34">10 </span><span id="t24_34" class="t s6_34">9 </span><span id="t25_34" class="t s6_34">8 </span><span id="t26_34" class="t s6_34">7 </span><span id="t27_34" class="t s6_34">6 </span><span id="t28_34" class="t s6_34">5 </span><span id="t29_34" class="t s6_34">4 </span><span id="t2a_34" class="t s6_34">3 </span><span id="t2b_34" class="t s6_34">2 </span><span id="t2c_34" class="t s6_34">1 </span><span id="t2d_34" class="t s6_34">0 </span>
<span id="t2e_34" class="t s7_34">XS[1:0] </span><span id="t2f_34" class="t s7_34">FS[1:0] </span><span id="t2g_34" class="t s7_34">MPP[1:0] </span><span id="t2h_34" class="t s7_34">VS[1:0] </span><span id="t2i_34" class="t s7_34">SPP </span><span id="t2j_34" class="t s7_34">MPIE </span><span id="t2k_34" class="t s7_34">UBE </span><span id="t2l_34" class="t s7_34">SPIE </span><span id="t2m_34" class="t sa_34">WPRI </span><span id="t2n_34" class="t s7_34">MIE </span><span id="t2o_34" class="t sa_34">WPRI </span><span id="t2p_34" class="t s7_34">SIE </span><span id="t2q_34" class="t sa_34">WPRI </span>
<span id="t2r_34" class="t s7_34">2 </span><span id="t2s_34" class="t s7_34">2 </span><span id="t2t_34" class="t s7_34">2 </span><span id="t2u_34" class="t s7_34">2 </span><span id="t2v_34" class="t s7_34">1 </span><span id="t2w_34" class="t s7_34">1 </span><span id="t2x_34" class="t s7_34">1 </span><span id="t2y_34" class="t s7_34">1 </span><span id="t2z_34" class="t s7_34">1 </span><span id="t30_34" class="t s7_34">1 </span><span id="t31_34" class="t s7_34">1 </span><span id="t32_34" class="t s7_34">1 </span><span id="t33_34" class="t s7_34">1 </span>
<span id="t34_34" class="t s1_34">Figure 3.6: Machine-mode status register (</span><span id="t35_34" class="t s5_34">mstatus</span><span id="t36_34" class="t s1_34">) for RV32. </span>
<span id="t37_34" class="t s6_34">63 </span><span id="t38_34" class="t s6_34">62 </span><span id="t39_34" class="t s6_34">38 </span><span id="t3a_34" class="t s6_34">37 </span><span id="t3b_34" class="t s6_34">36 </span><span id="t3c_34" class="t s6_34">35 </span><span id="t3d_34" class="t s6_34">34 </span><span id="t3e_34" class="t s6_34">33 </span><span id="t3f_34" class="t s6_34">32 </span><span id="t3g_34" class="t s6_34">31 </span><span id="t3h_34" class="t s6_34">23 </span><span id="t3i_34" class="t s6_34">22 </span><span id="t3j_34" class="t s6_34">21 </span><span id="t3k_34" class="t s6_34">20 </span><span id="t3l_34" class="t s6_34">19 </span><span id="t3m_34" class="t s6_34">18 </span>
<span id="t3n_34" class="t sb_34">SD </span><span id="t3o_34" class="t sc_34">WPRI </span><span id="t3p_34" class="t sb_34">MBE </span><span id="t3q_34" class="t sb_34">SBE </span><span id="t3r_34" class="t sb_34">SXL[1:0] </span><span id="t3s_34" class="t sb_34">UXL[1:0] </span><span id="t3t_34" class="t sc_34">WPRI </span><span id="t3u_34" class="t sb_34">TSR </span><span id="t3v_34" class="t sb_34">TW </span><span id="t3w_34" class="t sb_34">TVM </span><span id="t3x_34" class="t sb_34">MXR </span><span id="t3y_34" class="t sb_34">SUM </span>
<span id="t3z_34" class="t sb_34">1 </span><span id="t40_34" class="t sb_34">25 </span><span id="t41_34" class="t sb_34">1 </span><span id="t42_34" class="t sb_34">1 </span><span id="t43_34" class="t sb_34">2 </span><span id="t44_34" class="t sb_34">2 </span><span id="t45_34" class="t sb_34">9 </span><span id="t46_34" class="t sb_34">1 </span><span id="t47_34" class="t sb_34">1 </span><span id="t48_34" class="t sb_34">1 </span><span id="t49_34" class="t sb_34">1 </span><span id="t4a_34" class="t sb_34">1 </span>
<span id="t4b_34" class="t s6_34">17 </span><span id="t4c_34" class="t s6_34">16 </span><span id="t4d_34" class="t s6_34">15 </span><span id="t4e_34" class="t s6_34">14 </span><span id="t4f_34" class="t s6_34">13 </span><span id="t4g_34" class="t s6_34">12 </span><span id="t4h_34" class="t s6_34">11 </span><span id="t4i_34" class="t s6_34">10 </span><span id="t4j_34" class="t s6_34">9 </span><span id="t4k_34" class="t s6_34">8 </span><span id="t4l_34" class="t s6_34">7 </span><span id="t4m_34" class="t s6_34">6 </span><span id="t4n_34" class="t s6_34">5 </span><span id="t4o_34" class="t s6_34">4 </span><span id="t4p_34" class="t s6_34">3 </span><span id="t4q_34" class="t s6_34">2 </span><span id="t4r_34" class="t s6_34">1 </span><span id="t4s_34" class="t s6_34">0 </span>
<span id="t4t_34" class="t sb_34">MPRV </span><span id="t4u_34" class="t sb_34">XS[1:0] </span><span id="t4v_34" class="t sb_34">FS[1:0] </span><span id="t4w_34" class="t sb_34">MPP[1:0] </span><span id="t4x_34" class="t sb_34">VS[1:0] </span><span id="t4y_34" class="t sb_34">SPP </span><span id="t4z_34" class="t sb_34">MPIE </span><span id="t50_34" class="t sb_34">UBE </span><span id="t51_34" class="t sb_34">SPIE </span><span id="t52_34" class="t sc_34">WPRI </span><span id="t53_34" class="t sb_34">MIE </span><span id="t54_34" class="t sc_34">WPRI </span><span id="t55_34" class="t sb_34">SIE </span><span id="t56_34" class="t sc_34">WPRI </span>
<span id="t57_34" class="t sb_34">1 </span><span id="t58_34" class="t sb_34">2 </span><span id="t59_34" class="t sb_34">2 </span><span id="t5a_34" class="t sb_34">2 </span><span id="t5b_34" class="t sb_34">2 </span><span id="t5c_34" class="t sb_34">1 </span><span id="t5d_34" class="t sb_34">1 </span><span id="t5e_34" class="t sb_34">1 </span><span id="t5f_34" class="t sb_34">1 </span><span id="t5g_34" class="t sb_34">1 </span><span id="t5h_34" class="t sb_34">1 </span><span id="t5i_34" class="t sb_34">1 </span><span id="t5j_34" class="t sb_34">1 </span><span id="t5k_34" class="t sb_34">1 </span>
<span id="t5l_34" class="t s1_34">Figure 3.7: Machine-mode status register (</span><span id="t5m_34" class="t s5_34">mstatus</span><span id="t5n_34" class="t s1_34">) for RV64. </span>
<span id="t5o_34" class="t s1_34">For RV32 only, </span><span id="t5p_34" class="t s5_34">mstatush </span><span id="t5q_34" class="t s1_34">is a 32-bit read/write register formatted as shown in Figure </span><span id="t5r_34" class="t s9_34">3.8</span><span id="t5s_34" class="t s1_34">. </span><span id="t5t_34" class="t s1_34">Bits </span>
<span id="t5u_34" class="t s1_34">30:4 of </span><span id="t5v_34" class="t s5_34">mstatush </span><span id="t5w_34" class="t s1_34" data-mappings='[[27,"fi"]]'>generally contain the same ﬁelds found in bits 62:36 of </span><span id="t5x_34" class="t s5_34">mstatus </span><span id="t5y_34" class="t s1_34">for RV64. Fields </span>
<span id="t5z_34" class="t s1_34">SD, SXL, and UXL do not exist in </span><span id="t60_34" class="t s5_34">mstatush</span><span id="t61_34" class="t s1_34">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
