FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
//
/* bench 12524.1.0 791fd3b52e51 */
/* bench 12524.1.1 4fd63719539d */
/* bench 12524.1.2 8276437d2dce */
//
// S3C64XX setup information for IDE

#include <linux/kernel.h>
#include <linux/gpio.h>
#include <linux/io.h>

/* bench 15963.1.0 1f40740cbcbf */
/* bench 15963.1.1 537fbfe60986 */
/* bench 15963.1.2 fbe19e421651 */
/* bench 15963.1.3 f58909376bef */
/* bench 15963.1.4 a590d85a7b74 */
/* bench 15963.1.5 19ae39d76b3e */
/* bench 15963.1.6 c1ee6c420b59 */
/* bench 15963.1.7 126cd620e66d */
/* bench 15963.1.8 6ef808c1e0ef */
#include "regs-clock.h"
#include "gpio-cfg.h"
#include "gpio-samsung.h"
/* bench 28122.1.0 20a16ba6a549 */
/* bench 28122.1.1 555d9b6b80c8 */
/* bench 28122.1.2 217814158688 */
/* bench 28122.1.3 1281789bcbfd */
/* bench 28122.1.4 c850d8fc1cb3 */
/* bench 28122.1.5 ca4bb17eb813 */
/* bench 28122.1.6 056c44fcd04f */
/* bench 28122.1.7 8e1041ef8f1d */
/* bench 2281.0.1 df9f56a038db */
/* bench 2281.0.2 c0906e0b5e61 */
/* bench 2281.0.3 61ffe857b89e */
/* bench 2281.0.4 70b098dce257 */
/* bench 2281.0.5 1e66bcf9e58e */
	reg = readl(S3C_MEM_SYS_CFG) & (~0x3f);

	/* Independent CF interface, CF chip select configuration */
	writel(reg | MEM_SYS_CFG_INDEP_CF |
		MEM_SYS_CFG_EBI_FIX_PRI_CFCON, S3C_MEM_SYS_CFG);

	s3c_gpio_cfgpin(S3C64XX_GPB(4), S3C_GPIO_SFN(4));

	/* Set XhiDATA[15:0] pins as CF Data[15:0] */
	s3c_gpio_cfgpin_range(S3C64XX_GPK(0), 16, S3C_GPIO_SFN(5));

	/* Set XhiADDR[2:0] pins as CF ADDR[2:0] */
	s3c_gpio_cfgpin_range(S3C64XX_GPL(0), 3, S3C_GPIO_SFN(6));

	/* Set Xhi ctrl pins as CF ctrl pins(IORDY, IOWR, IORD, CE[0:1]) */
	s3c_gpio_cfgpin(S3C64XX_GPM(5), S3C_GPIO_SFN(1));
	s3c_gpio_cfgpin_range(S3C64XX_GPM(0), 5, S3C_GPIO_SFN(6));
}
