<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SCUTTLE: src/Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Krabby Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SCUTTLE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_6b6158ffc10bb67e6b7d62eced5c0155.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_f3d4bc0fdd43aa1832e1b9f7c06b7fe7.html">STM32L4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_aaeb881beb85fdd2c8b769e18d559d12.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32l4xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32L4xx_LL_ADC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32L4xx_LL_ADC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l4xx_8h.html">stm32l4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* - sequencer register offset                                                */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define ADC_SQR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define ADC_SQR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define ADC_SQR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define ADC_SQR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                            | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define ADC_SQRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_SQRX_REGOFFSET_MASK*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR1_SQ1&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (12UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR1_SQ2&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (18UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR1_SQ3&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (24UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR1_SQ4&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ( 0UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR2_SQ5&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR2_SQ6&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (12UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR2_SQ7&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (18UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR2_SQ8&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (24UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR2_SQ9&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR3_SQ10&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR3_SQ11&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR3_SQ12&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR3_SQ13&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR3_SQ14&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR4_SQ15&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_SQR4_SQ16&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* - data register offset                                                     */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* Internal register offset for ADC group injected data register */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define ADC_JDR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define ADC_JDR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define ADC_JDR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_JDR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                            | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define ADC_JDRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_JDRX_REGOFFSET_MASK*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* Definition of ADC group injected sequencer bits information to be inserted */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* into ADC group injected sequencer ranks literals definition.               */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  ( 8UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JSQ1&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (14UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JSQ2&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (20UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JSQ3&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (26UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JSQ4&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/* - regular trigger source                                                   */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* - regular trigger edge                                                     */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT      (ADC_CFGR_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">                                                                 compatibility with some ADC on other STM32 series</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">                                                                 having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK           (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTSEL) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                            ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK             (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">                                            ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_EXTSEL&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_EXTEN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* Internal mask for ADC group injected trigger:                              */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* - injected trigger source                                                  */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* - injected trigger edge                                                    */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">                                                                  compatibility with some ADC on other STM32 series</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">                                                                  having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define ADC_INJ_TRIG_SOURCE_MASK           (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTSEL)  &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define ADC_INJ_TRIG_EDGE_MASK             (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                            ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* Definition of ADC group injected trigger bits information.                 */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ( 2UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JEXTSEL&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ( 6UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_JSQR_JEXTEN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* - channel identifier defined by bitfield                                   */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)              </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CHANNEL_ID_NUMBER_MASK&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">                                                                   position in register                               */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">                                            | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">  &gt;&gt; [Position of bitfield &quot;ADC_CHANNEL_NUMBER_MASK&quot; in register]) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) </span><span class="comment">/* Marker of internal channel for other ADC instances, in case</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">                                                             of different ADC internal channels mapped on same channel</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">                                                             number on different ADC instances */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define ADC_SMPR1_REGOFFSET                (0x00000000UL)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define ADC_SMPR2_REGOFFSET                (0x02000000UL)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define ADC_SMPRX_REGOFFSET_POS            (25UL)           </span><span class="comment">/* Position of bits ADC_SMPRx_REGOFFSET</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">                                                               in ADC_CHANNEL_SMPRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CHANNEL_SMPx_BITOFFSET_MASK&quot;</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">                                                               position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000UL)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (ADC_CFGR_AWD1CH_2)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (ADC_CFGR_AWD1CH_3)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | \</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">                                            ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/* Value shifted are equivalent to bitfield &quot;ADC_SMPRx_SMPy&quot; position         */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* in register.                                                               */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/* Internal mask for ADC mode single or differential ended:                   */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* the relevant bits for:                                                     */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* (concatenation of multiple bits used in different registers)               */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* - ADC calibration: calibration start, calibration factor get or set        */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/* - ADC channels: set each ADC channel ending mode                           */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) </span><span class="comment">/* Equivalent to ADC_DIFSEL_DIFSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) </span><span class="comment">/* Bits chosen</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">                                           to perform of shift when single mode is selected, shift value out of</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">                                           channels bits range. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL) </span><span class="comment">/* Selection of 1 bit to discriminate differential mode:</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">                                           mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)         </span><span class="comment">/* Selection of 1 bit to discriminate differential mode:</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">                                           position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) </span><span class="comment">/* Shift of bit</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">                                           ADC_SINGLEDIFF_CALIB_F_BIT_D to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/* (feature of several watchdogs not available on all STM32 series)).         */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/*   selection on groups.                                                     */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_POS          (20UL)                      </span><span class="comment">/* Position of bits ADC_AWD_CRx_REGOFFSET</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">                                                                          in ADC_AWD_CRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)      </span><span class="comment">/* Position of bits ADC_SQRx_REGOFFSET</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">                                                                               in ADC_AWD_TRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   </span><span class="comment">/* Selection of 1 bit to discriminate</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">                                                                               threshold high: mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           </span><span class="comment">/* Selection of 1 bit to discriminate</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">                                                                               threshold high: position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) </span><span class="comment">/* Shift of bit ADC_AWD_TRX_BIT_HIGH to</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">                                                                               position to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/* Internal mask for ADC offset:                                              */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/* Internal register offset for ADC offset instance configuration */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define ADC_OFR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define ADC_OFR2_REGOFFSET                 (0x00000001UL)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define ADC_OFR3_REGOFFSET                 (0x00000002UL)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define ADC_OFR4_REGOFFSET                 (0x00000003UL)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET \</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">                                            | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define ADC_CFGR_RES_BITOFFSET_POS         ( 3UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_RES&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (22UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_AWD1SGL&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define ADC_CFGR_AWD1EN_BITOFFSET_POS      (23UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_AWD1EN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (24UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_CFGR_JAWD1EN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define ADC_TR1_HT1_BITOFFSET_POS          (16UL) </span><span class="comment">/* Equivalent to bitfield &quot;ADC_TR1_HT1&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">/* ADC registers bits groups */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">                                            | ADC_CR_JADSTART | ADC_CR_JADSTP \</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">                                            | ADC_CR_ADSTART | ADC_CR_ADSTP)            </span><span class="comment">/* ADC register CR bits with</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">                                           HW property &quot;rs&quot;: Software can read as well as set this bit.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">                                           Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/* ADC internal channels related definitions */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* Internal voltage reference VrefInt */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) </span><span class="comment">/* Internal voltage reference, address of</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">                                           parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">                                           (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define VREFINT_CAL_VREF                   ( 3000UL)                    </span><span class="comment">/* Analog voltage reference (Vref+) value</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">                                           with which VrefInt has been calibrated in production</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">                                           (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/* Temperature sensor */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) </span><span class="comment">/* Address of parameter TS_CAL1: On STM32L4,</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">                                           temperature sensor ADC raw data acquired at temperature  30 DegC</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">                                           (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) </span><span class="comment">/* Address of parameter TS_CAL2: On STM32L4,</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">                                           temperature sensor ADC raw data acquired at temperature defined by</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">                                           TEMPSENSOR_CAL2_TEMP (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30L)           </span><span class="comment">/* Temperature at which temperature sensor</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">                                           has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">                                           (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (110L)                       </span><span class="comment">/* Temperature at which temperature sensor</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">                                           has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">                                           (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (130L)                       </span><span class="comment">/* Temperature at which temperature sensor</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">                                           has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">                                           (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#endif </span><span class="comment">/* defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     </span><span class="comment">/* Analog voltage reference (Vref+) value</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">                                           with which temperature sensor has been calibrated in production</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">                                           (tolerance +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2UL))))</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>{</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  uint32_t CommonClock;                 </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  uint32_t Multimode;                   </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  uint32_t MultiDMATransfer;            </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  uint32_t MultiTwoSamplingDelay;       </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>} LL_ADC_CommonInitTypeDef;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>{</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  uint32_t Resolution;                  </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  uint32_t DataAlignment;               </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  uint32_t LowPowerMode;                </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  uint32_t ContinuousMode;              </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  uint32_t DMATransfer;                 </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  uint32_t Overrun;                     </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>{</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  uint32_t TrigAuto;                    </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>} LL_ADC_INJ_InitTypeDef;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA        (0x00000000UL)      </span><span class="comment">/* ADC group regular conversion data register</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">                                           (corresponding to register DR) to be used with ADC configured in independent</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">                                           mode. Without DMA transfer, register accessed by LL function</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">                                           @ref LL_ADC_REG_ReadConversionData32() and other</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">                                           functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI  (0x00000001UL)      </span><span class="comment">/* ADC group regular conversion data register</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">                                           (corresponding to register CDR) to be used with ADC configured in multimode</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">                                           (available on STM32 devices with several ADC instances).</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">                                           Without DMA transfer, register accessed by LL function</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">                                           @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                    </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1)                    </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                      </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                   </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1)                   </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2)                   </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">                                            | ADC_CCR_PRESC_0)                  </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                   </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">                                            | ADC_CCR_PRESC_0)                  </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)       </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)     </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)       </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)     </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)     </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)   </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define LL_ADC_LP_MODE_NONE                (0x00000000UL)     </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)  </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001UL)     </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define LL_ADC_GROUP_INJECTED              (0x00000002UL)     </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL)     </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP \</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">                                            | ADC_CHANNEL_0_BITFIELD)                       </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP \</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">                                            | ADC_CHANNEL_1_BITFIELD)                       </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP \</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">                                            | ADC_CHANNEL_2_BITFIELD)                       </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP \</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">                                            | ADC_CHANNEL_3_BITFIELD)                       </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">                                            | ADC_CHANNEL_4_BITFIELD)                       </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP \</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">                                            | ADC_CHANNEL_5_BITFIELD)                       </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP \</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">                                            | ADC_CHANNEL_6_BITFIELD)                       </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP \</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">                                            | ADC_CHANNEL_7_BITFIELD)                       </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP \</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">                                            | ADC_CHANNEL_8_BITFIELD)                       </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP \</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">                                            | ADC_CHANNEL_9_BITFIELD)                       </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP \</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">                                            | ADC_CHANNEL_10_BITFIELD)                      </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP \</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">                                            | ADC_CHANNEL_11_BITFIELD)                      </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP \</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">                                            | ADC_CHANNEL_12_BITFIELD)                      </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP \</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">                                            | ADC_CHANNEL_13_BITFIELD)                      </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP \</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">                                            | ADC_CHANNEL_14_BITFIELD)                      </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP \</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">                                            | ADC_CHANNEL_15_BITFIELD)                      </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | \</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">                                           ADC_CHANNEL_16_BITFIELD)                        </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | \</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">                                           ADC_CHANNEL_17_BITFIELD)                        </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | \</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">                                           ADC_CHANNEL_18_BITFIELD)                        </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_0  | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; !defined(ADC2)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH1             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">                                           ADC_CHANNEL_ID_INTERNAL_CH_2)                      </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH2             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">                                           ADC_CHANNEL_ID_INTERNAL_CH_2)                      </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#elif defined(ADC2)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH1_ADC2        (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">                                           ADC_CHANNEL_ID_INTERNAL_CH_2)                      </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH2_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">                                           ADC_CHANNEL_ID_INTERNAL_CH_2)                      </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH1_ADC3        (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH2_ADC3        (LL_ADC_CHANNEL_15 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 &amp;&amp; !ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                        </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | \</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">                                           ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">                                           ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | \</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">                                           ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">                                           ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">                                           ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">                                           ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (ADC_CFGR_EXTEN_0)                      </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1)                      </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)     </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)    </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)     </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (ADC_CFGR_DMAEN)   </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#if defined(ADC_CFGR_DFSDMCFG) &amp;&amp;defined(DFSDM1_Channel0)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define LL_ADC_REG_DFSDM_TRANSFER_NONE     (0x00000000UL)      </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define LL_ADC_REG_DFSDM_TRANSFER_ENABLE   (ADC_CFGR_DFSDMCFG) </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_CFGR_DFSDMCFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#if defined(ADC_SMPR1_SMPPLUS)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_SMPR1_SMPPLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)     </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)  </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                 </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_SQR1_L_0)                 </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_SQR1_L_1)                 </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_SQR1_L_1 | ADC_SQR1_L_0)  </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_SQR1_L_2)                 </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_0)  </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1) </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1 \</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3)                 </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0)  </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1)  </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 \</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2)  </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">                                            | ADC_SQR1_L_0)                </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">                                            | ADC_SQR1_L_1)                </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">                                            | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                          </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR_DISCEN)                       </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN)  </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 \</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN)   </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 \</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">                                            | ADC_CFGR_DISCEN)                       </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">                                            | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                        </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">                                           ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">                                           ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | \</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">                                           ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">                                           ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | \</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">                                           ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">                                           ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)     </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)   </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)   </span><span class="comment">/* Group injected sequence context queue is enabled</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">                                           and can contain up to 2 contexts. When all contexts have been processed,</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">                                           the queue maintains the last context active perpetually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)   </span><span class="comment">/* Group injected sequence context queue is enabled</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">                                           and can contain up to 2 contexts. When all contexts have been processed,</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">                                           the queue is empty and injected group triggers are disabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS) </span><span class="comment">/* Group injected sequence context queue is disabled:</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">                                           only 1 sequence can be configured and is active perpetually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)     </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN) </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET \</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">                                            | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET \</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">                                            | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET \</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">                                            | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET \</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">                                            | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)       </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_6CYCLES_5      (ADC_SMPR2_SMP10_0)  </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR2_SMP10_1)  </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_24CYCLES_5     (ADC_SMPR2_SMP10_1 \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2)  </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_1) </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 \</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_1 \</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">                                            | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">                                            | ADC_AWD_CR1_REGOFFSET) </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">                                            | ADC_AWD_CR2_REGOFFSET) </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">                                            | ADC_AWD_CR3_REGOFFSET) </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000UL)                           </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN)                       </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN)                      </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK \</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)    </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)\</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor"> #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor"> #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; !defined(ADC2)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_REG          ((LL_ADC_CHANNEL_DAC1CH1       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_INJ          ((LL_ADC_CHANNEL_DAC1CH1       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH1       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_REG          ((LL_ADC_CHANNEL_DAC1CH2       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_INJ          ((LL_ADC_CHANNEL_DAC1CH2       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH2       &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">#elif defined(ADC2)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">                                            | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC3  &amp; ADC_CHANNEL_ID_MASK) \</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="preprocessor">                                            | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">                                            | ADC_CFGR_AWD1SGL)                      </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 &amp;&amp; !ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1)      </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_TR1_LT1)      </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 \</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">                                            | ADC_TR1_LT1)     </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="preprocessor">#define LL_ADC_OVS_DISABLE                 (0x00000000UL)                      </span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (ADC_CFGR2_ROVSE)                   </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJECTED            (ADC_CFGR2_JOVSE)                   </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">#define LL_ADC_OVS_REG_CONT                (0x00000000UL)     </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="preprocessor">#define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)  </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                        </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_4                 (ADC_CFGR2_OVSR_0)                    </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_8                 (ADC_CFGR2_OVSR_1)                    </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_16                (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2)                    </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">                                            | ADC_CFGR2_OVSR_0)                   </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                        </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_1           (ADC_CFGR2_OVSS_0)                    </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_2           (ADC_CFGR2_OVSS_1)                    </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_3           (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_4           (ADC_CFGR2_OVSS_2)                    </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_5           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_6           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_7           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">                                            | ADC_CFGR2_OVSS_0)                   </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3)                    </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                    </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1) </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 \</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="preprocessor">                                            | ADC_CCR_DUAL_0)                  </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (ADC_CCR_DUAL_0)                  </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (ADC_CCR_DUAL_1)                  </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                    </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (ADC_CCR_MDMA_1)                  </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1) </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 \</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">                                              | ADC_CCR_MDMA_0)                 </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                      </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (ADC_CCR_DELAY_0)                   </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (ADC_CCR_DELAY_1)                   </span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (ADC_CCR_DELAY_2)                   </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1) </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 \</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">                                            | ADC_CCR_DELAY_0)                  </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3)                   </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1) </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 \</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">                                            | ADC_CCR_DELAY_0)                  </span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER                (ADC_CDR_RDATA_MST) </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV) </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV \</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">                                            | ADC_CDR_RDATA_MST) </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SW_START           (LL_ADC_REG_TRIG_SOFTWARE)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CC1       (LL_ADC_REG_TRIG_EXT_TIM1_CH1)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CC2       (LL_ADC_REG_TRIG_EXT_TIM1_CH2)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CC3       (LL_ADC_REG_TRIG_EXT_TIM1_CH3)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CC2       (LL_ADC_REG_TRIG_EXT_TIM2_CH2)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CC4       (LL_ADC_REG_TRIG_EXT_TIM3_CH4)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CC4       (LL_ADC_REG_TRIG_EXT_TIM4_CH4)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span> </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_SW_START           (LL_ADC_INJ_TRIG_SOFTWARE)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CC4       (LL_ADC_INJ_TRIG_EXT_TIM1_CH4)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CC1       (LL_ADC_INJ_TRIG_EXT_TIM2_CH1)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CC1       (LL_ADC_INJ_TRIG_EXT_TIM3_CH1)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CC3       (LL_ADC_INJ_TRIG_EXT_TIM3_CH3)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CC4       (LL_ADC_INJ_TRIG_EXT_TIM3_CH4)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CC4       (LL_ADC_INJ_TRIG_EXT_TIM8_CH4)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span> </div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_NONE         (LL_ADC_OVS_SHIFT_NONE)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_1            (LL_ADC_OVS_SHIFT_RIGHT_1)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_2            (LL_ADC_OVS_SHIFT_RIGHT_2)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_3            (LL_ADC_OVS_SHIFT_RIGHT_3)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_4            (LL_ADC_OVS_SHIFT_RIGHT_4)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_5            (LL_ADC_OVS_SHIFT_RIGHT_5)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_6            (LL_ADC_OVS_SHIFT_RIGHT_6)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_7            (LL_ADC_OVS_SHIFT_RIGHT_7)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="preprocessor">#define LL_ADC_OVS_DATA_SHIFT_8            (LL_ADC_OVS_SHIFT_RIGHT_8)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">#define LL_ADC_TEMPERATURE_CALC_ERROR      ((int16_t)0x7FFF)  </span><span class="comment">/* Temperature calculation error using helper macro</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">                                                                 @ref __LL_ADC_CALC_TEMPERATURE(), due to issue on</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">                                                                 calibration parameters. This value is coded on 16 bits</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">                                                                 (to fit on signed word or double word) and corresponds</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">                                                                 to an inconsistent temperature value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">/*       STM32 series:                                                        */</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">/*       - ADC calibration time: maximum delay is 112/fADC.                   */</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">/*         cycles                                                             */</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">/* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">/* parameter &quot;tADCVREG_STUP&quot;).                                                */</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)           </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">/* parameter &quot;tstart_vrefint&quot;).                                               */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)        </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US        (120UL)        </span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 15UL)        </span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">/* Note: On this STM32 series, a minimum number of ADC clock cycles           */</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  4UL)        </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                               \</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">   (                                                                                       \</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="preprocessor">   )                                                                                       \</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="preprocessor">   :                                                                                       \</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="preprocessor">   (                                                                                       \</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">       (uint32_t)POSITION_VAL((__CHANNEL__))                                               \</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="preprocessor">   )                                                                                       \</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                  \</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9UL) ?                                                                          \</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">   (                                                                                                    \</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |          \</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                              |          \</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))           \</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">   )                                                                                                    \</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">   :                                                                                                    \</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">   (                                                                                                    \</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                      | \</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                                       | \</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))  \</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="preprocessor">   )                                                                                                    \</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span> </div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">#if defined (ADC1) &amp;&amp; defined (ADC2) &amp;&amp; defined (ADC3)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="preprocessor">  (((__ADC_INSTANCE__) == ADC1) ?                                              \</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="preprocessor">   (                                                                           \</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="preprocessor">   :                                                                           \</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">   ((__ADC_INSTANCE__) == ADC2) ?                                              \</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="preprocessor">    (                                                                          \</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">    )                                                                          \</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="preprocessor">    :                                                                          \</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="preprocessor">    ((__ADC_INSTANCE__) == ADC3) ?                                             \</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">     (                                                                         \</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">      ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                        \</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">      ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                        \</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">      ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                        \</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="preprocessor">      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC3) ||                        \</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="preprocessor">      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC3)                           \</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="preprocessor">     )                                                                         \</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">     :                                                                         \</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="preprocessor">     (0UL)                                                                     \</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#elif defined (ADC1) &amp;&amp; defined (ADC2)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="preprocessor">  (((__ADC_INSTANCE__) == ADC1) ?                                              \</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">   (                                                                           \</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="preprocessor">   :                                                                           \</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="preprocessor">   ((__ADC_INSTANCE__) == ADC2) ?                                              \</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="preprocessor">    (                                                                          \</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="preprocessor">     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="preprocessor">    )                                                                          \</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">    :                                                                          \</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="preprocessor">    (0UL)                                                                      \</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#elif defined (ADC1)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="preprocessor">  (                                                                            \</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                            \</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1)    ||                            \</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2)                                  \</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="preprocessor">#endif </span><span class="comment">/* defined (ADC1) &amp;&amp; defined (ADC2) &amp;&amp; defined (ADC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span> </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">   ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                         \</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">   :                                                                                                      \</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">   ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                                 \</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="preprocessor">   ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                        \</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="preprocessor">   :                                                                                                      \</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="preprocessor">   (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)        \</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span> </div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span> </div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)                            \</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="preprocessor">  (((__AWD_THRESHOLDS__) &gt;&gt; (((__AWD_THRESHOLD_TYPE__) &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4)) \</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">   &amp; LL_ADC_AWD_THRESHOLD_LOW)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="preprocessor">#define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIAL__)        \</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="preprocessor">  (((__CALIB_FACTOR_DIFFERENTIAL__) &lt;&lt; ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__))</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) \</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; ((ADC_CDR_RDATA_SLV_Pos) &amp; ~(__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_CDR_RDATA_MST)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span> </div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="preprocessor">#if defined(ADC2)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">#define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="preprocessor">  ((((__ADCx__) == ADC2))?                                                   \</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="preprocessor">   (ADC1)                                                                    \</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="preprocessor">   :                                                                         \</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="preprocessor">   (__ADCx__)                                                                \</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="preprocessor">#define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="preprocessor">  (__ADCx__)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="preprocessor">#endif </span><span class="comment">/* ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="preprocessor">  (ADC123_COMMON)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">  (ADC12_COMMON)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">  (ADC1_COMMON)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="preprocessor">#endif </span><span class="comment">/* defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span> </div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="preprocessor">   LL_ADC_IsEnabled(ADC2) |                                                    \</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="preprocessor">   LL_ADC_IsEnabled(ADC3)  )</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">   LL_ADC_IsEnabled(ADC2)  )</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="preprocessor">  (LL_ADC_IsEnabled(ADC1))</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="preprocessor">#endif </span><span class="comment">/* defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="preprocessor">  (0xFFFUL &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">                                         __ADC_RESOLUTION_CURRENT__,\</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="preprocessor">                                         __ADC_RESOLUTION_TARGET__)          \</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="preprocessor">(((__DATA__)                                                                 \</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="preprocessor">  &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="preprocessor"> &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                    \</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="preprocessor">((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="preprocessor"> / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span> </div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_VOLTAGE()  __LL_ADC_CALC_DATA_TO_VOLTAGE()</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="preprocessor">                                         __ADC_RESOLUTION__)                 \</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="preprocessor">(((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="preprocessor"> / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="preprocessor">                                    (__ADC_RESOLUTION__),                    \</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="preprocessor">                                    LL_ADC_RESOLUTION_12B)                   \</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="preprocessor">                                  __ADC_RESOLUTION__)\</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?       \</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="preprocessor"> (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="preprocessor">                                                   (__ADC_RESOLUTION__),          \</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="preprocessor">                                                   LL_ADC_RESOLUTION_12B)         \</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">                  * (__VREFANALOG_VOLTAGE__))                                     \</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="preprocessor">                 / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="preprocessor">       - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="preprocessor">    ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="preprocessor">   ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="preprocessor">  ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="preprocessor"> )                                                                                \</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="preprocessor"> :                                                                                \</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="preprocessor"> ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="preprocessor">                                             __ADC_RESOLUTION__)            \</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="preprocessor">(((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="preprocessor">               / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="preprocessor">              * 1000UL)                                                     \</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">    -                                                                       \</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="preprocessor">    (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="preprocessor">              * 1000UL)                                                     \</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="preprocessor">   )                                                                        \</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="preprocessor">  ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="preprocessor"> ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="preprocessor">)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span> </div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>{</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  uint32_t data_reg_addr;</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  <span class="keywordflow">if</span> (Register == LL_ADC_DMA_REG_REGULAR_DATA)</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  {</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>    <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>    data_reg_addr = (uint32_t) &amp;(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>  }</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>  {</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>    <span class="comment">/* Retrieve address of register CDR */</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>    data_reg_addr = (uint32_t) &amp;((__LL_ADC_COMMON_INSTANCE(ADCx))-&gt;CDR);</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>  }</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  <span class="keywordflow">return</span> data_reg_addr;</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>}</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>{</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  (void)(Register);</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span> </div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>  <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>  <span class="keywordflow">return</span> (uint32_t) &amp;(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>}</div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span> </div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>{</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>, CommonClock);</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>}</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span> </div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonClock(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>{</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>));</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>}</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>{</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>, PathInternal);</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>}</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span> </div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalChAdd(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>{</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, PathInternal);</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>}</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalChRem(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>{</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, PathInternal);</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>}</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonPathInternalCh(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>{</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>));</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>}</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCalibrationFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff, uint32_t CalibrationFactor)</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>{</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>,</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>             SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK,</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>             CalibrationFactor &lt;&lt; (((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>                                    &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>                                   &amp; ~(SingleDiff &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>)));</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>}</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span> </div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCalibrationFactor(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff)</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>{</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>  <span class="comment">/* Retrieve bits with position in register depending on parameter           */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>  <span class="comment">/* &quot;SingleDiff&quot;.                                                            */</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>  <span class="comment">/* Parameter used with mask &quot;ADC_SINGLEDIFF_CALIB_FACTOR_MASK&quot; because      */</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>,</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>                             (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK))</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>                    &gt;&gt; ((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt;</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>                        ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span>}</div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span> </div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>{</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>}</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span> </div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetResolution(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>{</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>}</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>{</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>, DataAlignment);</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>}</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetDataAlignment(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>{</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a>));</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>}</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span> </div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>{</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>, LowPowerMode);</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>}</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span> </div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetLowPowerMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>{</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>));</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>}</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span> </div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffset(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>{</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span> </div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>,</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a> | (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>}</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span> </div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetChannel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>{</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span> </div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a>);</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>}</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span> </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetLevel(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>{</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span> </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>);</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>}</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span> </div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetState(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetState)</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>{</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span> </div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>,</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>             OffsetState);</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>}</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span> </div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetState(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>{</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span> </div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a>);</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>}</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span> </div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><span class="preprocessor">#if defined(ADC_SMPR1_SMPPLUS)</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetSamplingTimeCommonConfig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingTimeCommonConfig)</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>{</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span>}</div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span> </div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetSamplingTimeCommonConfig(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>{</div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ADC_SMPR1_SMPPLUS));</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>}</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_SMPR1_SMPPLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span> </div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span>{</div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>, TriggerSource);</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>}</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span> </div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>{</div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t trigger_source = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>);</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span> </div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>  <span class="comment">/* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>  uint32_t shift_exten = ((trigger_source &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span> </div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span>  <span class="comment">/* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>  <span class="keywordflow">return</span> ((trigger_source</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span>           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; shift_exten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>)</div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; shift_exten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)</div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>         );</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span>}</div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span> </div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>{</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span>}</div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span> </div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>{</div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span>}</div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span> </div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerEdge(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>{</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>));</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>}</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span> </div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>{</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>, SequencerNbRanks);</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>}</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span> </div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>{</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>));</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>}</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span> </div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>{</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>, SeqDiscont);</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>}</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span> </div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>{</div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>));</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>}</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span> </div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>{</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>                                             ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span> </div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span>             &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span>}</div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span> </div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerRanks(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>{</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>,</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>                                                   ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span> </div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>                              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>                   );</div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>}</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span> </div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>{</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>, Continuous);</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>}</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span> </div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetContinuousMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span>{</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>));</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>}</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span> </div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span>{</div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>, DMATransfer);</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>}</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span> </div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDMATransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>{</div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a>));</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span>}</div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span> </div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="preprocessor">#if defined(ADC_CFGR_DFSDMCFG) &amp;&amp;defined(DFSDM1_Channel0)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDFSDMTransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DFSDMTransfer)</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>{</div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC_CFGR_DFSDMCFG, DFSDMTransfer);</div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span>}</div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span> </div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDFSDMTransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span>{</div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC_CFGR_DFSDMCFG));</div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span>}</div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_CFGR_DFSDMCFG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span> </div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span>{</div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>, Overrun);</div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>}</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span> </div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetOverrun(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span>{</div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>));</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>}</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span> </div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span>{</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, TriggerSource);</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>}</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span> </div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span>{</div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t trigger_source = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>);</div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span> </div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span>  <span class="comment">/* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span>  uint32_t shift_jexten = ((trigger_source &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span> </div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span>  <span class="comment">/* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>  <span class="keywordflow">return</span> ((trigger_source</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>           &amp; (ADC_INJ_TRIG_SOURCE_MASK &gt;&gt; shift_jexten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)</div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span>          | ((ADC_INJ_TRIG_EDGE_MASK &gt;&gt; shift_jexten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)</div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>         );</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span>}</div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span> </div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span>{</div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span>}</div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span> </div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span>{</div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span>}</div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span> </div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerEdge(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span>{</div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>));</div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span>}</div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span> </div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span>{</div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>, SequencerNbRanks);</div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>}</div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span> </div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerLength(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span>{</div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>));</div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span>}</div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span> </div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span>{</div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span>}</div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span> </div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span>{</div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>));</div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span>}</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span> </div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span>{</div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span>  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span>             (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span>             &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK),</div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span>             &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK));</div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span>}</div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span> </div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerRanks(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span>{</div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>                              (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>                              &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK))</div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>                     &gt;&gt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span>                   );</div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span>}</div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span> </div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TrigAuto)</div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span>{</div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>, TrigAuto);</div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span>}</div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span> </div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTrigAuto(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span>{</div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>));</div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span>}</div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span> </div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetQueueMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t QueueMode)</div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span>{</div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>, QueueMode);</div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span>}</div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span> </div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetQueueMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span>{</div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>));</div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span>}</div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span> </div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_ConfigQueueContext(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx,</div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span>                                                   uint32_t TriggerSource,</div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span>                                                   uint32_t ExternalTriggerEdge,</div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span>                                                   uint32_t SequencerNbRanks,</div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span>                                                   uint32_t Rank1_Channel,</div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span>                                                   uint32_t Rank2_Channel,</div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>                                                   uint32_t Rank3_Channel,</div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span>                                                   uint32_t Rank4_Channel)</div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span>{</div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>  <span class="comment">/* Set bits with content of parameter &quot;Rankx_Channel&quot; with bits position    */</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span>  <span class="comment">/* in register depending on literal &quot;LL_ADC_INJ_RANK_x&quot;.                    */</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span>  <span class="comment">/* Parameters &quot;Rankx_Channel&quot; and &quot;LL_ADC_INJ_RANK_x&quot; are used with masks   */</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span>  <span class="comment">/* because containing other bits reserved for other purpose.                */</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span>  <span class="comment">/* If parameter &quot;TriggerSource&quot; is set to SW start, then parameter          */</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span>  <span class="comment">/* &quot;ExternalTriggerEdge&quot; is discarded.                                      */</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span>  uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);</div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> |</div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>  |</div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>    |</div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>    |</div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>    |</div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>    |</div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>,</div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span>             (TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)          |</div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span>             (ExternalTriggerEdge * (is_trigger_not_sw)) |</div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span>             (((Rank4_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span>              &lt;&lt; (LL_ADC_INJ_RANK_4 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>             (((Rank3_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span>              &lt;&lt; (LL_ADC_INJ_RANK_3 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span>             (((Rank2_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"> 5350</span>              &lt;&lt; (LL_ADC_INJ_RANK_2 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"> 5351</span>             (((Rank1_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span>              &lt;&lt; (LL_ADC_INJ_RANK_1 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span>             SequencerNbRanks</div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span>            );</div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span>}</div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span> </div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SamplingTime)</div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span>{</div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span>  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>,</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>                                             ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK) &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span> </div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a> &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS),</div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span>             SamplingTime   &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS));</div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span>}</div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span> </div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSamplingTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span>{</div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK)</div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span>                                                                 &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span> </div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>                             &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>                    &gt;&gt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS)</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span>                   );</div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span>}</div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span> </div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSingleDiff(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SingleDiff)</div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>{</div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>  <span class="comment">/* Bits of channels in single or differential mode are set only for         */</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span>  <span class="comment">/* differential mode (for single mode, mask of bits allowed to be set is    */</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span>  <span class="comment">/* shifted out of range of bits of channels in single or differential mode. */</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>,</div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span>             Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK,</div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span>             (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)</div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span>             &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a> &gt;&gt; (SingleDiff &amp; ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));</div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span>}</div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"> 5631</span> </div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSingleDiff(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span>{</div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>, (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)));</div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span>}</div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span> </div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)</div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span>{</div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDChannelGroup&quot; with bits position  */</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span>  <span class="comment">/* in register and register position depending on parameter &quot;AWDy&quot;.         */</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span>  <span class="comment">/* Parameters &quot;AWDChannelGroup&quot; and &quot;AWDy&quot; are used with masks because      */</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span>                                             ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>                                             + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK)</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span>                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span> </div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>             (AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK),</div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span>             AWDChannelGroup &amp; AWDy);</div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>}</div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span> </div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDMonitChannels(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy)</div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>{</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>,</div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span>                                                   ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>                                                   + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK)</div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span>                                                      * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span> </div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span>  uint32_t analog_wd_monit_channels = (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, AWDy) &amp; AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK);</div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span> </div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span>  <span class="comment">/* If &quot;analog_wd_monit_channels&quot; == 0, then the selected AWD is disabled       */</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span>  <span class="comment">/* (parameter value LL_ADC_AWD_DISABLE).                                    */</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span>  <span class="comment">/* Else, the selected AWD is enabled and is monitoring a group of channels  */</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>  <span class="comment">/* or a single channel.                                                     */</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>  <span class="keywordflow">if</span> (analog_wd_monit_channels != 0UL)</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span>  {</div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span>    <span class="keywordflow">if</span> (AWDy == LL_ADC_AWD1)</div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span>    {</div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span>      <span class="keywordflow">if</span> ((analog_wd_monit_channels &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>) == 0UL)</div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span>      {</div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span>        analog_wd_monit_channels = ((analog_wd_monit_channels</div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span>                                     | (ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span>                                    )</div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>                                    &amp; (~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>))</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>                                   );</div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span>      }</div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span>      {</div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"> 5996</span>        analog_wd_monit_channels = (analog_wd_monit_channels</div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span>                                    | (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a> &lt;&lt; (analog_wd_monit_channels &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>))</div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span>                                   );</div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span>      }</div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span>    }</div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>    {</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>      <span class="keywordflow">if</span> ((analog_wd_monit_channels &amp; ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>      {</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"> 6006</span>        analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK</div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"> 6007</span>                                    | ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>))</div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span>                                   );</div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span>      }</div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span>      {</div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span>        analog_wd_monit_channels = (analog_wd_monit_channels</div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span>                                    | (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>)</div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span>                                    | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>)</div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span>                                   );</div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span>      }</div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"> 6019</span>    }</div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span>  }</div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span> </div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span>  <span class="keywordflow">return</span> analog_wd_monit_channels;</div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>}</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span> </div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,</div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span>                                                     uint32_t AWDThresholdLowValue)</div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>{</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdxxxValue&quot; with bits      */</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span>  <span class="comment">/* position in register and register position depending on parameter        */</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span>  <span class="comment">/* &quot;AWDy&quot;.                                                                  */</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdxxxValue&quot; are used with masks because */</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span>                                             ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span> </div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>,</div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>             (AWDThresholdHighValue &lt;&lt; ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);</div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span>}</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span> </div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow,</div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span>                                                  uint32_t AWDThresholdValue)</div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span>{</div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdValue&quot; with bits         */</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"> 6171</span>  <span class="comment">/* position in register and register position depending on parameters       */</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span>  <span class="comment">/* &quot;AWDThresholdsHighLow&quot; and &quot;AWDy&quot;.                                       */</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdValue&quot; are used with masks because    */</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>                                             ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span> </div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>             AWDThresholdsHighLow,</div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>             AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4));</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>}</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span> </div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDThresholds(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx,</div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span>                                                      uint32_t AWDy, uint32_t AWDThresholdsHighLow)</div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span>{</div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">TR1</a>,</div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span>                                                   ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span> </div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span>                             (AWDThresholdsHighLow | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>))</div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>                    &gt;&gt; (((AWDThresholdsHighLow &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4)</div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>                        &amp; ~(AWDThresholdsHighLow &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a>)));</div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>}</div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span> </div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OvsScope)</div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span>{</div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>, OvsScope);</div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span>}</div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span> </div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingScope(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span>{</div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>));</div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span>}</div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span> </div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OverSamplingDiscont)</div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span>{</div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>, OverSamplingDiscont);</div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span>}</div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span> </div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingDiscont(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span>{</div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>));</div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>}</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span> </div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigOverSamplingRatioShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Ratio, uint32_t Shift)</div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span>{</div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>), (Shift | Ratio));</div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span>}</div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span> </div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingRatio(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span>{</div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>));</div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span>}</div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span> </div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingShift(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span>{</div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"> 6409</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>));</div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span>}</div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span> </div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t Multimode)</div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span>{</div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>, Multimode);</div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span>}</div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span> </div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultimode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>{</div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>));</div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span>}</div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span> </div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiDMATransfer(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiDMATransfer)</div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span>{</div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>, MultiDMATransfer);</div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span>}</div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span> </div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiDMATransfer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span>{</div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a>));</div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span>}</div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span> </div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiTwoSamplingDelay(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"> 6609</span>{</div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>, MultiTwoSamplingDelay);</div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span>}</div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span> </div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiTwoSamplingDelay(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span>{</div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>));</div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span>}</div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span> </div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="comment">/* Old functions name kept for legacy purpose, to be replaced by the          */</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span><span class="comment">/* current functions name.                                                    */</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTrigSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span>{</div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span>  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);</div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span>}</div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span>{</div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span>  LL_ADC_INJ_SetTriggerSource(ADCx, TriggerSource);</div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span>}</div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span> </div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span>{</div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>);</div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>}</div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span> </div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span>{</div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"> 6705</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span>}</div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span> </div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDeepPowerDownEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span>{</div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span>}</div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span> </div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span>{</div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>);</div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span>}</div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span> </div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span>{</div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span>}</div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span> </div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsInternalRegulatorEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span>{</div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span>}</div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span> </div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span>{</div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"> 6795</span>}</div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span> </div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span>{</div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span>}</div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span> </div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span>{</div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span>}</div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span> </div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDisableOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span>{</div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span>}</div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span> </div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff)</div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span>{</div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a> | ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a> | (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_START_MASK));</div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span>}</div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span> </div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsCalibrationOnGoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span>{</div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span>}</div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span> </div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span>{</div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span>}</div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span> </div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span>{</div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span>}</div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span> </div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span>{</div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span>}</div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span> </div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsStopConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span>{</div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span>}</div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span> </div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span>{</div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span>}</div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span> </div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData12(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span>{</div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span>}</div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span> </div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData10(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span>{</div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span>}</div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span> </div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData8(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span>{</div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span>}</div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span> </div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"> 7033</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span>{</div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"> 7036</span>}</div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span> </div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadMultiConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON,</div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span>                                                              uint32_t ConversionData)</div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span>{</div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>,</div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"> 7064</span>                             ConversionData)</div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"> 7065</span>                    &gt;&gt; (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(ConversionData) &amp; 0x1FUL)</div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span>                   );</div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span>}</div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span> </div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span>{</div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>);</div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span>}</div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span> </div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span>{</div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>);</div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span>}</div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span> </div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"> 7133</span>{</div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"> 7135</span>}</div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"> 7136</span> </div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsStopConversionOngoing(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span>{</div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span>}</div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span> </div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_ReadConversionData32(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span>{</div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"> 7167</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span> </div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span>                   );</div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"> 7173</span>}</div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span> </div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData12(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span>{</div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span> </div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span>                   );</div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span>}</div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span> </div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData10(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span>{</div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span> </div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span>                   );</div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span>}</div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span> </div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_INJ_ReadConversionData8(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span>{</div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span> </div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span>                            <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span>                  );</div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span>}</div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span> </div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_INJ_ReadConversionData6(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span>{</div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>,</div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span>                                                   ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span> </div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span>                            <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span>                  );</div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span>}</div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span> </div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span>{</div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span>}</div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span> </div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span>{</div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span>}</div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span> </div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span>{</div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span>}</div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"> 7330</span> </div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"> 7337</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span>{</div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span>}</div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span> </div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"> 7349</span>{</div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"> 7350</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span>}</div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"> 7352</span> </div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span>{</div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"> 7361</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span>}</div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span> </div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"> 7370</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"> 7371</span>{</div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span>}</div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span> </div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"> 7382</span>{</div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span>}</div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span> </div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span>{</div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span>}</div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span> </div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span>{</div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span>}</div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span> </div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span>{</div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span>}</div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span> </div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span>{</div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY);</div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span>}</div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span> </div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span>{</div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOC);</div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span>}</div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span> </div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"> 7450</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"> 7451</span>{</div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span>}</div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span> </div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span>{</div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR);</div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span>}</div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span> </div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span>{</div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP);</div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span>}</div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span> </div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"> 7483</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span>{</div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC);</div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"> 7486</span>}</div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span> </div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span>{</div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS);</div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span>}</div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"> 7498</span> </div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span>{</div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"> 7507</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF);</div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span>}</div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span> </div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"> 7516</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span>{</div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span>}</div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span> </div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span>{</div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"> 7529</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2);</div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"> 7530</span>}</div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span> </div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span>{</div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"> 7540</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3);</div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"> 7541</span>}</div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span> </div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span>{</div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"> 7553</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_MST) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span>}</div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"> 7555</span> </div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span>{</div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_SLV) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span>}</div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span> </div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"> 7576</span>{</div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span>}</div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span> </div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span>{</div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span>}</div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span> </div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"> 7600</span>{</div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_MST) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span>}</div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span> </div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span>{</div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span>}</div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span> </div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span>{</div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span>}</div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span> </div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span>{</div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_SLV) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span>}</div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span> </div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span>{</div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_MST) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span>}</div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span> </div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span>{</div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_SLV) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"> 7662</span>}</div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span> </div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span>{</div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_MST) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span>}</div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span> </div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span>{</div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_SLV) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span>}</div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span> </div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span>{</div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_MST) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span>}</div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span> </div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span>{</div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"> 7710</span>}</div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"> 7711</span> </div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"> 7720</span>{</div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_MST) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"> 7722</span>}</div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span> </div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span>{</div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_SLV) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span>}</div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span> </div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span>{</div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span>}</div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span> </div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span>{</div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"> 7757</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_SLV) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span>}</div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span> </div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span>{</div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_MST) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span>}</div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span> </div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span>{</div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_SLV) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span>}</div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span> </div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span>{</div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_MST) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span>}</div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span> </div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span>{</div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_SLV) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span>}</div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span> </div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"> 7823</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span>{</div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span>}</div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span> </div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"> 7834</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span>{</div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span>}</div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span> </div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span>{</div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span>}</div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span> </div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span>{</div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"> 7859</span>}</div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span> </div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"> 7867</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span>{</div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span>}</div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span> </div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span>{</div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span>}</div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"> 7882</span> </div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span>{</div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span>}</div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span> </div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"> 7900</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span>{</div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"> 7903</span>}</div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span> </div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span>{</div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"> 7913</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span>}</div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span> </div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span>{</div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"> 7925</span>}</div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span> </div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span>{</div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span>}</div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span> </div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span>{</div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span>}</div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span> </div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span>{</div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"> 7957</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span>}</div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span> </div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"> 7967</span>{</div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span>}</div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span> </div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span>{</div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span>}</div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span> </div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span>{</div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span>}</div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span> </div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span>{</div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span>}</div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"> 8003</span> </div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span>{</div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"> 8012</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span>}</div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span> </div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span>{</div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span>}</div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span> </div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span>{</div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span>}</div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"> 8036</span> </div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span>{</div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span>}</div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span> </div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span>{</div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"> 8056</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span>}</div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"> 8058</span> </div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"> 8066</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_ADRDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"> 8067</span>{</div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span>}</div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span> </div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"> 8078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span>{</div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span>}</div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span> </div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span>{</div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span>}</div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span> </div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_OVR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span>{</div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span>}</div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span> </div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOSMP(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"> 8115</span>{</div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span>}</div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span> </div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOC(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"> 8127</span>{</div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC) == (LL_ADC_IT_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"> 8129</span>}</div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span> </div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"> 8138</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOS(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span>{</div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span>}</div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span> </div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JQOVF(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span>{</div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF) == (LL_ADC_IT_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span>}</div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span> </div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span>{</div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span>}</div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span> </div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"> 8174</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span>{</div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span>}</div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span> </div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD3(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span>{</div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span>}</div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span> </div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"> 8200</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, <span class="keyword">const</span> LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);</div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span><span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct);</div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span> </div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="comment">/* (availability of ADC group injected depends on STM32 series) */</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span> </div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"> 8209</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"> 8210</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_InitTypeDef *pADC_InitStruct);</div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *pADC_InitStruct);</div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span> </div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);</div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *pADC_RegInitStruct);</div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span> </div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"> 8218</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <span class="keyword">const</span> LL_ADC_INJ_InitTypeDef *pADC_InjInitStruct);</div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span><span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *pADC_InjInitStruct);</div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span> </div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span> </div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span> </div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span>}</div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"> 8242</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span> </div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span><span class="preprocessor">#endif </span><span class="comment">/* STM32L4xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:63</div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:214</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:212</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:220</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:281</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:224</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:216</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> stm32l4xx.h:199</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga027abde03e4ff1cae275fbea702d2095"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div><div class="ttdeci">#define ADC_SMPR1_SMP0</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1564</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06b41927167c714522bb04b6fff3820d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div><div class="ttdeci">#define ADC_CCR_CKMODE</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2412</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_S</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2292</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga163968c55b1756d3880add05e08e452f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div><div class="ttdeci">#define ADC_CCR_PRESC</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2418</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16ad6df507751f55e64b21412f34664b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div><div class="ttdeci">#define ADC_CFGR_JAUTO</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1516</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e94005518a839badc98d9713de326ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_CH</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2032</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga213e7ac73ff5f6d57ef808b55a5d06d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR_DISCEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1490</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1423</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1417</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27b3e6a6bfa0c60d25674e43da3387ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a></div><div class="ttdeci">#define ADC_CR_JADSTART</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1426</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ad505a73bda99d0d888aad0b0d78df5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR_DMAEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1449</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e4f43bb44ce34e13701c87f4eb3c352"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a></div><div class="ttdeci">#define ADC_CFGR2_TROVS</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1556</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1988</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_EN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2041</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4896e6f24dae71bcf906f5621b4516d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div><div class="ttdeci">#define ADC_CFGR_DISCNUM</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1494</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f425cee1f82c1082295777f1867c16f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a></div><div class="ttdeci">#define ADC_DIFSEL_DIFSEL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2268</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga54bcccd92a204be96e683968b57d6863"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR_DMACFG</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1452</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1429</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5865ff9d8e590fe16c4603a193488eff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div><div class="ttdeci">#define ADC_CCR_MDMA</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2406</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5be7ae16a57665a53f3efce3f8aeb493"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1435</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga602da64684da4f219320006e99afa3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a></div><div class="ttdeci">#define ADC_CR_ADCALDIF</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1441</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga614603a6e2355d6e99a0f4349cf61ba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div><div class="ttdeci">#define ADC_CFGR2_OVSS</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1548</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6199fc9eee7c2bade8a144575f3388df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH_Pos</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1518</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68a713cf085ebc530caf2492c24edf86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a></div><div class="ttdeci">#define ADC_CR_DEEPPWD</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1438</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68ff689152a4e5a8c532bcb28066636a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSE</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1534</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga696139df17c4a2e2fd69efac34c76616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a></div><div class="ttdeci">#define ADC_CFGR2_JOVSE</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1537</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1541</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c745a8afc373cfb30d2eea5c3e2b539"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div><div class="ttdeci">#define ADC_CFGR_AUTDLY</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1486</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga700209a12e66924a0fea72afd6e4bc1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2016</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73249abd113dec0f23baad8ed97a519b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_JAWD1EN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1513</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75beb1c49661df317e99020112aca85d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a></div><div class="ttdeci">#define ADC_CFGR_JQDIS</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1529</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8097124ae6a0a332d6fa66a494910b96"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div><div class="ttdeci">#define ADC_JSQR_JEXTSEL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1965</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga821c516b84062c1548d1ec679449ae5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div><div class="ttdeci">#define ADC_CFGR_CONT</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1483</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1444</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga90ad1cfd78eff67df0be5c4925676819"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a></div><div class="ttdeci">#define ADC_TR1_HT1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1715</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1340</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95732299dd4eedd4c34b00eafe06ec02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1520</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2394</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1959</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa348e5a8262fa4004bca7049df8ec8a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_AWD1EN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1510</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2432</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba7b00a5ded63d156bf4d1bf6bf62ca8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a></div><div class="ttdeci">#define ADC_TR1_LT1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1699</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabde20461b88c714bd033532116a3aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR_EXTSEL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabdf410a1bf14e651c908b2e09f0fc85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a></div><div class="ttdeci">#define ADC_DR_RDATA</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1938</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac068ea2cb540312d356ccd5301d46a70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSM</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1559</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacae9f86a9852402b380d49f9781d75b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a></div><div class="ttdeci">#define ADC_CR_JADSTP</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1432</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad02fcd8fd97b2f7d70a5a04fed60b558"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a></div><div class="ttdeci">#define ADC_JDR1_JDATA</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2136</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad27b9dc322ac84ef5fc8b80094ae4e3d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div><div class="ttdeci">#define ADC_JSQR_JEXTEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1973</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1979</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1420</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e80cddd31bb22e69abe0fa914515f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a></div><div class="ttdeci">#define ADC_CFGR_AWD1SGL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1507</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae04353744e03fd108feb56f6a08bc2f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div><div class="ttdeci">#define ADC_CFGR_JQM</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1504</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2498e8e6e6fdd0d598969e9d34a29c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div><div class="ttdeci">#define ADC_CCR_DUAL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2385</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1997</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1782</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9f75ebf90f85ba43654ce84312221a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div><div class="ttdeci">#define ADC_CFGR_JDISCEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1501</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa43af8cc44bfe846f5405967e420ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div><div class="ttdeci">#define ADC_CFGR_RES</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1456</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaebd124d19cd84bfe2381ac05cacf7e46"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a></div><div class="ttdeci">#define ADC_CCR_DMACFG</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2402</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2429</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2426</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed2f858a86778698f9294da72af89642"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR_ALIGN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1462</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf19413a93e5983d4c2a3caa18c569b14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR_OVRMOD</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1480</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf437add5f6ed735d2b68d90f567630df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR_EXTEN</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:1474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd3ac73479e69a95097301f82149ff6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a></div><div class="ttdeci">#define ADC_AWD2CR_AWD2CH_0</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:2221</div></div>
<div class="ttc" id="astm32l4xx_8h_html"><div class="ttname"><a href="stm32l4xx_8h.html">stm32l4xx.h</a></div><div class="ttdoc">CMSIS STM32L4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32l471xx.h:218</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:221</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:222</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:219</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:176</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:203</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:180</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:189</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:193</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4686388b1cd45bca2ef737f1d614a8e7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:198</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:178</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:196</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a8634248df172cd37d156a9d4df976a74"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8634248df172cd37d156a9d4df976a74">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:185</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:177</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:179</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:213</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:181</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae818864200b315ff24e20004da2e649b"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:212</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition</b> stm32l471xx.h:182</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
