#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Dec  2 11:29:10 2018
# Process ID: 4308
# Current directory: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13276 C:\Users\blade\Desktop\Riscv-cpu\thinpad_top-rev.2\thinpad_top.xpr
# Log file: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/vivado.log
# Journal file: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 917.836 ; gain = 170.141
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-2L
Top: thinpad_top
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_ce_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:70]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_oe_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:71]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_addr is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:73]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_be_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:74]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_ce_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:77]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_oe_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:78]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_addr is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:80]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_be_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:84]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_be_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:87]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_be_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:90]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_be_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:93]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_ce_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:98]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_oe_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:99]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_we_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:107]
ERROR: [Synth 8-2576] procedural assignment to a non-register base_ram_we_n is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:110]
ERROR: [Synth 8-2576] procedural assignment to a non-register load_data is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:122]
ERROR: [Synth 8-2576] procedural assignment to a non-register load_data is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:125]
ERROR: [Synth 8-2576] procedural assignment to a non-register load_data is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:128]
ERROR: [Synth 8-2576] procedural assignment to a non-register load_data is not permitted [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:131]
Failed to read verilog 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-2L
Top: thinpad_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.254 ; gain = 1.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
WARNING: [Synth 8-350] instance 'tc0' of module 'TC' requires 16 connections, but only 12 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
WARNING: [Synth 8-350] instance 'mem0' of module 'MEM' requires 30 connections, but only 29 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 19 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[31]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[30]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[29]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[28]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[27]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[26]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[25]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[24]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[23]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[22]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[21]
WARNING: [Synth 8-3331] design SCU has unconnected port ALU_result[20]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design SCU has unconnected port MEMread
WARNING: [Synth 8-3331] design SCU has unconnected port MEMwrite
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_we_n
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.211 ; gain = 50.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[7] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[6] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[5] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[4] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[3] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[2] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[1] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[0] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin mem0:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.211 ; gain = 50.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.211 ; gain = 50.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1457.547 ; gain = 415.992
57 Infos, 160 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1457.547 ; gain = 415.992
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1470.121 ; gain = 0.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
WARNING: [Synth 8-350] instance 'tc0' of module 'TC' requires 16 connections, but only 12 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
WARNING: [Synth 8-350] instance 'mem0' of module 'MEM' requires 30 connections, but only 29 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 19 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.617 ; gain = 52.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[7] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[6] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[5] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[4] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[3] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[2] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[1] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin tc0:send_data[0] to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:74]
WARNING: [Synth 8-3295] tying undriven pin mem0:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.617 ; gain = 52.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.617 ; gain = 52.027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1542.070 ; gain = 72.480
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
ERROR: [Synth 8-685] variable 'load_data' should not be used in output port connection [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:78]
ERROR: [Synth 8-6156] failed synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.070 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.070 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
ERROR: [Synth 8-685] variable 'base_ram_ce_n' should not be used in output port connection [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:82]
ERROR: [Synth 8-6156] failed synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.070 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.070 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
WARNING: [Synth 8-350] instance 'mem0' of module 'MEM' requires 30 connections, but only 29 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 19 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.871 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mem0:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:119]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1542.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1597.711 ; gain = 54.840
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 12:09:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
ERROR: [Synth 8-344] instance 'mem0' has duplicate port connection for port 'clk' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:121]
WARNING: [Synth 8-350] instance 'mem0' of module 'MEM' requires 30 connections, but only 29 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:120]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.711 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 20 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1598.590 ; gain = 0.879
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 12:30:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1598.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 20 connections, but only 2 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net base_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:25]
WARNING: [Synth 8-3848] Net base_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:26]
WARNING: [Synth 8-3848] Net base_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:27]
WARNING: [Synth 8-3848] Net base_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:28]
WARNING: [Synth 8-3848] Net base_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:29]
WARNING: [Synth 8-3848] Net ext_ram_addr in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:33]
WARNING: [Synth 8-3848] Net ext_ram_be_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:34]
WARNING: [Synth 8-3848] Net ext_ram_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:35]
WARNING: [Synth 8-3848] Net ext_ram_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:36]
WARNING: [Synth 8-3848] Net ext_ram_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_be_n[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port base_ram_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port ext_ram_addr[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.590 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1616.043 ; gain = 17.453
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 12:36:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1616.043 ; gain = 0.000
add_bp {C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv} 179
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Stopped at time : 0 fs : File "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 10 ns
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Stopped at time : 0 fs : File "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 10 ns
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 10 ns
add_bp {C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv} 176
remove_bps -file {C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv} -line 179
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
Stopped at time : 0 fs : File "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" Line 176
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 10 ns
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
Stopped at time : 0 fs : File "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" Line 176
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 10 ns
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           8
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
run 1000 ns
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
Stopped at time : 0 fs : File "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" Line 176
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
remove_bps -file {C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv} -line 176
run 1000 ns
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           8
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           8
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):          30
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):          30
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1616.043 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  2 14:19:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  2 14:20:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  2 14:21:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           1
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           1
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           1
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           1
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1616.043 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.CHFU
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.FU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SCU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):           3
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):           3
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1616.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Core' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (2#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Ins_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (3#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (6#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Imm_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CHFU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CHFU' (7#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/CHFU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (9#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'HDU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDU' (10#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/HDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (12#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'FU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FU' (13#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/FU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:100]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCU' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (15#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/SCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (16#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (18#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Mem' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:117]
INFO: [Synth 8-6155] done synthesizing module 'Data_Mem' (19#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Data_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'TC' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TC' (20#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/TC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (22#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Core' (24#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/Core.v:23]
WARNING: [Synth 8-350] instance 'RV_CPU' of module 'Core' requires 20 connections, but only 14 given [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net uart_rdn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:17]
WARNING: [Synth 8-3848] Net uart_wrn in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:18]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (25#1) [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port rst
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[31]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[30]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[29]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[28]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[27]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[26]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[25]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[24]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[23]
WARNING: [Synth 8-3331] design Data_Mem has unconnected port ac_addr[22]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[4]
WARNING: [Synth 8-3331] design SCU has unconnected port funct[3]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design Ins_Mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_rdn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port uart_wrn
WARNING: [Synth 8-3331] design thinpad_top has unconnected port txd
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[22]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[21]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[20]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_rp_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_vpen
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_byte_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_a0
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_wr_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_rd_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_cs_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_rst_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port sl811_dack_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dm9k_cmd
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dm9k_iow_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dm9k_ior_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dm9k_cs_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dm9k_pwrst_n
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.043 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:clk2 to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_dataready to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tbre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
WARNING: [Synth 8-3295] tying undriven pin RV_CPU:uart_tsre to constant 0 [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/sources_1/new/thinpad_top.v:88]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.109 ; gain = 0.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.109 ; gain = 0.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/blade/Desktop/Riscv-cpu/thinpad_top-rev.2/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1711.934 ; gain = 95.891
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 15:22:54 2018...
