<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › vmx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vmx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef VMX_H</span>
<span class="cp">#define VMX_H</span>

<span class="cm">/*</span>
<span class="cm"> * vmx.h: VMX Architecture related definitions</span>
<span class="cm"> * Copyright (c) 2004, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., 59 Temple</span>
<span class="cm"> * Place - Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * A few random additions are:</span>
<span class="cm"> * Copyright (C) 2006 Qumranet</span>
<span class="cm"> *    Avi Kivity &lt;avi@qumranet.com&gt;</span>
<span class="cm"> *    Yaniv Kamay &lt;yaniv@qumranet.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Definitions of Primary Processor-Based VM-Execution Controls.</span>
<span class="cm"> */</span>
<span class="cp">#define CPU_BASED_VIRTUAL_INTR_PENDING          0x00000004</span>
<span class="cp">#define CPU_BASED_USE_TSC_OFFSETING             0x00000008</span>
<span class="cp">#define CPU_BASED_HLT_EXITING                   0x00000080</span>
<span class="cp">#define CPU_BASED_INVLPG_EXITING                0x00000200</span>
<span class="cp">#define CPU_BASED_MWAIT_EXITING                 0x00000400</span>
<span class="cp">#define CPU_BASED_RDPMC_EXITING                 0x00000800</span>
<span class="cp">#define CPU_BASED_RDTSC_EXITING                 0x00001000</span>
<span class="cp">#define CPU_BASED_CR3_LOAD_EXITING		0x00008000</span>
<span class="cp">#define CPU_BASED_CR3_STORE_EXITING		0x00010000</span>
<span class="cp">#define CPU_BASED_CR8_LOAD_EXITING              0x00080000</span>
<span class="cp">#define CPU_BASED_CR8_STORE_EXITING             0x00100000</span>
<span class="cp">#define CPU_BASED_TPR_SHADOW                    0x00200000</span>
<span class="cp">#define CPU_BASED_VIRTUAL_NMI_PENDING		0x00400000</span>
<span class="cp">#define CPU_BASED_MOV_DR_EXITING                0x00800000</span>
<span class="cp">#define CPU_BASED_UNCOND_IO_EXITING             0x01000000</span>
<span class="cp">#define CPU_BASED_USE_IO_BITMAPS                0x02000000</span>
<span class="cp">#define CPU_BASED_USE_MSR_BITMAPS               0x10000000</span>
<span class="cp">#define CPU_BASED_MONITOR_EXITING               0x20000000</span>
<span class="cp">#define CPU_BASED_PAUSE_EXITING                 0x40000000</span>
<span class="cp">#define CPU_BASED_ACTIVATE_SECONDARY_CONTROLS   0x80000000</span>
<span class="cm">/*</span>
<span class="cm"> * Definitions of Secondary Processor-Based VM-Execution Controls.</span>
<span class="cm"> */</span>
<span class="cp">#define SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES 0x00000001</span>
<span class="cp">#define SECONDARY_EXEC_ENABLE_EPT               0x00000002</span>
<span class="cp">#define SECONDARY_EXEC_RDTSCP			0x00000008</span>
<span class="cp">#define SECONDARY_EXEC_ENABLE_VPID              0x00000020</span>
<span class="cp">#define SECONDARY_EXEC_WBINVD_EXITING		0x00000040</span>
<span class="cp">#define SECONDARY_EXEC_UNRESTRICTED_GUEST	0x00000080</span>
<span class="cp">#define SECONDARY_EXEC_PAUSE_LOOP_EXITING	0x00000400</span>


<span class="cp">#define PIN_BASED_EXT_INTR_MASK                 0x00000001</span>
<span class="cp">#define PIN_BASED_NMI_EXITING                   0x00000008</span>
<span class="cp">#define PIN_BASED_VIRTUAL_NMIS                  0x00000020</span>

<span class="cp">#define VM_EXIT_SAVE_DEBUG_CONTROLS             0x00000002</span>
<span class="cp">#define VM_EXIT_HOST_ADDR_SPACE_SIZE            0x00000200</span>
<span class="cp">#define VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL      0x00001000</span>
<span class="cp">#define VM_EXIT_ACK_INTR_ON_EXIT                0x00008000</span>
<span class="cp">#define VM_EXIT_SAVE_IA32_PAT			0x00040000</span>
<span class="cp">#define VM_EXIT_LOAD_IA32_PAT			0x00080000</span>
<span class="cp">#define VM_EXIT_SAVE_IA32_EFER                  0x00100000</span>
<span class="cp">#define VM_EXIT_LOAD_IA32_EFER                  0x00200000</span>
<span class="cp">#define VM_EXIT_SAVE_VMX_PREEMPTION_TIMER       0x00400000</span>

<span class="cp">#define VM_ENTRY_LOAD_DEBUG_CONTROLS            0x00000002</span>
<span class="cp">#define VM_ENTRY_IA32E_MODE                     0x00000200</span>
<span class="cp">#define VM_ENTRY_SMM                            0x00000400</span>
<span class="cp">#define VM_ENTRY_DEACT_DUAL_MONITOR             0x00000800</span>
<span class="cp">#define VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL     0x00002000</span>
<span class="cp">#define VM_ENTRY_LOAD_IA32_PAT			0x00004000</span>
<span class="cp">#define VM_ENTRY_LOAD_IA32_EFER                 0x00008000</span>

<span class="cm">/* VMCS Encodings */</span>
<span class="k">enum</span> <span class="n">vmcs_field</span> <span class="p">{</span>
	<span class="n">VIRTUAL_PROCESSOR_ID</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
	<span class="n">GUEST_ES_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x00000800</span><span class="p">,</span>
	<span class="n">GUEST_CS_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x00000802</span><span class="p">,</span>
	<span class="n">GUEST_SS_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x00000804</span><span class="p">,</span>
	<span class="n">GUEST_DS_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x00000806</span><span class="p">,</span>
	<span class="n">GUEST_FS_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x00000808</span><span class="p">,</span>
	<span class="n">GUEST_GS_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x0000080a</span><span class="p">,</span>
	<span class="n">GUEST_LDTR_SELECTOR</span>             <span class="o">=</span> <span class="mh">0x0000080c</span><span class="p">,</span>
	<span class="n">GUEST_TR_SELECTOR</span>               <span class="o">=</span> <span class="mh">0x0000080e</span><span class="p">,</span>
	<span class="n">HOST_ES_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c00</span><span class="p">,</span>
	<span class="n">HOST_CS_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c02</span><span class="p">,</span>
	<span class="n">HOST_SS_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c04</span><span class="p">,</span>
	<span class="n">HOST_DS_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c06</span><span class="p">,</span>
	<span class="n">HOST_FS_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c08</span><span class="p">,</span>
	<span class="n">HOST_GS_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c0a</span><span class="p">,</span>
	<span class="n">HOST_TR_SELECTOR</span>                <span class="o">=</span> <span class="mh">0x00000c0c</span><span class="p">,</span>
	<span class="n">IO_BITMAP_A</span>                     <span class="o">=</span> <span class="mh">0x00002000</span><span class="p">,</span>
	<span class="n">IO_BITMAP_A_HIGH</span>                <span class="o">=</span> <span class="mh">0x00002001</span><span class="p">,</span>
	<span class="n">IO_BITMAP_B</span>                     <span class="o">=</span> <span class="mh">0x00002002</span><span class="p">,</span>
	<span class="n">IO_BITMAP_B_HIGH</span>                <span class="o">=</span> <span class="mh">0x00002003</span><span class="p">,</span>
	<span class="n">MSR_BITMAP</span>                      <span class="o">=</span> <span class="mh">0x00002004</span><span class="p">,</span>
	<span class="n">MSR_BITMAP_HIGH</span>                 <span class="o">=</span> <span class="mh">0x00002005</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_STORE_ADDR</span>          <span class="o">=</span> <span class="mh">0x00002006</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_STORE_ADDR_HIGH</span>     <span class="o">=</span> <span class="mh">0x00002007</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_LOAD_ADDR</span>           <span class="o">=</span> <span class="mh">0x00002008</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_LOAD_ADDR_HIGH</span>      <span class="o">=</span> <span class="mh">0x00002009</span><span class="p">,</span>
	<span class="n">VM_ENTRY_MSR_LOAD_ADDR</span>          <span class="o">=</span> <span class="mh">0x0000200a</span><span class="p">,</span>
	<span class="n">VM_ENTRY_MSR_LOAD_ADDR_HIGH</span>     <span class="o">=</span> <span class="mh">0x0000200b</span><span class="p">,</span>
	<span class="n">TSC_OFFSET</span>                      <span class="o">=</span> <span class="mh">0x00002010</span><span class="p">,</span>
	<span class="n">TSC_OFFSET_HIGH</span>                 <span class="o">=</span> <span class="mh">0x00002011</span><span class="p">,</span>
	<span class="n">VIRTUAL_APIC_PAGE_ADDR</span>          <span class="o">=</span> <span class="mh">0x00002012</span><span class="p">,</span>
	<span class="n">VIRTUAL_APIC_PAGE_ADDR_HIGH</span>     <span class="o">=</span> <span class="mh">0x00002013</span><span class="p">,</span>
	<span class="n">APIC_ACCESS_ADDR</span>		<span class="o">=</span> <span class="mh">0x00002014</span><span class="p">,</span>
	<span class="n">APIC_ACCESS_ADDR_HIGH</span>		<span class="o">=</span> <span class="mh">0x00002015</span><span class="p">,</span>
	<span class="n">EPT_POINTER</span>                     <span class="o">=</span> <span class="mh">0x0000201a</span><span class="p">,</span>
	<span class="n">EPT_POINTER_HIGH</span>                <span class="o">=</span> <span class="mh">0x0000201b</span><span class="p">,</span>
	<span class="n">GUEST_PHYSICAL_ADDRESS</span>          <span class="o">=</span> <span class="mh">0x00002400</span><span class="p">,</span>
	<span class="n">GUEST_PHYSICAL_ADDRESS_HIGH</span>     <span class="o">=</span> <span class="mh">0x00002401</span><span class="p">,</span>
	<span class="n">VMCS_LINK_POINTER</span>               <span class="o">=</span> <span class="mh">0x00002800</span><span class="p">,</span>
	<span class="n">VMCS_LINK_POINTER_HIGH</span>          <span class="o">=</span> <span class="mh">0x00002801</span><span class="p">,</span>
	<span class="n">GUEST_IA32_DEBUGCTL</span>             <span class="o">=</span> <span class="mh">0x00002802</span><span class="p">,</span>
	<span class="n">GUEST_IA32_DEBUGCTL_HIGH</span>        <span class="o">=</span> <span class="mh">0x00002803</span><span class="p">,</span>
	<span class="n">GUEST_IA32_PAT</span>			<span class="o">=</span> <span class="mh">0x00002804</span><span class="p">,</span>
	<span class="n">GUEST_IA32_PAT_HIGH</span>		<span class="o">=</span> <span class="mh">0x00002805</span><span class="p">,</span>
	<span class="n">GUEST_IA32_EFER</span>			<span class="o">=</span> <span class="mh">0x00002806</span><span class="p">,</span>
	<span class="n">GUEST_IA32_EFER_HIGH</span>		<span class="o">=</span> <span class="mh">0x00002807</span><span class="p">,</span>
	<span class="n">GUEST_IA32_PERF_GLOBAL_CTRL</span>	<span class="o">=</span> <span class="mh">0x00002808</span><span class="p">,</span>
	<span class="n">GUEST_IA32_PERF_GLOBAL_CTRL_HIGH</span><span class="o">=</span> <span class="mh">0x00002809</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR0</span>                    <span class="o">=</span> <span class="mh">0x0000280a</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR0_HIGH</span>               <span class="o">=</span> <span class="mh">0x0000280b</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR1</span>                    <span class="o">=</span> <span class="mh">0x0000280c</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR1_HIGH</span>               <span class="o">=</span> <span class="mh">0x0000280d</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR2</span>                    <span class="o">=</span> <span class="mh">0x0000280e</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR2_HIGH</span>               <span class="o">=</span> <span class="mh">0x0000280f</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR3</span>                    <span class="o">=</span> <span class="mh">0x00002810</span><span class="p">,</span>
	<span class="n">GUEST_PDPTR3_HIGH</span>               <span class="o">=</span> <span class="mh">0x00002811</span><span class="p">,</span>
	<span class="n">HOST_IA32_PAT</span>			<span class="o">=</span> <span class="mh">0x00002c00</span><span class="p">,</span>
	<span class="n">HOST_IA32_PAT_HIGH</span>		<span class="o">=</span> <span class="mh">0x00002c01</span><span class="p">,</span>
	<span class="n">HOST_IA32_EFER</span>			<span class="o">=</span> <span class="mh">0x00002c02</span><span class="p">,</span>
	<span class="n">HOST_IA32_EFER_HIGH</span>		<span class="o">=</span> <span class="mh">0x00002c03</span><span class="p">,</span>
	<span class="n">HOST_IA32_PERF_GLOBAL_CTRL</span>	<span class="o">=</span> <span class="mh">0x00002c04</span><span class="p">,</span>
	<span class="n">HOST_IA32_PERF_GLOBAL_CTRL_HIGH</span>	<span class="o">=</span> <span class="mh">0x00002c05</span><span class="p">,</span>
	<span class="n">PIN_BASED_VM_EXEC_CONTROL</span>       <span class="o">=</span> <span class="mh">0x00004000</span><span class="p">,</span>
	<span class="n">CPU_BASED_VM_EXEC_CONTROL</span>       <span class="o">=</span> <span class="mh">0x00004002</span><span class="p">,</span>
	<span class="n">EXCEPTION_BITMAP</span>                <span class="o">=</span> <span class="mh">0x00004004</span><span class="p">,</span>
	<span class="n">PAGE_FAULT_ERROR_CODE_MASK</span>      <span class="o">=</span> <span class="mh">0x00004006</span><span class="p">,</span>
	<span class="n">PAGE_FAULT_ERROR_CODE_MATCH</span>     <span class="o">=</span> <span class="mh">0x00004008</span><span class="p">,</span>
	<span class="n">CR3_TARGET_COUNT</span>                <span class="o">=</span> <span class="mh">0x0000400a</span><span class="p">,</span>
	<span class="n">VM_EXIT_CONTROLS</span>                <span class="o">=</span> <span class="mh">0x0000400c</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_STORE_COUNT</span>         <span class="o">=</span> <span class="mh">0x0000400e</span><span class="p">,</span>
	<span class="n">VM_EXIT_MSR_LOAD_COUNT</span>          <span class="o">=</span> <span class="mh">0x00004010</span><span class="p">,</span>
	<span class="n">VM_ENTRY_CONTROLS</span>               <span class="o">=</span> <span class="mh">0x00004012</span><span class="p">,</span>
	<span class="n">VM_ENTRY_MSR_LOAD_COUNT</span>         <span class="o">=</span> <span class="mh">0x00004014</span><span class="p">,</span>
	<span class="n">VM_ENTRY_INTR_INFO_FIELD</span>        <span class="o">=</span> <span class="mh">0x00004016</span><span class="p">,</span>
	<span class="n">VM_ENTRY_EXCEPTION_ERROR_CODE</span>   <span class="o">=</span> <span class="mh">0x00004018</span><span class="p">,</span>
	<span class="n">VM_ENTRY_INSTRUCTION_LEN</span>        <span class="o">=</span> <span class="mh">0x0000401a</span><span class="p">,</span>
	<span class="n">TPR_THRESHOLD</span>                   <span class="o">=</span> <span class="mh">0x0000401c</span><span class="p">,</span>
	<span class="n">SECONDARY_VM_EXEC_CONTROL</span>       <span class="o">=</span> <span class="mh">0x0000401e</span><span class="p">,</span>
	<span class="n">PLE_GAP</span>                         <span class="o">=</span> <span class="mh">0x00004020</span><span class="p">,</span>
	<span class="n">PLE_WINDOW</span>                      <span class="o">=</span> <span class="mh">0x00004022</span><span class="p">,</span>
	<span class="n">VM_INSTRUCTION_ERROR</span>            <span class="o">=</span> <span class="mh">0x00004400</span><span class="p">,</span>
	<span class="n">VM_EXIT_REASON</span>                  <span class="o">=</span> <span class="mh">0x00004402</span><span class="p">,</span>
	<span class="n">VM_EXIT_INTR_INFO</span>               <span class="o">=</span> <span class="mh">0x00004404</span><span class="p">,</span>
	<span class="n">VM_EXIT_INTR_ERROR_CODE</span>         <span class="o">=</span> <span class="mh">0x00004406</span><span class="p">,</span>
	<span class="n">IDT_VECTORING_INFO_FIELD</span>        <span class="o">=</span> <span class="mh">0x00004408</span><span class="p">,</span>
	<span class="n">IDT_VECTORING_ERROR_CODE</span>        <span class="o">=</span> <span class="mh">0x0000440a</span><span class="p">,</span>
	<span class="n">VM_EXIT_INSTRUCTION_LEN</span>         <span class="o">=</span> <span class="mh">0x0000440c</span><span class="p">,</span>
	<span class="n">VMX_INSTRUCTION_INFO</span>            <span class="o">=</span> <span class="mh">0x0000440e</span><span class="p">,</span>
	<span class="n">GUEST_ES_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x00004800</span><span class="p">,</span>
	<span class="n">GUEST_CS_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x00004802</span><span class="p">,</span>
	<span class="n">GUEST_SS_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x00004804</span><span class="p">,</span>
	<span class="n">GUEST_DS_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x00004806</span><span class="p">,</span>
	<span class="n">GUEST_FS_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x00004808</span><span class="p">,</span>
	<span class="n">GUEST_GS_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x0000480a</span><span class="p">,</span>
	<span class="n">GUEST_LDTR_LIMIT</span>                <span class="o">=</span> <span class="mh">0x0000480c</span><span class="p">,</span>
	<span class="n">GUEST_TR_LIMIT</span>                  <span class="o">=</span> <span class="mh">0x0000480e</span><span class="p">,</span>
	<span class="n">GUEST_GDTR_LIMIT</span>                <span class="o">=</span> <span class="mh">0x00004810</span><span class="p">,</span>
	<span class="n">GUEST_IDTR_LIMIT</span>                <span class="o">=</span> <span class="mh">0x00004812</span><span class="p">,</span>
	<span class="n">GUEST_ES_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x00004814</span><span class="p">,</span>
	<span class="n">GUEST_CS_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x00004816</span><span class="p">,</span>
	<span class="n">GUEST_SS_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x00004818</span><span class="p">,</span>
	<span class="n">GUEST_DS_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x0000481a</span><span class="p">,</span>
	<span class="n">GUEST_FS_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x0000481c</span><span class="p">,</span>
	<span class="n">GUEST_GS_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x0000481e</span><span class="p">,</span>
	<span class="n">GUEST_LDTR_AR_BYTES</span>             <span class="o">=</span> <span class="mh">0x00004820</span><span class="p">,</span>
	<span class="n">GUEST_TR_AR_BYTES</span>               <span class="o">=</span> <span class="mh">0x00004822</span><span class="p">,</span>
	<span class="n">GUEST_INTERRUPTIBILITY_INFO</span>     <span class="o">=</span> <span class="mh">0x00004824</span><span class="p">,</span>
	<span class="n">GUEST_ACTIVITY_STATE</span>            <span class="o">=</span> <span class="mi">0</span><span class="n">X00004826</span><span class="p">,</span>
	<span class="n">GUEST_SYSENTER_CS</span>               <span class="o">=</span> <span class="mh">0x0000482A</span><span class="p">,</span>
	<span class="n">HOST_IA32_SYSENTER_CS</span>           <span class="o">=</span> <span class="mh">0x00004c00</span><span class="p">,</span>
	<span class="n">CR0_GUEST_HOST_MASK</span>             <span class="o">=</span> <span class="mh">0x00006000</span><span class="p">,</span>
	<span class="n">CR4_GUEST_HOST_MASK</span>             <span class="o">=</span> <span class="mh">0x00006002</span><span class="p">,</span>
	<span class="n">CR0_READ_SHADOW</span>                 <span class="o">=</span> <span class="mh">0x00006004</span><span class="p">,</span>
	<span class="n">CR4_READ_SHADOW</span>                 <span class="o">=</span> <span class="mh">0x00006006</span><span class="p">,</span>
	<span class="n">CR3_TARGET_VALUE0</span>               <span class="o">=</span> <span class="mh">0x00006008</span><span class="p">,</span>
	<span class="n">CR3_TARGET_VALUE1</span>               <span class="o">=</span> <span class="mh">0x0000600a</span><span class="p">,</span>
	<span class="n">CR3_TARGET_VALUE2</span>               <span class="o">=</span> <span class="mh">0x0000600c</span><span class="p">,</span>
	<span class="n">CR3_TARGET_VALUE3</span>               <span class="o">=</span> <span class="mh">0x0000600e</span><span class="p">,</span>
	<span class="n">EXIT_QUALIFICATION</span>              <span class="o">=</span> <span class="mh">0x00006400</span><span class="p">,</span>
	<span class="n">GUEST_LINEAR_ADDRESS</span>            <span class="o">=</span> <span class="mh">0x0000640a</span><span class="p">,</span>
	<span class="n">GUEST_CR0</span>                       <span class="o">=</span> <span class="mh">0x00006800</span><span class="p">,</span>
	<span class="n">GUEST_CR3</span>                       <span class="o">=</span> <span class="mh">0x00006802</span><span class="p">,</span>
	<span class="n">GUEST_CR4</span>                       <span class="o">=</span> <span class="mh">0x00006804</span><span class="p">,</span>
	<span class="n">GUEST_ES_BASE</span>                   <span class="o">=</span> <span class="mh">0x00006806</span><span class="p">,</span>
	<span class="n">GUEST_CS_BASE</span>                   <span class="o">=</span> <span class="mh">0x00006808</span><span class="p">,</span>
	<span class="n">GUEST_SS_BASE</span>                   <span class="o">=</span> <span class="mh">0x0000680a</span><span class="p">,</span>
	<span class="n">GUEST_DS_BASE</span>                   <span class="o">=</span> <span class="mh">0x0000680c</span><span class="p">,</span>
	<span class="n">GUEST_FS_BASE</span>                   <span class="o">=</span> <span class="mh">0x0000680e</span><span class="p">,</span>
	<span class="n">GUEST_GS_BASE</span>                   <span class="o">=</span> <span class="mh">0x00006810</span><span class="p">,</span>
	<span class="n">GUEST_LDTR_BASE</span>                 <span class="o">=</span> <span class="mh">0x00006812</span><span class="p">,</span>
	<span class="n">GUEST_TR_BASE</span>                   <span class="o">=</span> <span class="mh">0x00006814</span><span class="p">,</span>
	<span class="n">GUEST_GDTR_BASE</span>                 <span class="o">=</span> <span class="mh">0x00006816</span><span class="p">,</span>
	<span class="n">GUEST_IDTR_BASE</span>                 <span class="o">=</span> <span class="mh">0x00006818</span><span class="p">,</span>
	<span class="n">GUEST_DR7</span>                       <span class="o">=</span> <span class="mh">0x0000681a</span><span class="p">,</span>
	<span class="n">GUEST_RSP</span>                       <span class="o">=</span> <span class="mh">0x0000681c</span><span class="p">,</span>
	<span class="n">GUEST_RIP</span>                       <span class="o">=</span> <span class="mh">0x0000681e</span><span class="p">,</span>
	<span class="n">GUEST_RFLAGS</span>                    <span class="o">=</span> <span class="mh">0x00006820</span><span class="p">,</span>
	<span class="n">GUEST_PENDING_DBG_EXCEPTIONS</span>    <span class="o">=</span> <span class="mh">0x00006822</span><span class="p">,</span>
	<span class="n">GUEST_SYSENTER_ESP</span>              <span class="o">=</span> <span class="mh">0x00006824</span><span class="p">,</span>
	<span class="n">GUEST_SYSENTER_EIP</span>              <span class="o">=</span> <span class="mh">0x00006826</span><span class="p">,</span>
	<span class="n">HOST_CR0</span>                        <span class="o">=</span> <span class="mh">0x00006c00</span><span class="p">,</span>
	<span class="n">HOST_CR3</span>                        <span class="o">=</span> <span class="mh">0x00006c02</span><span class="p">,</span>
	<span class="n">HOST_CR4</span>                        <span class="o">=</span> <span class="mh">0x00006c04</span><span class="p">,</span>
	<span class="n">HOST_FS_BASE</span>                    <span class="o">=</span> <span class="mh">0x00006c06</span><span class="p">,</span>
	<span class="n">HOST_GS_BASE</span>                    <span class="o">=</span> <span class="mh">0x00006c08</span><span class="p">,</span>
	<span class="n">HOST_TR_BASE</span>                    <span class="o">=</span> <span class="mh">0x00006c0a</span><span class="p">,</span>
	<span class="n">HOST_GDTR_BASE</span>                  <span class="o">=</span> <span class="mh">0x00006c0c</span><span class="p">,</span>
	<span class="n">HOST_IDTR_BASE</span>                  <span class="o">=</span> <span class="mh">0x00006c0e</span><span class="p">,</span>
	<span class="n">HOST_IA32_SYSENTER_ESP</span>          <span class="o">=</span> <span class="mh">0x00006c10</span><span class="p">,</span>
	<span class="n">HOST_IA32_SYSENTER_EIP</span>          <span class="o">=</span> <span class="mh">0x00006c12</span><span class="p">,</span>
	<span class="n">HOST_RSP</span>                        <span class="o">=</span> <span class="mh">0x00006c14</span><span class="p">,</span>
	<span class="n">HOST_RIP</span>                        <span class="o">=</span> <span class="mh">0x00006c16</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define VMX_EXIT_REASONS_FAILED_VMENTRY         0x80000000</span>

<span class="cp">#define EXIT_REASON_EXCEPTION_NMI       0</span>
<span class="cp">#define EXIT_REASON_EXTERNAL_INTERRUPT  1</span>
<span class="cp">#define EXIT_REASON_TRIPLE_FAULT        2</span>

<span class="cp">#define EXIT_REASON_PENDING_INTERRUPT   7</span>
<span class="cp">#define EXIT_REASON_NMI_WINDOW		8</span>
<span class="cp">#define EXIT_REASON_TASK_SWITCH         9</span>
<span class="cp">#define EXIT_REASON_CPUID               10</span>
<span class="cp">#define EXIT_REASON_HLT                 12</span>
<span class="cp">#define EXIT_REASON_INVD                13</span>
<span class="cp">#define EXIT_REASON_INVLPG              14</span>
<span class="cp">#define EXIT_REASON_RDPMC               15</span>
<span class="cp">#define EXIT_REASON_RDTSC               16</span>
<span class="cp">#define EXIT_REASON_VMCALL              18</span>
<span class="cp">#define EXIT_REASON_VMCLEAR             19</span>
<span class="cp">#define EXIT_REASON_VMLAUNCH            20</span>
<span class="cp">#define EXIT_REASON_VMPTRLD             21</span>
<span class="cp">#define EXIT_REASON_VMPTRST             22</span>
<span class="cp">#define EXIT_REASON_VMREAD              23</span>
<span class="cp">#define EXIT_REASON_VMRESUME            24</span>
<span class="cp">#define EXIT_REASON_VMWRITE             25</span>
<span class="cp">#define EXIT_REASON_VMOFF               26</span>
<span class="cp">#define EXIT_REASON_VMON                27</span>
<span class="cp">#define EXIT_REASON_CR_ACCESS           28</span>
<span class="cp">#define EXIT_REASON_DR_ACCESS           29</span>
<span class="cp">#define EXIT_REASON_IO_INSTRUCTION      30</span>
<span class="cp">#define EXIT_REASON_MSR_READ            31</span>
<span class="cp">#define EXIT_REASON_MSR_WRITE           32</span>
<span class="cp">#define EXIT_REASON_INVALID_STATE	33</span>
<span class="cp">#define EXIT_REASON_MWAIT_INSTRUCTION   36</span>
<span class="cp">#define EXIT_REASON_MONITOR_INSTRUCTION 39</span>
<span class="cp">#define EXIT_REASON_PAUSE_INSTRUCTION   40</span>
<span class="cp">#define EXIT_REASON_MCE_DURING_VMENTRY	 41</span>
<span class="cp">#define EXIT_REASON_TPR_BELOW_THRESHOLD 43</span>
<span class="cp">#define EXIT_REASON_APIC_ACCESS         44</span>
<span class="cp">#define EXIT_REASON_EPT_VIOLATION       48</span>
<span class="cp">#define EXIT_REASON_EPT_MISCONFIG       49</span>
<span class="cp">#define EXIT_REASON_WBINVD		54</span>
<span class="cp">#define EXIT_REASON_XSETBV		55</span>

<span class="cm">/*</span>
<span class="cm"> * Interruption-information format</span>
<span class="cm"> */</span>
<span class="cp">#define INTR_INFO_VECTOR_MASK           0xff            </span><span class="cm">/* 7:0 */</span><span class="cp"></span>
<span class="cp">#define INTR_INFO_INTR_TYPE_MASK        0x700           </span><span class="cm">/* 10:8 */</span><span class="cp"></span>
<span class="cp">#define INTR_INFO_DELIVER_CODE_MASK     0x800           </span><span class="cm">/* 11 */</span><span class="cp"></span>
<span class="cp">#define INTR_INFO_UNBLOCK_NMI		0x1000		</span><span class="cm">/* 12 */</span><span class="cp"></span>
<span class="cp">#define INTR_INFO_VALID_MASK            0x80000000      </span><span class="cm">/* 31 */</span><span class="cp"></span>
<span class="cp">#define INTR_INFO_RESVD_BITS_MASK       0x7ffff000</span>

<span class="cp">#define VECTORING_INFO_VECTOR_MASK           	INTR_INFO_VECTOR_MASK</span>
<span class="cp">#define VECTORING_INFO_TYPE_MASK        	INTR_INFO_INTR_TYPE_MASK</span>
<span class="cp">#define VECTORING_INFO_DELIVER_CODE_MASK    	INTR_INFO_DELIVER_CODE_MASK</span>
<span class="cp">#define VECTORING_INFO_VALID_MASK       	INTR_INFO_VALID_MASK</span>

<span class="cp">#define INTR_TYPE_EXT_INTR              (0 &lt;&lt; 8) </span><span class="cm">/* external interrupt */</span><span class="cp"></span>
<span class="cp">#define INTR_TYPE_NMI_INTR		(2 &lt;&lt; 8) </span><span class="cm">/* NMI */</span><span class="cp"></span>
<span class="cp">#define INTR_TYPE_HARD_EXCEPTION	(3 &lt;&lt; 8) </span><span class="cm">/* processor exception */</span><span class="cp"></span>
<span class="cp">#define INTR_TYPE_SOFT_INTR             (4 &lt;&lt; 8) </span><span class="cm">/* software interrupt */</span><span class="cp"></span>
<span class="cp">#define INTR_TYPE_SOFT_EXCEPTION	(6 &lt;&lt; 8) </span><span class="cm">/* software exception */</span><span class="cp"></span>

<span class="cm">/* GUEST_INTERRUPTIBILITY_INFO flags. */</span>
<span class="cp">#define GUEST_INTR_STATE_STI		0x00000001</span>
<span class="cp">#define GUEST_INTR_STATE_MOV_SS		0x00000002</span>
<span class="cp">#define GUEST_INTR_STATE_SMI		0x00000004</span>
<span class="cp">#define GUEST_INTR_STATE_NMI		0x00000008</span>

<span class="cm">/* GUEST_ACTIVITY_STATE flags */</span>
<span class="cp">#define GUEST_ACTIVITY_ACTIVE		0</span>
<span class="cp">#define GUEST_ACTIVITY_HLT		1</span>
<span class="cp">#define GUEST_ACTIVITY_SHUTDOWN		2</span>
<span class="cp">#define GUEST_ACTIVITY_WAIT_SIPI	3</span>

<span class="cm">/*</span>
<span class="cm"> * Exit Qualifications for MOV for Control Register Access</span>
<span class="cm"> */</span>
<span class="cp">#define CONTROL_REG_ACCESS_NUM          0x7     </span><span class="cm">/* 2:0, number of control reg.*/</span><span class="cp"></span>
<span class="cp">#define CONTROL_REG_ACCESS_TYPE         0x30    </span><span class="cm">/* 5:4, access type */</span><span class="cp"></span>
<span class="cp">#define CONTROL_REG_ACCESS_REG          0xf00   </span><span class="cm">/* 10:8, general purpose reg. */</span><span class="cp"></span>
<span class="cp">#define LMSW_SOURCE_DATA_SHIFT 16</span>
<span class="cp">#define LMSW_SOURCE_DATA  (0xFFFF &lt;&lt; LMSW_SOURCE_DATA_SHIFT) </span><span class="cm">/* 16:31 lmsw source */</span><span class="cp"></span>
<span class="cp">#define REG_EAX                         (0 &lt;&lt; 8)</span>
<span class="cp">#define REG_ECX                         (1 &lt;&lt; 8)</span>
<span class="cp">#define REG_EDX                         (2 &lt;&lt; 8)</span>
<span class="cp">#define REG_EBX                         (3 &lt;&lt; 8)</span>
<span class="cp">#define REG_ESP                         (4 &lt;&lt; 8)</span>
<span class="cp">#define REG_EBP                         (5 &lt;&lt; 8)</span>
<span class="cp">#define REG_ESI                         (6 &lt;&lt; 8)</span>
<span class="cp">#define REG_EDI                         (7 &lt;&lt; 8)</span>
<span class="cp">#define REG_R8                         (8 &lt;&lt; 8)</span>
<span class="cp">#define REG_R9                         (9 &lt;&lt; 8)</span>
<span class="cp">#define REG_R10                        (10 &lt;&lt; 8)</span>
<span class="cp">#define REG_R11                        (11 &lt;&lt; 8)</span>
<span class="cp">#define REG_R12                        (12 &lt;&lt; 8)</span>
<span class="cp">#define REG_R13                        (13 &lt;&lt; 8)</span>
<span class="cp">#define REG_R14                        (14 &lt;&lt; 8)</span>
<span class="cp">#define REG_R15                        (15 &lt;&lt; 8)</span>

<span class="cm">/*</span>
<span class="cm"> * Exit Qualifications for MOV for Debug Register Access</span>
<span class="cm"> */</span>
<span class="cp">#define DEBUG_REG_ACCESS_NUM            0x7     </span><span class="cm">/* 2:0, number of debug reg. */</span><span class="cp"></span>
<span class="cp">#define DEBUG_REG_ACCESS_TYPE           0x10    </span><span class="cm">/* 4, direction of access */</span><span class="cp"></span>
<span class="cp">#define TYPE_MOV_TO_DR                  (0 &lt;&lt; 4)</span>
<span class="cp">#define TYPE_MOV_FROM_DR                (1 &lt;&lt; 4)</span>
<span class="cp">#define DEBUG_REG_ACCESS_REG(eq)        (((eq) &gt;&gt; 8) &amp; 0xf) </span><span class="cm">/* 11:8, general purpose reg. */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Exit Qualifications for APIC-Access</span>
<span class="cm"> */</span>
<span class="cp">#define APIC_ACCESS_OFFSET              0xfff   </span><span class="cm">/* 11:0, offset within the APIC page */</span><span class="cp"></span>
<span class="cp">#define APIC_ACCESS_TYPE                0xf000  </span><span class="cm">/* 15:12, access type */</span><span class="cp"></span>
<span class="cp">#define TYPE_LINEAR_APIC_INST_READ      (0 &lt;&lt; 12)</span>
<span class="cp">#define TYPE_LINEAR_APIC_INST_WRITE     (1 &lt;&lt; 12)</span>
<span class="cp">#define TYPE_LINEAR_APIC_INST_FETCH     (2 &lt;&lt; 12)</span>
<span class="cp">#define TYPE_LINEAR_APIC_EVENT          (3 &lt;&lt; 12)</span>
<span class="cp">#define TYPE_PHYSICAL_APIC_EVENT        (10 &lt;&lt; 12)</span>
<span class="cp">#define TYPE_PHYSICAL_APIC_INST         (15 &lt;&lt; 12)</span>

<span class="cm">/* segment AR */</span>
<span class="cp">#define SEGMENT_AR_L_MASK (1 &lt;&lt; 13)</span>

<span class="cp">#define AR_TYPE_ACCESSES_MASK 1</span>
<span class="cp">#define AR_TYPE_READABLE_MASK (1 &lt;&lt; 1)</span>
<span class="cp">#define AR_TYPE_WRITEABLE_MASK (1 &lt;&lt; 2)</span>
<span class="cp">#define AR_TYPE_CODE_MASK (1 &lt;&lt; 3)</span>
<span class="cp">#define AR_TYPE_MASK 0x0f</span>
<span class="cp">#define AR_TYPE_BUSY_64_TSS 11</span>
<span class="cp">#define AR_TYPE_BUSY_32_TSS 11</span>
<span class="cp">#define AR_TYPE_BUSY_16_TSS 3</span>
<span class="cp">#define AR_TYPE_LDT 2</span>

<span class="cp">#define AR_UNUSABLE_MASK (1 &lt;&lt; 16)</span>
<span class="cp">#define AR_S_MASK (1 &lt;&lt; 4)</span>
<span class="cp">#define AR_P_MASK (1 &lt;&lt; 7)</span>
<span class="cp">#define AR_L_MASK (1 &lt;&lt; 13)</span>
<span class="cp">#define AR_DB_MASK (1 &lt;&lt; 14)</span>
<span class="cp">#define AR_G_MASK (1 &lt;&lt; 15)</span>
<span class="cp">#define AR_DPL_SHIFT 5</span>
<span class="cp">#define AR_DPL(ar) (((ar) &gt;&gt; AR_DPL_SHIFT) &amp; 3)</span>

<span class="cp">#define AR_RESERVD_MASK 0xfffe0f00</span>

<span class="cp">#define TSS_PRIVATE_MEMSLOT			(KVM_MEMORY_SLOTS + 0)</span>
<span class="cp">#define APIC_ACCESS_PAGE_PRIVATE_MEMSLOT	(KVM_MEMORY_SLOTS + 1)</span>
<span class="cp">#define IDENTITY_PAGETABLE_PRIVATE_MEMSLOT	(KVM_MEMORY_SLOTS + 2)</span>

<span class="cp">#define VMX_NR_VPIDS				(1 &lt;&lt; 16)</span>
<span class="cp">#define VMX_VPID_EXTENT_SINGLE_CONTEXT		1</span>
<span class="cp">#define VMX_VPID_EXTENT_ALL_CONTEXT		2</span>

<span class="cp">#define VMX_EPT_EXTENT_INDIVIDUAL_ADDR		0</span>
<span class="cp">#define VMX_EPT_EXTENT_CONTEXT			1</span>
<span class="cp">#define VMX_EPT_EXTENT_GLOBAL			2</span>

<span class="cp">#define VMX_EPT_EXECUTE_ONLY_BIT		(1ull)</span>
<span class="cp">#define VMX_EPT_PAGE_WALK_4_BIT			(1ull &lt;&lt; 6)</span>
<span class="cp">#define VMX_EPTP_UC_BIT				(1ull &lt;&lt; 8)</span>
<span class="cp">#define VMX_EPTP_WB_BIT				(1ull &lt;&lt; 14)</span>
<span class="cp">#define VMX_EPT_2MB_PAGE_BIT			(1ull &lt;&lt; 16)</span>
<span class="cp">#define VMX_EPT_1GB_PAGE_BIT			(1ull &lt;&lt; 17)</span>
<span class="cp">#define VMX_EPT_EXTENT_INDIVIDUAL_BIT		(1ull &lt;&lt; 24)</span>
<span class="cp">#define VMX_EPT_EXTENT_CONTEXT_BIT		(1ull &lt;&lt; 25)</span>
<span class="cp">#define VMX_EPT_EXTENT_GLOBAL_BIT		(1ull &lt;&lt; 26)</span>

<span class="cp">#define VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT      (1ull &lt;&lt; 9) </span><span class="cm">/* (41 - 32) */</span><span class="cp"></span>
<span class="cp">#define VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT      (1ull &lt;&lt; 10) </span><span class="cm">/* (42 - 32) */</span><span class="cp"></span>

<span class="cp">#define VMX_EPT_DEFAULT_GAW			3</span>
<span class="cp">#define VMX_EPT_MAX_GAW				0x4</span>
<span class="cp">#define VMX_EPT_MT_EPTE_SHIFT			3</span>
<span class="cp">#define VMX_EPT_GAW_EPTP_SHIFT			3</span>
<span class="cp">#define VMX_EPT_DEFAULT_MT			0x6ull</span>
<span class="cp">#define VMX_EPT_READABLE_MASK			0x1ull</span>
<span class="cp">#define VMX_EPT_WRITABLE_MASK			0x2ull</span>
<span class="cp">#define VMX_EPT_EXECUTABLE_MASK			0x4ull</span>
<span class="cp">#define VMX_EPT_IPAT_BIT    			(1ull &lt;&lt; 6)</span>

<span class="cp">#define VMX_EPT_IDENTITY_PAGETABLE_ADDR		0xfffbc000ul</span>


<span class="cp">#define ASM_VMX_VMCLEAR_RAX       &quot;.byte 0x66, 0x0f, 0xc7, 0x30&quot;</span>
<span class="cp">#define ASM_VMX_VMLAUNCH          &quot;.byte 0x0f, 0x01, 0xc2&quot;</span>
<span class="cp">#define ASM_VMX_VMRESUME          &quot;.byte 0x0f, 0x01, 0xc3&quot;</span>
<span class="cp">#define ASM_VMX_VMPTRLD_RAX       &quot;.byte 0x0f, 0xc7, 0x30&quot;</span>
<span class="cp">#define ASM_VMX_VMREAD_RDX_RAX    &quot;.byte 0x0f, 0x78, 0xd0&quot;</span>
<span class="cp">#define ASM_VMX_VMWRITE_RAX_RDX   &quot;.byte 0x0f, 0x79, 0xd0&quot;</span>
<span class="cp">#define ASM_VMX_VMWRITE_RSP_RDX   &quot;.byte 0x0f, 0x79, 0xd4&quot;</span>
<span class="cp">#define ASM_VMX_VMXOFF            &quot;.byte 0x0f, 0x01, 0xc4&quot;</span>
<span class="cp">#define ASM_VMX_VMXON_RAX         &quot;.byte 0xf3, 0x0f, 0xc7, 0x30&quot;</span>
<span class="cp">#define ASM_VMX_INVEPT		  &quot;.byte 0x66, 0x0f, 0x38, 0x80, 0x08&quot;</span>
<span class="cp">#define ASM_VMX_INVVPID		  &quot;.byte 0x66, 0x0f, 0x38, 0x81, 0x08&quot;</span>

<span class="k">struct</span> <span class="n">vmx_msr_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__aligned</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Exit Qualifications for entry failure during or after loading guest state</span>
<span class="cm"> */</span>
<span class="cp">#define ENTRY_FAIL_DEFAULT		0</span>
<span class="cp">#define ENTRY_FAIL_PDPTE		2</span>
<span class="cp">#define ENTRY_FAIL_NMI			3</span>
<span class="cp">#define ENTRY_FAIL_VMCS_LINK_PTR	4</span>

<span class="cm">/*</span>
<span class="cm"> * VM-instruction error numbers</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">vm_instruction_error_number</span> <span class="p">{</span>
	<span class="n">VMXERR_VMCALL_IN_VMX_ROOT_OPERATION</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">VMXERR_VMCLEAR_INVALID_ADDRESS</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">VMXERR_VMCLEAR_VMXON_POINTER</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">VMXERR_VMLAUNCH_NONCLEAR_VMCS</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">VMXERR_VMRESUME_NONLAUNCHED_VMCS</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">VMXERR_VMRESUME_AFTER_VMXOFF</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_INVALID_CONTROL_FIELD</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_INVALID_HOST_STATE_FIELD</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">VMXERR_VMPTRLD_INVALID_ADDRESS</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">VMXERR_VMPTRLD_VMXON_POINTER</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">VMXERR_UNSUPPORTED_VMCS_COMPONENT</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">VMXERR_VMXON_IN_VMX_ROOT_OPERATION</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">VMXERR_VMCALL_NONCLEAR_VMCS</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
