<stg><name>point_add.1</name>


<trans_list>

<trans id="131" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
<literal name="icmp_ln1064_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp><and_exp><literal name="and_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="icmp_ln1064_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="332" op_0_bw="332" op_1_bw="332">
<![CDATA[
:0 %p_read_4 = read i332 @_ssdm_op_Read.ap_auto.i332, i332 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %p_read_5 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:2 %p_read_6 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_read

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="166" op_0_bw="64">
<![CDATA[
:3 %lhs_V_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_30_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="166" op_0_bw="64">
<![CDATA[
:4 %lhs_V_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="lhs_V_25_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="166" op_0_bw="64">
<![CDATA[
:5 %c_V_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_V_9_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
:6 %i_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_27_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
:7 %i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="163" op_0_bw="166">
<![CDATA[
:8 %trunc_ln1068 = trunc i166 %p_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln1068"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="166" op_0_bw="332">
<![CDATA[
:9 %rhs_V = trunc i332 %p_read_4

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:10 %icmp_ln1068 = icmp_ne  i166 %rhs_V, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="166" op_0_bw="166" op_1_bw="332" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %rhs_V_8 = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %p_read_4, i32 166, i32 331

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="163" op_0_bw="163" op_1_bw="332" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln1068_3 = partselect i163 @_ssdm_op_PartSelect.i163.i332.i32.i32, i332 %p_read_4, i32 166, i32 328

]]></Node>
<StgValue><ssdm name="trunc_ln1068_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:13 %icmp_ln1068_3 = icmp_ne  i166 %rhs_V_8, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %and_ln99 = and i1 %icmp_ln1068, i1 %icmp_ln1068_3

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln99 = br i1 %and_ln99, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %or_ln100 = or i166 %p_read_5, i166 %p_read_6

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %icmp_ln100 = icmp_eq  i166 %or_ln100, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln100 = br i1 %icmp_ln100, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %icmp_ln1064 = icmp_eq  i166 %rhs_V, i166 %p_read_6

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln106 = br i1 %icmp_ln1064, void, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="166" op_0_bw="32">
<![CDATA[
:0 %u_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_V_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="166" op_0_bw="32">
<![CDATA[
:1 %v_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_V_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="166" op_0_bw="32">
<![CDATA[
:2 %g_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="166" op_0_bw="32">
<![CDATA[
:3 %tmp_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:4 %ret_24 = xor i166 %rhs_V, i166 %p_read_6

]]></Node>
<StgValue><ssdm name="ret_24"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="166">
<![CDATA[
:5 %trunc_ln1544 = trunc i166 %p_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln1544"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="332" op_2_bw="32">
<![CDATA[
:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i332.i32, i332 %p_read_4, i32 166

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
:7 %ret_25 = xor i163 %trunc_ln1068_3, i163 %trunc_ln1068

]]></Node>
<StgValue><ssdm name="ret_25"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %xor_ln1544_21 = xor i1 %tmp, i1 %trunc_ln1544

]]></Node>
<StgValue><ssdm name="xor_ln1544_21"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:9 %store_ln64 = store i166 1, i166 %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:10 %store_ln64 = store i166 0, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:11 %store_ln64 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:12 %store_ln64 = store i166 %ret_24, i166 %u_V_16

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %icmp_ln1064_2 = icmp_eq  i166 %rhs_V_8, i166 %p_read_5

]]></Node>
<StgValue><ssdm name="icmp_ln1064_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln107 = br i1 %icmp_ln1064_2, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
:0 %u_V_18 = load i166 %u_V_16

]]></Node>
<StgValue><ssdm name="u_V_18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
:1 %c_V = load i166 %tmp_V

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="165" op_0_bw="166">
<![CDATA[
:2 %trunc_ln1068_4 = trunc i166 %c_V

]]></Node>
<StgValue><ssdm name="trunc_ln1068_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:3 %icmp_ln1068_4 = icmp_eq  i166 %u_V_18, i166 1

]]></Node>
<StgValue><ssdm name="icmp_ln1068_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln64 = br i1 %icmp_ln1068_4, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:0 %tmp_V_21 = select i1 %xor_ln1544_21, i166 %c_V, i166 0

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1068_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:1 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_1, i166 %tmp_V_21, i165 %trunc_ln1068_4, i163 %ret_25, i166 %c_V_9_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:0 %v_V_4_load = load i166 %v_V_4

]]></Node>
<StgValue><ssdm name="v_V_4_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:3 %call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_1, i166 %u_V_18, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:5 %call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_19, i166 %v_V_4_load, i16 %i_27_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:3 %call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_1, i166 %u_V_18, i16 %i_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="16">
<![CDATA[
codeRepl:5 %call_ln0 = call void @point_add.1_Pipeline_VITIS_LOOP_25_19, i166 %v_V_4_load, i16 %i_27_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:4 %i_loc_load = load i16 %i_loc

]]></Node>
<StgValue><ssdm name="i_loc_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
codeRepl:6 %i_27_loc_load = load i16 %i_27_loc

]]></Node>
<StgValue><ssdm name="i_27_loc_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:7 %add_ln28 = add i16 %i_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:8 %zext_ln28 = zext i16 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:9 %add_ln28_4 = add i16 %i_27_loc_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="16">
<![CDATA[
codeRepl:10 %zext_ln65 = zext i16 %add_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:11 %j = sub i17 %zext_ln28, i17 %zext_ln65

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:12 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:13 %sub_ln69 = sub i17 0, i17 %j

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
codeRepl:18 %j_4 = select i1 %tmp_23, i17 %sub_ln69, i17 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
codeRepl:19 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:1 %g_V_load = load i166 %g_V

]]></Node>
<StgValue><ssdm name="g_V_load"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:15 %g_V_4 = select i1 %tmp_23, i166 %c_V, i166 %g_V_load

]]></Node>
<StgValue><ssdm name="g_V_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:16 %v_V = select i1 %tmp_23, i166 %u_V_18, i166 %v_V_4_load

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:20 %sext_ln1691 = sext i17 %j_4

]]></Node>
<StgValue><ssdm name="sext_ln1691"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:21 %zext_ln1691 = zext i32 %sext_ln1691

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:22 %shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:23 %shl_ln1691_4 = shl i166 %g_V_4, i166 %zext_ln1691

]]></Node>
<StgValue><ssdm name="shl_ln1691_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:24 %sub_ln1691 = sub i17 0, i17 %j_4

]]></Node>
<StgValue><ssdm name="sub_ln1691"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="17">
<![CDATA[
codeRepl:25 %sext_ln1691_4 = sext i17 %sub_ln1691

]]></Node>
<StgValue><ssdm name="sext_ln1691_4"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="166" op_0_bw="32">
<![CDATA[
codeRepl:26 %zext_ln1691_4 = zext i32 %sext_ln1691_4

]]></Node>
<StgValue><ssdm name="zext_ln1691_4"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:27 %r = ashr i166 %v_V, i166 %zext_ln1691_4

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:28 %ashr_ln1691 = ashr i166 %g_V_4, i166 %zext_ln1691_4

]]></Node>
<StgValue><ssdm name="ashr_ln1691"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:29 %select_ln1691 = select i1 %tmp_24, i166 %r, i166 %shl_ln1691

]]></Node>
<StgValue><ssdm name="select_ln1691"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:30 %r_4 = select i1 %tmp_24, i166 %ashr_ln1691, i166 %shl_ln1691_4

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:34 %store_ln64 = store i166 %g_V_4, i166 %g_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:35 %store_ln64 = store i166 %v_V, i166 %v_V_4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:14 %lhs_V_16 = select i1 %tmp_23, i166 %g_V_load, i166 %c_V

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
codeRepl:17 %u_V_20 = select i1 %tmp_23, i166 %v_V_4_load, i166 %u_V_18

]]></Node>
<StgValue><ssdm name="u_V_20"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:31 %u_V = xor i166 %select_ln1691, i166 %u_V_20

]]></Node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:32 %ret_23 = xor i166 %r_4, i166 %lhs_V_16

]]></Node>
<StgValue><ssdm name="ret_23"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:33 %store_ln64 = store i166 %ret_23, i166 %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:36 %store_ln64 = store i166 %u_V, i166 %u_V_16

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:37 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:1 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_1, i166 %tmp_V_21, i165 %trunc_ln1068_4, i163 %ret_25, i166 %c_V_9_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:2 %c_V_9_loc_load = load i166 %c_V_9_loc

]]></Node>
<StgValue><ssdm name="c_V_9_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="165" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:3 %empty = trunc i166 %c_V_9_loc_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="163" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:4 %empty_51 = trunc i166 %c_V_9_loc_load

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:5 %empty_52 = trunc i166 %c_V_9_loc_load

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:6 %tmp_V_22 = select i1 %empty_52, i166 %c_V_9_loc_load, i166 0

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:7 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_110, i166 %tmp_V_22, i165 %empty, i163 %empty_51, i166 %lhs_V_25_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:7 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_110, i166 %tmp_V_22, i165 %empty, i163 %empty_51, i166 %lhs_V_25_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:8 %lhs_V_25_loc_load = load i166 %lhs_V_25_loc

]]></Node>
<StgValue><ssdm name="lhs_V_25_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:9 %xor_ln904 = xor i166 %lhs_V_25_loc_load, i166 %ret_24

]]></Node>
<StgValue><ssdm name="xor_ln904"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:10 %xor_ln904_4 = xor i166 %c_V_9_loc_load, i166 1

]]></Node>
<StgValue><ssdm name="xor_ln904_4"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:11 %d_V = xor i166 %xor_ln904_4, i166 %xor_ln904

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:12 %ret_26 = xor i166 %d_V, i166 %p_read_6

]]></Node>
<StgValue><ssdm name="ret_26"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="165" op_0_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:13 %trunc_ln1544_8 = trunc i166 %ret_26

]]></Node>
<StgValue><ssdm name="trunc_ln1544_8"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:14 %tmp_V_24 = select i1 %empty_52, i166 %ret_26, i166 0

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:15 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_111, i166 %tmp_V_24, i165 %trunc_ln1544_8, i163 %empty_51, i166 %lhs_V_30_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="165" op_3_bw="163" op_4_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:15 %call_ln39 = call void @point_add.1_Pipeline_VITIS_LOOP_45_111, i166 %tmp_V_24, i165 %trunc_ln1544_8, i163 %empty_51, i166 %lhs_V_30_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:16 %lhs_V_30_loc_load = load i166 %lhs_V_30_loc

]]></Node>
<StgValue><ssdm name="lhs_V_30_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:17 %xor_ln1544 = xor i166 %d_V, i166 %p_read_5

]]></Node>
<StgValue><ssdm name="xor_ln1544"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:18 %ret = xor i166 %xor_ln1544, i166 %lhs_V_30_loc_load

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln99" val="1"/>
<literal name="icmp_ln100" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
_Z6bf_invR6ap_intILi166EERKS0_.229.exit:19 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0" op_6_bw="166" op_7_bw="0" op_8_bw="166" op_9_bw="0">
<![CDATA[
._crit_edge:0 %x1_3 = phi i166 %d_V, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 %x1_ret, void, i166 %p_read_6, void, i166 %rhs_V, void, i166 0, void

]]></Node>
<StgValue><ssdm name="x1_3"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0" op_6_bw="166" op_7_bw="0" op_8_bw="166" op_9_bw="0">
<![CDATA[
._crit_edge:1 %y1_3 = phi i166 %ret, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 %y1_ret, void, i166 %p_read_5, void, i166 %rhs_V_8, void, i166 0, void

]]></Node>
<StgValue><ssdm name="y1_3"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:2 %mrv = insertvalue i332 <undef>, i166 %x1_3

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:3 %mrv_1 = insertvalue i332 %mrv, i166 %y1_3

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="332">
<![CDATA[
._crit_edge:4 %ret_ln134 = ret i332 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="163">
<![CDATA[
:0 %call_ret1 = call i332 @point_double, i166 %p_read_6, i163 %trunc_ln1068

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="332" op_0_bw="332" op_1_bw="166" op_2_bw="163">
<![CDATA[
:0 %call_ret1 = call i332 @point_double, i166 %p_read_6, i163 %trunc_ln1068

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="166" op_0_bw="332">
<![CDATA[
:1 %x1_ret = extractvalue i332 %call_ret1

]]></Node>
<StgValue><ssdm name="x1_ret"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="166" op_0_bw="332">
<![CDATA[
:2 %y1_ret = extractvalue i332 %call_ret1

]]></Node>
<StgValue><ssdm name="y1_ret"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln109 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
