<pre>name: expr_short_circuit
description: expression short circuiting test
should_fail: 0
tags: 11.3.5
files: <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>:9: syntax error, unexpected '=', expecting '(' or '['
</pre>