Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun 18 17:52:51 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Speaker_VR_primary_control_sets_placed.rpt
| Design       : Speaker_VR_primary
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             100 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+------------------+------------------+----------------+
|   Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+------------------+------------------+----------------+
| ~XLXI_7/drdy_out |               |                  |                1 |              1 |
|  CLK_IBUF_BUFG   | en50Hz        | RST_IBUF         |                1 |              1 |
|  FREQ40kHz_OBUF  |               | RST_IBUF         |                1 |              1 |
|  btn_out         |               | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG   |               | RST_IBUF         |               25 |             98 |
+------------------+---------------+------------------+------------------+----------------+


