@W: MT530 :"c:\users\hiperwall\desktop\microsemilab\box\hdl\led_ctrl.v":52:0:52:5|Found inferred clock Top_FCCC_0_FCCC|GL0_net_inferred_clock which controls 21 sequential elements including LED_ctrl_0.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\hiperwall\desktop\microsemilab\box\hdl\led_ctrl.v":63:0:63:5|Found inferred clock LED_ctrl|counter_inferred_clock[17] which controls 2 sequential elements including LED_ctrl_0.sh_lft[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
