set ::env(PROJECT_NAME) iicmb_m_wb
set ::env(DESIGN_TOP) iicmb_m_wb
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/iicmb/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/iicmb/rtl/iicmb_m_wb.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
