<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc; 
    int taint = getenv("gude");
    switch (rc) {
    case 0:
        switch (taint) {
        case 0:
            switch (rc) {
            case 0:
                ;
                int a = 1;
                break;
            case 1:
                ;
                int b = 2;
                break;
            default:
                ;
                int c = 3;
            }
            int a = 1;
            break;
        case 1:
            ;
            int b = 2;
            break;
        default:
            ;
            int c = 3;
        }
        break;
    case 1:
        ;
        rc = 1;
        break;
    default:
        ;
        int b = 2;
    }

    return rc;
}

</pre>
<div>
0 2018-Dec-29 12:16:24.755264 - [DEBUG] Set-up the command-line parameters<br>
1 2018-Dec-29 12:16:24.755676 - [INFO] Chosen operation mode: 'phasarLLVM'<br>
2 2018-Dec-29 12:16:24.756033 - [INFO] No configuration file is used.<br>
3 2018-Dec-29 12:16:24.756112 - [INFO] Program options have been successfully parsed.<br>
4 2018-Dec-29 12:16:24.756211 - [INFO] Check program options for logical errors.<br>
5 2018-Dec-29 12:16:24.756300 - [INFO] Set-up IR database.<br>
6 2018-Dec-29 12:16:24.764257 - [INFO] Constructed the analysis controller.<br>
7 2018-Dec-29 12:16:24.764369 - [INFO] Found the following IR files for this project: <br>
8 2018-Dec-29 12:16:24.764431 - [INFO] 	main.ll<br>
9 2018-Dec-29 12:16:24.764489 - [INFO] Check for chosen entry points.<br>
10 2018-Dec-29 12:16:24.764550 - [INFO] link all llvm modules into a single module for WPA ...<br>
<br>
11 2018-Dec-29 12:16:24.764608 - [INFO] link all llvm modules into a single module for WPA ended<br>
<br>
12 2018-Dec-29 12:16:24.764669 - [INFO] Preprocess module: main.ll<br>
13 2018-Dec-29 12:16:24.765072 - [INFO] Running GeneralStatisticsPass<br>
14 2018-Dec-29 12:16:24.765248 - [INFO] Running ValueAnnotationPass<br>
15 2018-Dec-29 12:16:24.765836 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'<br>
<br>
16 2018-Dec-29 12:16:24.765899 - [INFO] Allocated Types    : 1<br>
17 2018-Dec-29 12:16:24.765962 - [INFO] Allocation Sites   : 10<br>
18 2018-Dec-29 12:16:24.766019 - [INFO] Basic Blocks       : 13<br>
19 2018-Dec-29 12:16:24.766076 - [INFO] Calls Sites        : 10<br>
20 2018-Dec-29 12:16:24.766133 - [INFO] Functions          : 3<br>
21 2018-Dec-29 12:16:24.766191 - [INFO] Globals            : 1<br>
22 2018-Dec-29 12:16:24.766248 - [INFO] Global Pointer     : 1<br>
23 2018-Dec-29 12:16:24.766304 - [INFO] Instructions       : 47<br>
24 2018-Dec-29 12:16:24.766361 - [INFO] Memory Intrinsics  : 0<br>
25 2018-Dec-29 12:16:24.766419 - [INFO] Store Instructions : 10<br>
26 2018-Dec-29 12:16:24.766476 - [INFO]  <br>
27 2018-Dec-29 12:16:24.766549 - [INFO]   i32<br>
28 2018-Dec-29 12:16:24.767466 - [DEBUG] Analyzing function: main<br>
29 2018-Dec-29 12:16:24.768103 - [INFO] Reconstruct the class hierarchy.<br>
30 2018-Dec-29 12:16:24.768169 - [INFO] Construct type hierarchy<br>
31 2018-Dec-29 12:16:24.768229 - [DEBUG] Analyse types in module: main.ll<br>
32 2018-Dec-29 12:16:24.768460 - [DEBUG] Reconstruct virtual function table for module: main.ll<br>
33 2018-Dec-29 12:16:24.768529 - [INFO] Reconstruction of class hierarchy completed.<br>
34 2018-Dec-29 12:16:24.768591 - [INFO] Starting CallGraphAnalysisType: OTF<br>
35 2018-Dec-29 12:16:24.768712 - [DEBUG] Walking in function: main<br>
36 2018-Dec-29 12:16:24.768799 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !23, metadata !24), !dbg !25, !phasar.instruction.id !26, ID: 12<br>
37 2018-Dec-29 12:16:24.769282 - [DEBUG] Found 1 possible target(s)<br>
38 2018-Dec-29 12:16:24.769342 - [DEBUG] Target name: llvm.dbg.declare<br>
39 2018-Dec-29 12:16:24.769429 - [DEBUG] Walking in function: llvm.dbg.declare<br>
40 2018-Dec-29 12:16:24.769492 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
41 2018-Dec-29 12:16:24.769556 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !27, metadata !24), !dbg !28, !phasar.instruction.id !29, ID: 13<br>
42 2018-Dec-29 12:16:24.769961 - [DEBUG] Found 1 possible target(s)<br>
43 2018-Dec-29 12:16:24.770020 - [DEBUG] Target name: llvm.dbg.declare<br>
44 2018-Dec-29 12:16:24.770094 - [DEBUG] Walking in function: llvm.dbg.declare<br>
45 2018-Dec-29 12:16:24.770156 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
46 2018-Dec-29 12:16:24.770218 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
47 2018-Dec-29 12:16:24.770675 - [DEBUG] Found 1 possible target(s)<br>
48 2018-Dec-29 12:16:24.770734 - [DEBUG] Target name: getenv<br>
49 2018-Dec-29 12:16:24.770815 - [DEBUG] Walking in function: getenv<br>
50 2018-Dec-29 12:16:24.770876 - [DEBUG] Function already visited or only declaration: getenv<br>
51 2018-Dec-29 12:16:24.770941 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
52 2018-Dec-29 12:16:24.771361 - [DEBUG] Found 1 possible target(s)<br>
53 2018-Dec-29 12:16:24.771443 - [DEBUG] Target name: llvm.dbg.declare<br>
54 2018-Dec-29 12:16:24.771518 - [DEBUG] Walking in function: llvm.dbg.declare<br>
55 2018-Dec-29 12:16:24.771580 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
56 2018-Dec-29 12:16:24.771644 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
57 2018-Dec-29 12:16:24.772046 - [DEBUG] Found 1 possible target(s)<br>
58 2018-Dec-29 12:16:24.772104 - [DEBUG] Target name: llvm.dbg.declare<br>
59 2018-Dec-29 12:16:24.772179 - [DEBUG] Walking in function: llvm.dbg.declare<br>
60 2018-Dec-29 12:16:24.772241 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
61 2018-Dec-29 12:16:24.772304 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
62 2018-Dec-29 12:16:24.772704 - [DEBUG] Found 1 possible target(s)<br>
63 2018-Dec-29 12:16:24.772763 - [DEBUG] Target name: llvm.dbg.declare<br>
64 2018-Dec-29 12:16:24.772837 - [DEBUG] Walking in function: llvm.dbg.declare<br>
65 2018-Dec-29 12:16:24.772899 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
66 2018-Dec-29 12:16:24.772963 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
67 2018-Dec-29 12:16:24.773363 - [DEBUG] Found 1 possible target(s)<br>
68 2018-Dec-29 12:16:24.773422 - [DEBUG] Target name: llvm.dbg.declare<br>
69 2018-Dec-29 12:16:24.773496 - [DEBUG] Walking in function: llvm.dbg.declare<br>
70 2018-Dec-29 12:16:24.773557 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
71 2018-Dec-29 12:16:24.773621 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
72 2018-Dec-29 12:16:24.774021 - [DEBUG] Found 1 possible target(s)<br>
73 2018-Dec-29 12:16:24.774079 - [DEBUG] Target name: llvm.dbg.declare<br>
74 2018-Dec-29 12:16:24.774154 - [DEBUG] Walking in function: llvm.dbg.declare<br>
75 2018-Dec-29 12:16:24.774215 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
76 2018-Dec-29 12:16:24.774279 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
77 2018-Dec-29 12:16:24.774679 - [DEBUG] Found 1 possible target(s)<br>
78 2018-Dec-29 12:16:24.774760 - [DEBUG] Target name: llvm.dbg.declare<br>
79 2018-Dec-29 12:16:24.774836 - [DEBUG] Walking in function: llvm.dbg.declare<br>
80 2018-Dec-29 12:16:24.774897 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
81 2018-Dec-29 12:16:24.774962 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %b12, metadata !90, metadata !24), !dbg !91, !phasar.instruction.id !92, ID: 43<br>
82 2018-Dec-29 12:16:24.775363 - [DEBUG] Found 1 possible target(s)<br>
83 2018-Dec-29 12:16:24.775422 - [DEBUG] Target name: llvm.dbg.declare<br>
84 2018-Dec-29 12:16:24.775496 - [DEBUG] Walking in function: llvm.dbg.declare<br>
85 2018-Dec-29 12:16:24.775558 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare<br>
86 2018-Dec-29 12:16:24.775620 - [INFO] Call graph has been constructed<br>
87 2018-Dec-29 12:16:24.775680 - [INFO] Performing analysis: plugin<br>
88 2018-Dec-29 12:16:24.775746 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'<br>
89 2018-Dec-29 12:16:24.776230 - [INFO] Solving plugin: mono<br>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
init - MonoIntraEnvironmentVariableTracing<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %b = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %c = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
<br>
  %a4 = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
<br>
  %b6 = alloca i32, align 4, !phasar.instruction.id !19<br>
Got operands checking instruction (alloca)<br>
<br>
  %c8 = alloca i32, align 4, !phasar.instruction.id !20<br>
Got operands checking instruction (alloca)<br>
<br>
  %b12 = alloca i32, align 4, !phasar.instruction.id !21<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !22<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !23, metadata !24), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !27, metadata !24), !dbg !28, !phasar.instruction.id !29<br>
Got call instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31<br>
Got call instruction<br>
Adding call instruction fact<br>
Adding line: 9<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32<br>
Got store instruction<br>
Adding store instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !33, !phasar.instruction.id !34<br>
Got load instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39<br>
Got load instruction<br>
Adding load instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 21<br>
<br>
  store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57<br>
Adding line: 21<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 21<br>
<br>
  br label %sw.epilog, !dbg !58, !phasar.instruction.id !59<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 25<br>
<br>
  store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 25<br>
Adding line: 25<br>
<br>
  br label %sw.epilog, !dbg !64, !phasar.instruction.id !65<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
<br>
  store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
<br>
  br label %sw.epilog9, !dbg !70, !phasar.instruction.id !71<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
Adding line: 31<br>
<br>
  store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
Adding line: 31<br>
Adding line: 31<br>
<br>
  br label %sw.epilog9, !dbg !76, !phasar.instruction.id !77<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
Adding line: 31<br>
Adding line: 31<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
Adding line: 35<br>
<br>
  store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 12<br>
Adding line: 35<br>
Adding line: 35<br>
<br>
  br label %sw.epilog9, !dbg !82, !phasar.instruction.id !83<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 12<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
Adding line: 31<br>
Adding line: 31<br>
Adding line: 35<br>
Adding line: 35<br>
<br>
  br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85<br>
Got branch instruction<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
Adding line: 31<br>
Adding line: 31<br>
Adding line: 35<br>
Adding line: 35<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !86, !phasar.instruction.id !87<br>
Got store instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %sw.epilog13, !dbg !88, !phasar.instruction.id !89<br>
Got branch instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b12, metadata !90, metadata !24), !dbg !91, !phasar.instruction.id !92<br>
Got call instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  store i32 2, i32* %b12, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got store instruction<br>
Adding line: 9<br>
Adding line: 9<br>
<br>
  br label %sw.epilog13, !dbg !94, !phasar.instruction.id !95<br>
Got branch instruction<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !96, !phasar.instruction.id !97<br>
Got load instruction<br>
Adding line: 21<br>
Adding line: 17<br>
Adding line: 9<br>
Adding line: 9<br>
Adding line: 12<br>
Adding line: 14<br>
Adding line: 17<br>
Adding line: 21<br>
Adding line: 25<br>
Adding line: 25<br>
Adding line: 27<br>
Adding line: 27<br>
Adding line: 31<br>
Adding line: 31<br>
Adding line: 35<br>
Adding line: 35<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !33, !phasar.instruction.id !34<br>
Got load instruction<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b12, metadata !90, metadata !24), !dbg !91, !phasar.instruction.id !92<br>
Got call instruction<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !86, !phasar.instruction.id !87<br>
Got store instruction<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68<br>
<br>
  store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57<br>
<br>
  br label %sw.epilog, !dbg !58, !phasar.instruction.id !59<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68<br>
<br>
  store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63<br>
<br>
  br label %sw.epilog, !dbg !64, !phasar.instruction.id !65<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68<br>
<br>
  store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69<br>
<br>
  br label %sw.epilog9, !dbg !70, !phasar.instruction.id !71<br>
<br>
  br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85<br>
Got branch instruction<br>
<br>
  store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75<br>
<br>
  br label %sw.epilog9, !dbg !76, !phasar.instruction.id !77<br>
<br>
  br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85<br>
Got branch instruction<br>
<br>
  store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81<br>
<br>
  br label %sw.epilog9, !dbg !82, !phasar.instruction.id !83<br>
<br>
  br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85<br>
Got branch instruction<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !96, !phasar.instruction.id !97<br>
Got load instruction<br>
<br>
  br label %sw.epilog13, !dbg !88, !phasar.instruction.id !89<br>
Got branch instruction<br>
<br>
  store i32 2, i32* %b12, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got store instruction<br>
<br>
  br label %sw.epilog13, !dbg !94, !phasar.instruction.id !95<br>
Got branch instruction<br>
<br>
  %rc = alloca i32, align 4, !phasar.instruction.id !13<br>
Got operands checking instruction (alloca)<br>
<br>
  %b12 = alloca i32, align 4, !phasar.instruction.id !21<br>
Got operands checking instruction (alloca)<br>
<br>
  %taint = alloca i32, align 4, !phasar.instruction.id !14<br>
Got operands checking instruction (alloca)<br>
<br>
  %retval = alloca i32, align 4, !phasar.instruction.id !12<br>
Got operands checking instruction (alloca)<br>
<br>
  store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %taint, metadata !27, metadata !24), !dbg !28, !phasar.instruction.id !29<br>
Got call instruction<br>
<br>
  store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51<br>
<br>
  store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32<br>
Got store instruction<br>
Adding store instruction<br>
<br>
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31<br>
Got call instruction<br>
Adding call instruction fact<br>
<br>
  store i32 0, i32* %retval, align 4, !phasar.instruction.id !22<br>
Got store instruction<br>
<br>
  %b6 = alloca i32, align 4, !phasar.instruction.id !19<br>
Got operands checking instruction (alloca)<br>
<br>
  %a4 = alloca i32, align 4, !phasar.instruction.id !18<br>
Got operands checking instruction (alloca)<br>
<br>
  %b = alloca i32, align 4, !phasar.instruction.id !16<br>
Got operands checking instruction (alloca)<br>
<br>
  %c = alloca i32, align 4, !phasar.instruction.id !17<br>
Got operands checking instruction (alloca)<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %rc, metadata !23, metadata !24), !dbg !25, !phasar.instruction.id !26<br>
Got call instruction<br>
<br>
  %c8 = alloca i32, align 4, !phasar.instruction.id !20<br>
Got operands checking instruction (alloca)<br>
<br>
  %a = alloca i32, align 4, !phasar.instruction.id !15<br>
Got operands checking instruction (alloca)<br>
<br>
  %0 = load i32, i32* %rc, align 4, !dbg !33, !phasar.instruction.id !34<br>
Got load instruction<br>
<br>
  br label %sw.epilog13, !dbg !94, !phasar.instruction.id !95<br>
Got branch instruction<br>
<br>
  %1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39<br>
Got load instruction<br>
Adding load instruction fact<br>
<br>
  br label %sw.epilog13, !dbg !88, !phasar.instruction.id !89<br>
Got branch instruction<br>
<br>
  switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36<br>
Got switch instruction<br>
<br>
  br label %sw.epilog9, !dbg !82, !phasar.instruction.id !83<br>
<br>
  %2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44<br>
<br>
  br label %sw.epilog9, !dbg !76, !phasar.instruction.id !77<br>
<br>
  switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41<br>
Got switch instruction<br>
Adding switch instruction fact<br>
<br>
  br label %sw.epilog, !dbg !64, !phasar.instruction.id !65<br>
<br>
  %3 = load i32, i32* %rc, align 4, !dbg !96, !phasar.instruction.id !97<br>
Got load instruction<br>
<br>
  br label %sw.epilog, !dbg !58, !phasar.instruction.id !59<br>
<br>
  switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50<br>
<br>
  br label %sw.epilog, !dbg !52, !phasar.instruction.id !53<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62<br>
<br>
  store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68<br>
<br>
  store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69<br>
<br>
  br label %sw.epilog9, !dbg !70, !phasar.instruction.id !71<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74<br>
<br>
  store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80<br>
<br>
  store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81<br>
<br>
  br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85<br>
Got branch instruction<br>
<br>
  store i32 1, i32* %rc, align 4, !dbg !86, !phasar.instruction.id !87<br>
Got store instruction<br>
<br>
  call void @llvm.dbg.declare(metadata i32* %b12, metadata !90, metadata !24), !dbg !91, !phasar.instruction.id !92<br>
Got call instruction<br>
<br>
  store i32 2, i32* %b12, align 4, !dbg !91, !phasar.instruction.id !93<br>
Got store instruction<br>
<br>
  ret i32 %3, !dbg !98, !phasar.instruction.id !99worklist size: 52<br>
worklist size: 51<br>
worklist size: 50<br>
worklist size: 49<br>
worklist size: 48<br>
worklist size: 47<br>
worklist size: 46<br>
worklist size: 45<br>
worklist size: 44<br>
worklist size: 43<br>
worklist size: 42<br>
worklist size: 41<br>
worklist size: 40<br>
worklist size: 39<br>
worklist size: 39<br>
worklist size: 39<br>
worklist size: 41<br>
worklist size: 41<br>
worklist size: 41<br>
worklist size: 41<br>
worklist size: 43<br>
worklist size: 43<br>
worklist size: 43<br>
worklist size: 43<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 45<br>
worklist size: 44<br>
worklist size: 44<br>
worklist size: 44<br>
worklist size: 43<br>
worklist size: 42<br>
worklist size: 41<br>
worklist size: 40<br>
worklist size: 39<br>
worklist size: 38<br>
worklist size: 37<br>
worklist size: 36<br>
worklist size: 35<br>
worklist size: 34<br>
worklist size: 33<br>
worklist size: 32<br>
worklist size: 31<br>
worklist size: 30<br>
worklist size: 29<br>
worklist size: 28<br>
worklist size: 27<br>
worklist size: 26<br>
worklist size: 25<br>
worklist size: 24<br>
worklist size: 23<br>
worklist size: 22<br>
worklist size: 21<br>
worklist size: 20<br>
worklist size: 19<br>
worklist size: 18<br>
worklist size: 17<br>
worklist size: 16<br>
worklist size: 15<br>
worklist size: 14<br>
worklist size: 13<br>
worklist size: 12<br>
worklist size: 11<br>
worklist size: 10<br>
worklist size: 9<br>
worklist size: 8<br>
worklist size: 7<br>
worklist size: 6<br>
worklist size: 5<br>
worklist size: 4<br>
worklist size: 3<br>
worklist size: 2<br>
worklist size: 1<br>
LLVM-Intra-Monotone solver results:<br>
-----------------------------------<br>
Instruction:<br>
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%b12 = alloca i32, align 4, !phasar.instruction.id !21, ID: 10<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %taint, metadata !27, metadata !24), !dbg !28, !phasar.instruction.id !29, ID: 13<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
<br>
<br>
Instruction:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
Facts:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
store i32 0, i32* %retval, align 4, !phasar.instruction.id !22, ID: 11<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%c = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %rc, metadata !23, metadata !24), !dbg !25, !phasar.instruction.id !26, ID: 12<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%c8 = alloca i32, align 4, !phasar.instruction.id !20, ID: 9<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
Facts:<br>
	EMPTY<br>
<br>
<br>
Instruction:<br>
%0 = load i32, i32* %rc, align 4, !dbg !33, !phasar.instruction.id !34, ID: 16<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog13, !dbg !94, !phasar.instruction.id !95, ID: 45<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog13, !dbg !88, !phasar.instruction.id !89, ID: 42<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
switch i32 %0, label %sw.default11 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb10<br>
  ], !dbg !35, !phasar.instruction.id !36, ID: 17<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog9, !dbg !82, !phasar.instruction.id !83, ID: 39<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81, ID: 38<br>
<br>
<br>
Instruction:<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog9, !dbg !76, !phasar.instruction.id !77, ID: 36<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75, ID: 35<br>
<br>
<br>
Instruction:<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !64, !phasar.instruction.id !65, ID: 30<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
<br>
<br>
Instruction:<br>
%3 = load i32, i32* %rc, align 4, !dbg !96, !phasar.instruction.id !97, ID: 46<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69, ID: 32<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75, ID: 35<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81, ID: 38<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !58, !phasar.instruction.id !59, ID: 27<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
<br>
<br>
Instruction:<br>
switch i32 %2, label %sw.default [<br>
    i32 0, label %sw.bb2<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !45, !phasar.instruction.id !46, ID: 21<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog, !dbg !52, !phasar.instruction.id !53, ID: 24<br>
Facts:<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69, ID: 32<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog9, !dbg !70, !phasar.instruction.id !71, ID: 33<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69, ID: 32<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75, ID: 35<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
<br>
<br>
Instruction:<br>
store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81, ID: 38<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
<br>
<br>
Instruction:<br>
br label %sw.epilog13, !dbg !84, !phasar.instruction.id !85, ID: 40<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
switch i32 %1, label %sw.default7 [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb5<br>
  ], !dbg !40, !phasar.instruction.id !41, ID: 19<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69, ID: 32<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction90 2018-Dec-29 12:16:24.910739 - [INFO] Write results to file<br>
91 2018-Dec-29 12:16:24.910937 - [INFO] Shutdown llvm and the analysis framework.<br>
<br>
.id !74, ID: 34<br>
store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75, ID: 35<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81, ID: 38<br>
<br>
<br>
Instruction:<br>
store i32 1, i32* %rc, align 4, !dbg !86, !phasar.instruction.id !87, ID: 41<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
call void @llvm.dbg.declare(metadata i32* %b12, metadata !90, metadata !24), !dbg !91, !phasar.instruction.id !92, ID: 43<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
store i32 2, i32* %b12, align 4, !dbg !91, !phasar.instruction.id !93, ID: 44<br>
Facts:<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
<br>
<br>
Instruction:<br>
ret i32 %3, !dbg !98, !phasar.instruction.id !99, ID: 47<br>
Facts:<br>
store i32 2, i32* %b, align 4, !dbg !55, !phasar.instruction.id !57, ID: 26<br>
store i32 1, i32* %a, align 4, !dbg !49, !phasar.instruction.id !51, ID: 23<br>
store i32 %call, i32* %taint, align 4, !dbg !28, !phasar.instruction.id !32, ID: 15<br>
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !30, !phasar.instruction.id !31, ID: 14<br>
%1 = load i32, i32* %taint, align 4, !dbg !37, !phasar.instruction.id !39, ID: 18<br>
%2 = load i32, i32* %rc, align 4, !dbg !42, !phasar.instruction.id !44, ID: 20<br>
call void @llvm.dbg.declare(metadata i32* %a, metadata !47, metadata !24), !dbg !49, !phasar.instruction.id !50, ID: 22<br>
call void @llvm.dbg.declare(metadata i32* %b, metadata !54, metadata !24), !dbg !55, !phasar.instruction.id !56, ID: 25<br>
call void @llvm.dbg.declare(metadata i32* %c, metadata !60, metadata !24), !dbg !61, !phasar.instruction.id !62, ID: 28<br>
store i32 3, i32* %c, align 4, !dbg !61, !phasar.instruction.id !63, ID: 29<br>
call void @llvm.dbg.declare(metadata i32* %a4, metadata !66, metadata !24), !dbg !67, !phasar.instruction.id !68, ID: 31<br>
store i32 1, i32* %a4, align 4, !dbg !67, !phasar.instruction.id !69, ID: 32<br>
call void @llvm.dbg.declare(metadata i32* %b6, metadata !72, metadata !24), !dbg !73, !phasar.instruction.id !74, ID: 34<br>
store i32 2, i32* %b6, align 4, !dbg !73, !phasar.instruction.id !75, ID: 35<br>
call void @llvm.dbg.declare(metadata i32* %c8, metadata !78, metadata !24), !dbg !79, !phasar.instruction.id !80, ID: 37<br>
store i32 3, i32* %c8, align 4, !dbg !79, !phasar.instruction.id !81, ID: 38<br>
<br>
<br>
</div>
</body>
</html>
