Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto dc235ca55da845ee826876db233fd721 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T10_StdLogicTb_behav xil_defaultlib.T10_StdLogicTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture sim of entity xil_defaultlib.t10_stdlogictb
Built simulation snapshot T10_StdLogicTb_behav
