// Seed: 735003961
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    output wand id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wor id_19,
    input tri id_20
);
  assign id_6 = 1'b0;
  module_0(
      id_20, id_15, id_7, id_5, id_19, id_3, id_14, id_18, id_14, id_2, id_16, id_16
  );
endmodule
