diff --git a/arch/arm64/boot/dts/freescale/s32r45-evb.dts b/arch/arm64/boot/dts/freescale/s32r45-evb.dts
index 2bfde52e55a0..c3cbd0452d48 100644
--- a/arch/arm64/boot/dts/freescale/s32r45-evb.dts
+++ b/arch/arm64/boot/dts/freescale/s32r45-evb.dts
@@ -618,7 +618,7 @@ &spi1 {
 
 	spidev10: spidev@0 {
 		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <10000000>;
+		spi-max-frequency = <40000000>;
 		reg = <0>;
 		fsl,spi-cs-sck-delay = <100>;
 		fsl,spi-sck-cs-delay = <100>;
@@ -626,7 +626,7 @@ spidev10: spidev@0 {
 
 	spidev11: spidev@1 {
 		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <10000000>;
+		spi-max-frequency = <40000000>;
 		reg = <1>;
 		fsl,spi-cs-sck-delay = <100>;
 		fsl,spi-sck-cs-delay = <100>;
@@ -642,7 +642,7 @@ &spi2 {
 
 	spidev20: spidev@0 {
 		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <10000000>;
+		spi-max-frequency = <40000000>;
 		reg = <0>;
 		fsl,spi-cs-sck-delay = <100>;
 		fsl,spi-sck-cs-delay = <100>;
@@ -650,7 +650,7 @@ spidev20: spidev@0 {
 
 	spidev21: spidev@1 {
 		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <10000000>;
+		spi-max-frequency = <40000000>;
 		reg = <1>;
 		fsl,spi-cs-sck-delay = <100>;
 		fsl,spi-sck-cs-delay = <100>;
diff --git a/arch/arm64/boot/dts/freescale/s32r45.dtsi b/arch/arm64/boot/dts/freescale/s32r45.dtsi
index b8aec77deca7..8476ff5e6239 100644
--- a/arch/arm64/boot/dts/freescale/s32r45.dtsi
+++ b/arch/arm64/boot/dts/freescale/s32r45.dtsi
@@ -11,6 +11,7 @@
 #include "s32cc.dtsi"
 #include <dt-bindings/ddr-errata/s32-ddr-errata.h>
 #include <dt-bindings/clock/s32r45-scmi-clock.h>
+#include <dt-bindings/reset/s32r45-scmi-reset.h>
 
 / {
 	compatible = "nxp,s32r45";
@@ -212,6 +213,223 @@ gmac1_mdio: mdio0 {
 			};
 		};
 	};
+
+
+	rsdk_spi1: rsdk_spi@401D8000 {
+		compatible = "nxp,rsdk_spi";
+		reg = <0 0x401D8000 0 0x1000>;
+		
+		spidev-id  = <0>;
+		status = "disabled";
+	};
+
+	lax0: lax@0x44028000 {
+		compatible = "nxp,lax";
+		reg = <0 0x44028000 0 0x718>;
+
+		dbgregstart = <0x0 0x51101000>;
+		dbgreglen = <0x1000>;
+
+		clocks = <&clks S32R45_SCMI_CLK_LAX_MODULE>;
+		clock-names = "lax_module_clk";
+
+		laxdev-id  = <0>;
+		interrupts = <0 234 0x4>,
+					<0 233 0x4>;
+		status = "disabled";
+	};
+
+	lax1: lax@0x44029000 {
+		compatible = "nxp,lax";
+		reg = <0 0x44029000 0 0x718> ;
+
+		dbgregstart = <0x0 0x51101000> ;
+		dbgreglen = <0x1000>;
+
+		clocks = <&clks S32R45_SCMI_CLK_LAX_MODULE>;
+		clock-names = "lax_module_clk";
+
+		laxdev-id = <1>;
+		interrupts = <0 238 0x4>,
+					<0 232 0x4>;
+		status = "disabled";
+	};
+
+	spt: spt@0x44026000 {
+		compatible = "nxp,spt";
+		reg = <0 0x44026000 0 0x1000>;
+
+		clocks = <&clks S32R45_SCMI_CLK_SPT_SPT>,
+			<&clks S32R45_SCMI_CLK_SPT_MODULE>;
+		clock-names = "spt_clk", "spt_module_clk";
+
+		resets = <&reset S32R45_SCMI_RST_RADAR>;
+		reset-names = "bbe32_reset";
+
+		sptdev-id  = <0>;
+		interrupts = <0 188 0x4>,
+					 <0 189 0x4>,
+					 <0 190 0x4>,
+					 <0 191 0x4>;
+		status = "disabled";
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		oalddr0_allocator_memory: oalddrmem0@0x8B000000 {
+			/* 500 MB */
+			reg = <0x0 0x8B000000 0x0 0x1F400000>;
+			no-map;
+		};
+
+		oal_sram_allocator: oal_sram_allocator@0x34000000 {
+			reg = <0x00 0x34000000 0x0 0x00800000>;
+			no-map;
+		};
+
+		oal_dsp_tcm_allocator: oal_dsp_tcm_allocator@0x24140000 {
+			reg = <0x00 0x24140000 0x0 0x00060000>;
+			no-map;
+		};
+
+		oal_cb_ram_allocator: oal_cb_ram_allocator@0x28000000 {
+			reg = <0x00 0x28000000 0x0 0x00040000>;
+			no-map;
+		};
+	};
+
+	oalddrmem0: oalddrmem0@0x8B000000 {
+		compatible = "fsl,oal-mem-reg";
+		reg = <0x0 0x8B000000 0x0 0x1F400000>;
+		memory-region = <&oalddr0_allocator_memory>;
+		id = <0>;
+		align = <0x1000>;
+		autobalance;
+	};
+
+	oalmem0: oalmem0@0x34000000 {
+		compatible = "fsl,oal-mem-reg";
+		reg = <0x00 0x34000000 0x0 0x00800000>;
+		memory-region = <&oal_sram_allocator>;
+		id = <1>;
+		align = <0x1000>;
+		init;
+	};
+
+	oaldsptcmmem0: oaldsptcmmem0@0x24140000 {
+		compatible = "fsl,oal-mem-reg";
+		reg = <0x00 0x24140000 0x0 0x00060000>;
+		memory-region = <&oal_dsp_tcm_allocator>;
+		id = <2>;
+		align = <0x100>;
+	};
+
+	oalcbrammem0: oalcbrammem0@0x28000000 {
+		compatible = "fsl,oal-mem-reg";
+		reg = <0x00 0x28000000 0x0 0x00040000>;
+		memory-region = <&oal_cb_ram_allocator>;
+		id = <3>;
+		align = <0x100>;
+	};
+
+	/* MIPI-CSI2_0 as in final model */
+	mipicsi2_0: mipicsi2@0x44018000 {
+		compatible = "nxp,mipicsi2";
+		reg = <0 0x44018000 0 0x2000>;
+
+		clocks = <&clks S32GEN1_SCMI_CLK_FTM0_SYS>,
+			<&clks S32GEN1_CLK_FXOSC>,
+			<&clks S32GEN1_CLK_XBAR>,
+			<&clks S32GEN1_CLK_XBAR_DIV3>;
+		clock-names = "csi2_dphy_clk", "csi2_pll_clk", 
+			"csi2_module_clk", "csi2_ctrl_clk";
+
+		mipicsi2dev-id  = <0>;
+		interrupts = <0 176 0x4>,
+					 <0 177 0x4>,
+					 <0 178 0x4>,
+					 <0 179 0x4>;
+		status = "disabled";
+	};
+
+	/* MIPI-CSI2_1 as in final model */
+	mipicsi2_1: mipicsi2@0x44014000 {
+		compatible = "nxp,mipicsi2";
+		reg = <0 0x44014000 0 0x2000>;
+
+		clocks = <&clks S32GEN1_SCMI_CLK_FTM0_SYS>,
+			<&clks S32GEN1_CLK_FXOSC>,
+			<&clks S32GEN1_CLK_XBAR>,
+			<&clks S32GEN1_CLK_XBAR_DIV3>;
+		clock-names = "csi2_dphy_clk", "csi2_pll_clk", 
+			"csi2_module_clk", "csi2_ctrl_clk";
+
+		mipicsi2dev-id  = <1>;
+		interrupts = <0 172 0x4>,
+					 <0 173 0x4>,
+					 <0 174 0x4>,
+					 <0 175 0x4>;
+		status = "disabled";
+	};
+
+	/* MIPI-CSI2_2 as in final model */
+	mipicsi2_2: mipicsi2@0x44020000 {
+		compatible = "nxp,mipicsi2";
+		reg = <0 0x44020000 0 0x2000>;
+
+		clocks = <&clks S32GEN1_SCMI_CLK_FTM0_SYS>,
+			<&clks S32GEN1_CLK_FXOSC>,
+			<&clks S32GEN1_CLK_XBAR>,
+			<&clks S32GEN1_CLK_XBAR_DIV3>;
+		clock-names = "csi2_dphy_clk", "csi2_pll_clk", 
+			"csi2_module_clk", "csi2_ctrl_clk";
+
+		mipicsi2dev-id  = <2>;
+		interrupts = <0 184 0x4>,
+					 <0 185 0x4>,
+					 <0 186 0x4>,
+					 <0 187 0x4>;
+		status = "disabled";
+	};
+
+	/* MIPI-CSI2_3 as in final model */
+	mipicsi2_3: mipicsi2@0x4401c000 {
+		compatible = "nxp,mipicsi2";
+		reg = <0 0x4401c000 0 0x2000>;
+
+		clocks = <&clks S32GEN1_SCMI_CLK_FTM0_SYS>,
+			<&clks S32GEN1_CLK_FXOSC>,
+			<&clks S32GEN1_CLK_XBAR>,
+			<&clks S32GEN1_CLK_XBAR_DIV3>;
+		clock-names = "csi2_dphy_clk", "csi2_pll_clk", 
+			"csi2_module_clk", "csi2_ctrl_clk";
+
+		mipicsi2dev-id  = <3>;
+		interrupts = <0 180 0x4>,
+					 <0 181 0x4>,
+					 <0 182 0x4>,
+					 <0 183 0x4>;
+		status = "disabled";
+	};
+
+	/* CTE as in final model */
+	cte: cte@0x44025000 {
+		compatible = "nxp,cte";
+		reg = <0 0x44025000 0 0x1000>;
+
+		clocks = <&clks S32GEN1_CLK_XBAR_DIV3>,
+			<&clks S32GEN1_SCMI_CLK_FTM0_SYS>;
+		clock-names = "cte_reg_clk", "cte_clk";
+
+		ctedev-id  = <0>;
+		interrupts = <0 231 0x4>;
+		status = "disabled";
+	};
+
+
 };
 
 &ddr_errata {
@@ -223,6 +441,42 @@ &pcie0 {
 	status = "okay";
 };
 
+&lax0 {
+	status = "okay";
+};
+
+&lax1 {
+	status = "okay";
+};
+
+&spt {
+	status = "okay";
+};
+
+&cte {
+	status = "okay";
+};
+
+&rsdk_spi1 {
+	status = "okay";
+};
+
+&mipicsi2_0 {
+	status = "okay";
+};
+
+&mipicsi2_1 {
+	status = "okay";
+};
+
+&mipicsi2_2 {
+	status = "okay";
+};
+
+&mipicsi2_3 {
+	status = "okay";
+};
+
 &pcie1 {
 	interrupts =  <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,
 			<GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,
@@ -243,3 +497,7 @@ &pcie1 {
 				<0 0 0 4 &gic 0 0 0 216 4>;
 	msi-parent = <&gic>;
 };
+
+&pcie1 {
+	status = "okay";
+};
