// SPDX-License-Identifier: GPL-2.0-only

#include "kvm_util.h"
#include "processor.h"
#include "tdx/td_boot.h"
#include "tdx/td_boot_asm.h"
#include "tdx/tdx_util.h"

/* Arbitrarily selected to avoid overlaps with anything else */
#define TD_BOOT_CODE_SLOT	20
#define TD_BOOT_PARAMETERS_SLOT	21

#define X86_RESET_VECTOR	0xfffffff0ul
#define X86_RESET_VECTOR_SIZE	16

void tdx_vm_setup_boot_code_region(struct kvm_vm *vm)
{
	size_t total_code_size = TD_BOOT_CODE_SIZE + X86_RESET_VECTOR_SIZE;
	gpa_t boot_code_gpa = X86_RESET_VECTOR - TD_BOOT_CODE_SIZE;
	gpa_t alloc_gpa = round_down(boot_code_gpa, PAGE_SIZE);
	size_t nr_pages = DIV_ROUND_UP(total_code_size, PAGE_SIZE);
	gpa_t gpa;
	u8 *hva;

	vm_userspace_mem_region_add(vm, VM_MEM_SRC_ANONYMOUS,
				    alloc_gpa,
				    TD_BOOT_CODE_SLOT, nr_pages,
				    KVM_MEM_GUEST_MEMFD);

	gpa = vm_phy_pages_alloc(vm, nr_pages, alloc_gpa, TD_BOOT_CODE_SLOT);
	TEST_ASSERT(gpa == alloc_gpa, "Failed vm_phy_pages_alloc\n");

	virt_map(vm, alloc_gpa, alloc_gpa, nr_pages);
	hva = addr_gpa2hva(vm, boot_code_gpa);
	memcpy(hva, td_boot, TD_BOOT_CODE_SIZE);

	hva += TD_BOOT_CODE_SIZE;
	TEST_ASSERT(hva == addr_gpa2hva(vm, X86_RESET_VECTOR),
		    "Expected RESET vector at hva 0x%lx, got %lx",
		    (unsigned long)addr_gpa2hva(vm, X86_RESET_VECTOR), (unsigned long)hva);

	/*
	 * Handcode "JMP rel8" at the RESET vector to jump back to the TD boot
	 * code, as there are only 16 bytes at the RESET vector before RIP will
	 * wrap back to zero.  Insert a trailing int3 so that the vCPU crashes
	 * in case the JMP somehow falls through.  Note!  The target address is
	 * relative to the end of the instruction!
	 */
	TEST_ASSERT(TD_BOOT_CODE_SIZE + 2 <= 128,
		    "TD boot code not addressable by 'JMP rel8'");
	hva[0] = 0xeb;
	hva[1] = 256 - 2 - TD_BOOT_CODE_SIZE;
	hva[2] = 0xcc;
}

void tdx_vm_setup_boot_parameters_region(struct kvm_vm *vm, u32 nr_runnable_vcpus)
{
	size_t boot_params_size =
		sizeof(struct td_boot_parameters) +
		nr_runnable_vcpus * sizeof(struct td_per_vcpu_parameters);
	int npages = DIV_ROUND_UP(boot_params_size, PAGE_SIZE);
	gpa_t gpa;

	vm_userspace_mem_region_add(vm, VM_MEM_SRC_ANONYMOUS,
				    TD_BOOT_PARAMETERS_GPA,
				    TD_BOOT_PARAMETERS_SLOT, npages,
				    KVM_MEM_GUEST_MEMFD);
	gpa = vm_phy_pages_alloc(vm, npages, TD_BOOT_PARAMETERS_GPA, TD_BOOT_PARAMETERS_SLOT);
	TEST_ASSERT(gpa == TD_BOOT_PARAMETERS_GPA, "Failed vm_phy_pages_alloc\n");

	virt_map(vm, TD_BOOT_PARAMETERS_GPA, TD_BOOT_PARAMETERS_GPA, npages);
}

void tdx_vm_load_common_boot_parameters(struct kvm_vm *vm)
{
	struct td_boot_parameters *params =
		addr_gpa2hva(vm, TD_BOOT_PARAMETERS_GPA);
	u32 cr4;

	TEST_ASSERT_EQ(vm->mode, VM_MODE_PXXVYY_4K);

	cr4 = kvm_get_default_cr4();
	if (vm->mmu.pgtable_levels == 5)
		cr4 |= X86_CR4_LA57;

	/* TDX spec 11.6.2: CR4 bit MCE is fixed to 1 */
	cr4 |= X86_CR4_MCE;

	/* TDX spec 11.6.2: CR4 bit VMXE and SMXE are fixed to 0 */
	cr4 &= ~(X86_CR4_VMXE | X86_CR4_SMXE);

	/* Set parameters! */
	params->cr0 = kvm_get_default_cr0();
	TEST_ASSERT(vm->mmu.pgd < (1ULL << 32),
		    "PGD must be within 32-bit address space for 32-bit boot code");
	params->cr3 = vm->mmu.pgd;
	params->cr4 = cr4;
	params->idtr.base = vm->arch.idt;
	params->idtr.limit = kvm_get_default_idt_limit();
	params->gdtr.base = vm->arch.gdt;
	params->gdtr.limit = kvm_get_default_gdt_limit();

	TEST_ASSERT(params->cr0 != 0, "cr0 should not be 0");
	TEST_ASSERT(params->cr3 != 0, "cr3 should not be 0");
	TEST_ASSERT(params->cr4 != 0, "cr4 should not be 0");
	TEST_ASSERT(params->gdtr.base != 0, "gdt base address should not be 0");
	TEST_ASSERT(params->idtr.base != 0, "idt base address should not be 0");
}

void tdx_vcpu_load_boot_parameters(struct kvm_vm *vm, struct kvm_vcpu *vcpu)
{
	struct td_boot_parameters *params =
		addr_gpa2hva(vm, TD_BOOT_PARAMETERS_GPA);
	struct td_per_vcpu_parameters *vcpu_params =
		&params->per_vcpu[vcpu->id];

	vcpu_params->esp_gva = kvm_allocate_vcpu_stack(vm);
}


static struct kvm_tdx_capabilities *tdx_read_capabilities(struct kvm_vm *vm)
{
	struct kvm_tdx_capabilities *tdx_cap = NULL;
	int nr_cpuid_configs = 4;
	int rc = -1;
	int i;

	do {
		nr_cpuid_configs *= 2;

		tdx_cap = realloc(tdx_cap, sizeof(*tdx_cap) +
					   sizeof(tdx_cap->cpuid) +
					   (sizeof(struct kvm_cpuid_entry2) * nr_cpuid_configs));
		TEST_ASSERT(tdx_cap,
			    "Could not allocate memory for tdx capability nr_cpuid_configs %d\n",
			    nr_cpuid_configs);

		tdx_cap->cpuid.nent = nr_cpuid_configs;
		rc = __tdx_vm_ioctl(vm, KVM_TDX_CAPABILITIES, 0, tdx_cap);
	} while (rc < 0 && errno == E2BIG);

	TEST_ASSERT(rc == 0, "KVM_TDX_CAPABILITIES failed: %d %d",
		    rc, errno);

	pr_debug("tdx_cap: supported_attrs: 0x%016llx\n"
		 "tdx_cap: supported_xfam 0x%016llx\n",
		 tdx_cap->supported_attrs, tdx_cap->supported_xfam);

	for (i = 0; i < tdx_cap->cpuid.nent; i++) {
		const struct kvm_cpuid_entry2 *config = &tdx_cap->cpuid.entries[i];

		pr_debug("cpuid config[%d]: leaf 0x%x sub_leaf 0x%x eax 0x%08x ebx 0x%08x ecx 0x%08x edx 0x%08x\n",
			 i, config->function, config->index,
			 config->eax, config->ebx, config->ecx, config->edx);
	}

	return tdx_cap;
}

static struct kvm_cpuid_entry2 *tdx_find_cpuid_config(struct kvm_tdx_capabilities *cap,
						      u32 leaf, u32 sub_leaf)
{
	struct kvm_cpuid_entry2 *config;
	u32 i;

	for (i = 0; i < cap->cpuid.nent; i++) {
		config = &cap->cpuid.entries[i];

		if (config->function == leaf && config->index == sub_leaf)
			return config;
	}

	return NULL;
}

/*
 * Filter CPUID based on TDX supported capabilities
 *
 * Input Args:
 *   vm - Virtual Machine
 *   cpuid_data - CPUID fields to filter
 *
 * Output Args: None
 *
 * Return: None
 *
 * For each CPUID leaf, filter out non-supported bits based on the capabilities reported
 * by the TDX module
 */
static void tdx_filter_cpuid(struct kvm_vm *vm,
			     struct kvm_cpuid2 *cpuid_data)
{
	struct kvm_tdx_capabilities *tdx_cap;
	struct kvm_cpuid_entry2 *config;
	struct kvm_cpuid_entry2 *e;
	int i;

	tdx_cap = tdx_read_capabilities(vm);

	i = 0;
	while (i < cpuid_data->nent) {
		e = cpuid_data->entries + i;
		config = tdx_find_cpuid_config(tdx_cap, e->function, e->index);

		if (!config) {
			int left = cpuid_data->nent - i - 1;

			if (left > 0)
				memmove(cpuid_data->entries + i,
					cpuid_data->entries + i + 1,
					sizeof(*cpuid_data->entries) * left);
			cpuid_data->nent--;
			continue;
		}

		e->eax &= config->eax;
		e->ebx &= config->ebx;
		e->ecx &= config->ecx;
		e->edx &= config->edx;

		i++;
	}

	free(tdx_cap);
}

static void tdx_check_attributes(struct kvm_vm *vm, u64 attributes)
{
	struct kvm_tdx_capabilities *tdx_cap;

	tdx_cap = tdx_read_capabilities(vm);

	/* Make sure all the attributes are reported as supported */
	TEST_ASSERT_EQ(attributes & tdx_cap->supported_attrs, attributes);

	free(tdx_cap);
}

void tdx_init_vm(struct kvm_vm *vm, u64 attributes)
{
	struct kvm_tdx_init_vm *init_vm;
	const struct kvm_cpuid2 *tmp;
	struct kvm_cpuid2 *cpuid;

	tmp = kvm_get_supported_cpuid();

	cpuid = allocate_kvm_cpuid2(tmp->nent);
	memcpy(cpuid, tmp, kvm_cpuid2_size(tmp->nent));
	tdx_filter_cpuid(vm, cpuid);

	init_vm = calloc(1, sizeof(*init_vm) +
			 sizeof(init_vm->cpuid.entries[0]) * cpuid->nent);
	TEST_ASSERT(init_vm, "init_vm allocation failed");

	memcpy(&init_vm->cpuid, cpuid, kvm_cpuid2_size(cpuid->nent));
	free(cpuid);

	tdx_check_attributes(vm, attributes);

	init_vm->attributes = attributes;

	tdx_vm_ioctl(vm, KVM_TDX_INIT_VM, 0, init_vm);

	free(init_vm);
}
