
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Meu Drive/redpitaya_guide-master/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.082 ; gain = 0.000
Command: synth_design -top system_wrapper -part xc7z010clg400-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1171]
INFO: [Synth 8-6157] synthesizing module 'DataAcquisition_imp_11FS564' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_axis_red_pitaya_adc_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_adc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_red_pitaya_adc_0_0' (1#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_adc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_7' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_7/synth/system_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (2#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_7' (3#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_7/synth/system_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_dat_CHA_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_dat_CHA_0/synth/system_dat_CHA_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (3#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_dat_CHA_0' (4#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_dat_CHA_0/synth/system_dat_CHA_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_inputCalibration_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_inputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_inputCalibration_0_0' (5#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_inputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_inputCalibration_A_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_inputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_inputCalibration_A_0' (6#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_inputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataAcquisition_imp_11FS564' (7#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-7071] port 'output_CHB' of module 'DataAcquisition_imp_11FS564' is unconnected for instance 'DataAcquisition' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1335]
WARNING: [Synth 8-7023] instance 'DataAcquisition' of module 'DataAcquisition_imp_11FS564' has 9 connections declared, but only 8 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1335]
INFO: [Synth 8-6157] synthesizing module 'PLL_imp_1BC0JBU' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:79]
INFO: [Synth 8-6157] synthesizing module 'comparator_imp_1AM2VD2' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:624]
INFO: [Synth 8-6157] synthesizing module 'system_comparator_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_comparator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_comparator_0_0' (8#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_comparator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_14' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_14/synth/system_xlslice_0_14.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 525 - type: integer 
	Parameter DIN_TO bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (8#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_14' (9#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_14/synth/system_xlslice_0_14.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_13' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_13/synth/system_xlslice_0_13.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 493 - type: integer 
	Parameter DIN_TO bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (9#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_13' (10#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_13/synth/system_xlslice_0_13.v:57]
INFO: [Synth 8-6155] done synthesizing module 'comparator_imp_1AM2VD2' (11#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:624]
INFO: [Synth 8-6157] synthesizing module 'numericallyControledOscillator_imp_1XS58V2' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:715]
INFO: [Synth 8-6157] synthesizing module 'system_NCO_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_NCO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_NCO_0_0' (12#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_NCO_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_1_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_1_0/synth/system_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 679 - type: integer 
	Parameter DIN_TO bound to: 672 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (12#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_1_0' (13#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_1_0/synth/system_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_16' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_16/synth/system_xlslice_0_16.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 704 - type: integer 
	Parameter DIN_TO bound to: 704 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (13#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_16' (14#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_16/synth/system_xlslice_0_16.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_17' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_17/synth/system_xlslice_0_17.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 767 - type: integer 
	Parameter DIN_TO bound to: 736 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (14#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_17' (15#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_17/synth/system_xlslice_0_17.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_positive_offset_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_positive_offset_0/synth/system_positive_offset_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 575 - type: integer 
	Parameter DIN_TO bound to: 544 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (15#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_positive_offset_0' (16#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_positive_offset_0/synth/system_positive_offset_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_15' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_15/synth/system_xlslice_0_15.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 671 - type: integer 
	Parameter DIN_TO bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (16#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_15' (17#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_15/synth/system_xlslice_0_15.v:57]
INFO: [Synth 8-6155] done synthesizing module 'numericallyControledOscillator_imp_1XS58V2' (18#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:715]
INFO: [Synth 8-6157] synthesizing module 'system_phaseDetector_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_phaseDetector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_phaseDetector_0_0' (19#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_phaseDetector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PLL_imp_1BC0JBU' (20#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:79]
INFO: [Synth 8-6157] synthesizing module 'PS7_imp_1QJPAX8' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:134]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (21#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SS_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SS1_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SS2_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 131 connections declared, but only 98 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:315]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1448]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15HE6GA' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:805]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (22#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1040]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1040]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_0' has 59 connections declared, but only 57 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1040]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15HE6GA' (23#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:805]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (24#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1448]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps7_0_125M_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_rst_ps7_0_125M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps7_0_125M_0' (25#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_rst_ps7_0_125M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:476]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:476]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:476]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:476]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_125M' of module 'system_rst_ps7_0_125M_0' has 10 connections declared, but only 6 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:476]
INFO: [Synth 8-6155] done synthesizing module 'PS7_imp_1QJPAX8' (26#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:134]
INFO: [Synth 8-6157] synthesizing module 'SignalGenerator_imp_XB4TXX' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:485]
INFO: [Synth 8-6157] synthesizing module 'system_axis_red_pitaya_dac_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_dac_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_red_pitaya_dac_0_0' (27#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_dac_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'system_axis_red_pitaya_dac_0_0' is unconnected for instance 'axis_red_pitaya_dac_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:531]
WARNING: [Synth 8-7023] instance 'axis_red_pitaya_dac_0' of module 'system_axis_red_pitaya_dac_0_0' has 11 connections declared, but only 10 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:531]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (28#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_outputCalibration_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_outputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_outputCalibration_0_0' (29#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_outputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_outputCalibration_A_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_outputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_outputCalibration_A_0' (30#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_outputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 14 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 14 - type: integer 
	Parameter IN3_WIDTH bound to: 2 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (31#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (32#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (33#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (34#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_1' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/synth/system_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_1' (35#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/synth/system_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'SignalGenerator_imp_XB4TXX' (36#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:485]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cfg_register_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axi_cfg_register_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cfg_register_0_0' (37#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_axi_cfg_register_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'biquadFilter_imp_1PDHNN6' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:566]
INFO: [Synth 8-6157] synthesizing module 'system_biquadFilter_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_biquadFilter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_biquadFilter_0_0' (38#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_biquadFilter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_decimator_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_decimator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_decimator_0_0' (39#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_decimator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'clk_e' of module 'system_decimator_0_0' is unconnected for instance 'decimator_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:609]
WARNING: [Synth 8-7023] instance 'decimator_0' of module 'system_decimator_0_0' has 5 connections declared, but only 4 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:609]
INFO: [Synth 8-6157] synthesizing module 'extract_constants_imp_1VA3B53' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:664]
INFO: [Synth 8-6157] synthesizing module 'system_gain_b2_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b2_0/synth/system_gain_b2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 160 - type: integer 
	Parameter DIN_TO bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (39#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_gain_b2_0' (40#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b2_0/synth/system_gain_b2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_8' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_8/synth/system_xlslice_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' (40#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_8' (41#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_xlslice_0_8/synth/system_xlslice_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_gain_a_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_a_0/synth/system_gain_a_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' (41#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_gain_a_0' (42#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_a_0/synth/system_gain_a_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_gain_a2_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_a2_0/synth/system_gain_a2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 95 - type: integer 
	Parameter DIN_TO bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' (42#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_gain_a2_0' (43#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_a2_0/synth/system_gain_a2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_gain_b0_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b0_0/synth/system_gain_b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized12' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 127 - type: integer 
	Parameter DIN_TO bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized12' (43#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_gain_b0_0' (44#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b0_0/synth/system_gain_b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_gain_b0_1' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b0_1/synth/system_gain_b0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized13' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 159 - type: integer 
	Parameter DIN_TO bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized13' (44#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_gain_b0_1' (45#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_gain_b0_1/synth/system_gain_b0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'extract_constants_imp_1VA3B53' (46#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:664]
INFO: [Synth 8-6155] done synthesizing module 'biquadFilter_imp_1PDHNN6' (47#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:566]
WARNING: [Synth 8-7071] port 'enable_out' of module 'biquadFilter_imp_1PDHNN6' is unconnected for instance 'biquadFilter' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1424]
WARNING: [Synth 8-7023] instance 'biquadFilter' of module 'biquadFilter_imp_1PDHNN6' has 5 connections declared, but only 4 given [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1424]
INFO: [Synth 8-6157] synthesizing module 'requiredStuff_imp_1KX1CW' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:775]
INFO: [Synth 8-6157] synthesizing module 'system_util_ds_buf_1_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ds_buf_1_0' (48#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ds_buf_2_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_util_ds_buf_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ds_buf_2_0' (49#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_util_ds_buf_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'requiredStuff_imp_1KX1CW' (50#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:775]
INFO: [Synth 8-6157] synthesizing module 'signalSelector_CHA_imp_9708FZ' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1100]
INFO: [Synth 8-6157] synthesizing module 'system_freqNCO_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_freqNCO_0/synth/system_freqNCO_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized14' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 576 - type: integer 
	Parameter DIN_TO bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized14' (50#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_freqNCO_0' (51#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_freqNCO_0/synth/system_freqNCO_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_signalSelector_0_0' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_signalSelector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_signalSelector_0_0' (52#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_signalSelector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signalSelector_CHA_imp_9708FZ' (53#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1100]
INFO: [Synth 8-6157] synthesizing module 'signalSelector_CHB_imp_4NR31E' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1135]
INFO: [Synth 8-6157] synthesizing module 'system_selector_0_0' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_selector_0_0/synth/system_selector_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized15' [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 1024 - type: integer 
	Parameter DIN_FROM bound to: 608 - type: integer 
	Parameter DIN_TO bound to: 608 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized15' (53#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_selector_0_0' (54#1) [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_selector_0_0/synth/system_selector_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_signalSelector_0_1' [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_signalSelector_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_signalSelector_0_1' (55#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/.Xil/Vivado-17444-DESKTOP-40PU04J/realtime/system_signalSelector_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signalSelector_CHB_imp_4NR31E' (56#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'system' (57#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/synth/system.v:1171]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (58#1) [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1012.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS7/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS7/processing_system7_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_1'
WARNING: [Vivado 12-584] No ports matched ''. [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc:2]
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_1'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_2'
WARNING: [Vivado 12-584] No ports matched ''. [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc:2]
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_2'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_in_context.xdc] for cell 'system_i/PS7/rst_ps7_0_125M'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_in_context.xdc] for cell 'system_i/PS7/rst_ps7_0_125M'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0_in_context.xdc] for cell 'system_i/axi_cfg_register_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0_in_context.xdc] for cell 'system_i/axi_cfg_register_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_biquadFilter_0_0/system_biquadFilter_0_0/system_biquadFilter_0_0_in_context.xdc] for cell 'system_i/biquadFilter/biquadFilter_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_biquadFilter_0_0/system_biquadFilter_0_0/system_biquadFilter_0_0_in_context.xdc] for cell 'system_i/biquadFilter/biquadFilter_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_decimator_0_0/system_decimator_0_0/system_decimator_0_0_in_context.xdc] for cell 'system_i/biquadFilter/decimator_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_decimator_0_0/system_decimator_0_0/system_decimator_0_0_in_context.xdc] for cell 'system_i/biquadFilter/decimator_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_outputCalibration_0_0/system_outputCalibration_0_0/system_outputCalibration_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_A'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_outputCalibration_0_0/system_outputCalibration_0_0/system_outputCalibration_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_A'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_outputCalibration_A_0/system_outputCalibration_A_0/system_outputCalibration_A_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_b'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_outputCalibration_A_0/system_outputCalibration_A_0/system_outputCalibration_A_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_b'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_inputCalibration_0_0/system_inputCalibration_0_0/system_inputCalibration_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_A'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_inputCalibration_0_0/system_inputCalibration_0_0/system_inputCalibration_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_A'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_inputCalibration_A_0/system_inputCalibration_A_0/system_inputCalibration_A_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_B'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_inputCalibration_A_0/system_inputCalibration_A_0/system_inputCalibration_A_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_B'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_comparator_0_0/system_comparator_0_0/system_comparator_0_0_in_context.xdc] for cell 'system_i/PLL/comparator_RnM/comparator_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_comparator_0_0/system_comparator_0_0/system_comparator_0_0_in_context.xdc] for cell 'system_i/PLL/comparator_RnM/comparator_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_phaseDetector_0_0/system_phaseDetector_0_0/system_phaseDetector_0_0_in_context.xdc] for cell 'system_i/PLL/phaseDetector_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_phaseDetector_0_0/system_phaseDetector_0_0/system_phaseDetector_0_0_in_context.xdc] for cell 'system_i/PLL/phaseDetector_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_NCO_0_0/system_NCO_0_0/system_NCO_0_0_in_context.xdc] for cell 'system_i/PLL/numericallyControledOscillator/NCO_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_NCO_0_0/system_NCO_0_0/system_NCO_0_0_in_context.xdc] for cell 'system_i/PLL/numericallyControledOscillator/NCO_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_signalSelector_0_0/system_signalSelector_0_0/system_signalSelector_0_0_in_context.xdc] for cell 'system_i/signalSelector_CHA/signalSelector_0'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_signalSelector_0_0/system_signalSelector_0_0/system_signalSelector_0_0_in_context.xdc] for cell 'system_i/signalSelector_CHA/signalSelector_0'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_signalSelector_0_1/system_signalSelector_0_1/system_signalSelector_0_1_in_context.xdc] for cell 'system_i/signalSelector_CHB/signalSelector_1'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_signalSelector_0_1/system_signalSelector_0_1/system_signalSelector_0_1_in_context.xdc] for cell 'system_i/signalSelector_CHB/signalSelector_1'
Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/cfg/clocks.xdc]
Finished Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/cfg/clocks.xdc]
Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc:186]
Finished Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Meu Drive/redpitaya_guide-master/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1012.082 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/requiredStuff/util_ds_buf_1' at clock pin 'IBUF_DS_P[1]' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc}, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_i[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_i[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_i[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_i[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_i[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_i[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_i[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_i[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_o[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_o[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_o[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_o[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_o[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_o[0]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_o[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_o[1]. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc}, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  {g:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/requiredStuff/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/requiredStuff/util_ds_buf_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/axis_red_pitaya_adc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/axis_red_pitaya_dac_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_cfg_register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/dat_CHA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/dat_CHB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/gain_a1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/gain_a2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/biquadFilter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/gain_b0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/gain_b1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/gain_b2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/extract_constants/enable. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/biquadFilter/decimator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/outputCalibration_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/outputCalibration_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/inputCalibration_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/inputCalibration_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/comparator_RnM/comparator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/comparator_RnM/positive_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/comparator_RnM/negative_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/phaseDetector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/NCO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signalSelector_CHA/signalSelector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signalSelector_CHB/signalSelector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/freqNCO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signalSelector_CHA/selector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signalSelector_CHB/selector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/phaseCorrection. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/enable. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PLL/numericallyControledOscillator/freqCorrection. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_axi_cfg_register_0_0    |         1|
|2     |system_axis_red_pitaya_adc_0_0 |         1|
|3     |system_inputCalibration_0_0    |         1|
|4     |system_inputCalibration_A_0    |         1|
|5     |system_phaseDetector_0_0       |         1|
|6     |system_comparator_0_0          |         1|
|7     |system_NCO_0_0                 |         1|
|8     |system_auto_pc_0               |         1|
|9     |system_processing_system7_0_0  |         1|
|10    |system_rst_ps7_0_125M_0        |         1|
|11    |system_axis_red_pitaya_dac_0_0 |         1|
|12    |system_clk_wiz_0_0             |         1|
|13    |system_outputCalibration_0_0   |         1|
|14    |system_outputCalibration_A_0   |         1|
|15    |system_biquadFilter_0_0        |         1|
|16    |system_decimator_0_0           |         1|
|17    |system_util_ds_buf_1_0         |         1|
|18    |system_util_ds_buf_2_0         |         1|
|19    |system_signalSelector_0_0      |         1|
|20    |system_signalSelector_0_1      |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |system_NCO_0                 |     1|
|2     |system_auto_pc               |     1|
|3     |system_axi_cfg_register_0    |     1|
|4     |system_axis_red_pitaya_adc_0 |     1|
|5     |system_axis_red_pitaya_dac_0 |     1|
|6     |system_biquadFilter_0        |     1|
|7     |system_clk_wiz_0             |     1|
|8     |system_comparator_0          |     1|
|9     |system_decimator_0           |     1|
|10    |system_inputCalibration_0    |     1|
|11    |system_inputCalibration_A    |     1|
|12    |system_outputCalibration_0   |     1|
|13    |system_outputCalibration_A   |     1|
|14    |system_phaseDetector_0       |     1|
|15    |system_processing_system7_0  |     1|
|16    |system_rst_ps7_0_125M        |     1|
|17    |system_signalSelector_0      |     2|
|19    |system_util_ds_buf_1         |     1|
|20    |system_util_ds_buf_2         |     1|
|21    |IBUF                         |    44|
|22    |OBUF                         |    19|
|23    |OBUFT                        |    14|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.082 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.082 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1013.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1033.641 ; gain = 21.559
INFO: [Common 17-1381] The checkpoint 'G:/Meu Drive/redpitaya_guide-master/projects/PLL/PLL.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 13:34:54 2024...

*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.cache/ip 
Command: synth_design -top system_wrapper -part xc7z010clg400-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:837]
INFO: [Synth 8-6157] synthesizing module 'DataAcquisition_imp_11FS564' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_axis_red_pitaya_adc_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_adc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_red_pitaya_adc_0_0' (1#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_adc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlslice_0_7' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlslice_0_7/synth/system_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (2#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_xlslice_0_7' (3#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlslice_0_7/synth/system_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_dat_CHA_0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_dat_CHA_0/synth/system_dat_CHA_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (3#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_dat_CHA_0' (4#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_dat_CHA_0/synth/system_dat_CHA_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_inputCalibration_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_inputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_inputCalibration_0_0' (5#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_inputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_inputCalibration_A_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_inputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_inputCalibration_A_0' (6#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_inputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DataAcquisition_imp_11FS564' (7#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-7071] port 'output_CHA' of module 'DataAcquisition_imp_11FS564' is unconnected for instance 'DataAcquisition' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:993]
WARNING: [Synth 8-7071] port 'output_CHB' of module 'DataAcquisition_imp_11FS564' is unconnected for instance 'DataAcquisition' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:993]
WARNING: [Synth 8-7023] instance 'DataAcquisition' of module 'DataAcquisition_imp_11FS564' has 9 connections declared, but only 7 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:993]
INFO: [Synth 8-6157] synthesizing module 'PS7_imp_1QJPAX8' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:79]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (8#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SS_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SS1_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SS2_O' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 131 connections declared, but only 98 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:260]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1083]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15HE6GA' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:541]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (9#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:776]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:776]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_0' has 59 connections declared, but only 57 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:776]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15HE6GA' (10#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:541]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (11#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1083]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps7_0_125M_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_rst_ps7_0_125M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps7_0_125M_0' (12#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_rst_ps7_0_125M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:421]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:421]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:421]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_125M_0' is unconnected for instance 'rst_ps7_0_125M' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:421]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_125M' of module 'system_rst_ps7_0_125M_0' has 10 connections declared, but only 6 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:421]
INFO: [Synth 8-6155] done synthesizing module 'PS7_imp_1QJPAX8' (13#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:79]
INFO: [Synth 8-6157] synthesizing module 'SignalGenerator_imp_XB4TXX' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:430]
INFO: [Synth 8-6157] synthesizing module 'system_axis_red_pitaya_dac_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_dac_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_red_pitaya_dac_0_0' (14#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axis_red_pitaya_dac_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_tready' of module 'system_axis_red_pitaya_dac_0_0' is unconnected for instance 'axis_red_pitaya_dac_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:476]
WARNING: [Synth 8-7023] instance 'axis_red_pitaya_dac_0' of module 'system_axis_red_pitaya_dac_0_0' has 11 connections declared, but only 10 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:476]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (15#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_outputCalibration_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_outputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_outputCalibration_0_0' (16#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_outputCalibration_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_outputCalibration_A_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_outputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_outputCalibration_A_0' (17#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_outputCalibration_A_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 14 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 14 - type: integer 
	Parameter IN3_WIDTH bound to: 2 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (18#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (19#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (20#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (21#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_1' [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/synth/system_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_1' (22#1) [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/synth/system_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'SignalGenerator_imp_XB4TXX' (23#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:430]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cfg_register_0_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axi_cfg_register_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cfg_register_0_0' (24#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_axi_cfg_register_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'cfg_data' of module 'system_axi_cfg_register_0_0' is unconnected for instance 'axi_cfg_register_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1052]
WARNING: [Synth 8-7023] instance 'axi_cfg_register_0' of module 'system_axi_cfg_register_0_0' has 20 connections declared, but only 19 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1052]
INFO: [Synth 8-6157] synthesizing module 'system_decimator_0_1' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_decimator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_decimator_0_1' (25#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_decimator_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'output_o' of module 'system_decimator_0_1' is unconnected for instance 'decimator_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1072]
WARNING: [Synth 8-7071] port 'enable' of module 'system_decimator_0_1' is unconnected for instance 'decimator_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1072]
WARNING: [Synth 8-7071] port 'clk_e' of module 'system_decimator_0_1' is unconnected for instance 'decimator_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1072]
WARNING: [Synth 8-7023] instance 'decimator_0' of module 'system_decimator_0_1' has 6 connections declared, but only 3 given [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:1072]
INFO: [Synth 8-6157] synthesizing module 'requiredStuff_imp_1KX1CW' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:511]
INFO: [Synth 8-6157] synthesizing module 'system_util_ds_buf_1_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ds_buf_1_0' (26#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ds_buf_2_0' [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_util_ds_buf_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ds_buf_2_0' (27#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/.Xil/Vivado-30064-DESKTOP-40PU04J/realtime/system_util_ds_buf_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'requiredStuff_imp_1KX1CW' (28#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:511]
INFO: [Synth 8-6155] done synthesizing module 'system' (29#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/synth/system.v:837]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (30#1) [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS7/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/PS7/processing_system7_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_1'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_2'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc] for cell 'system_i/requiredStuff/util_ds_buf_2'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_in_context.xdc] for cell 'system_i/PS7/rst_ps7_0_125M'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_in_context.xdc] for cell 'system_i/PS7/rst_ps7_0_125M'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0_in_context.xdc] for cell 'system_i/axi_cfg_register_0'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0/system_axi_cfg_register_0_0_in_context.xdc] for cell 'system_i/axi_cfg_register_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_outputCalibration_0_0/system_outputCalibration_0_0/system_outputCalibration_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_A'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_outputCalibration_0_0/system_outputCalibration_0_0/system_outputCalibration_0_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_A'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_outputCalibration_A_0/system_outputCalibration_A_0/system_outputCalibration_A_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_b'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_outputCalibration_A_0/system_outputCalibration_A_0/system_outputCalibration_A_0_in_context.xdc] for cell 'system_i/SignalGenerator/outputCalibration_b'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_inputCalibration_0_0/system_inputCalibration_0_0/system_inputCalibration_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_A'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_inputCalibration_0_0/system_inputCalibration_0_0/system_inputCalibration_0_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_A'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_inputCalibration_A_0/system_inputCalibration_A_0/system_inputCalibration_A_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_B'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_inputCalibration_A_0/system_inputCalibration_A_0/system_inputCalibration_A_0_in_context.xdc] for cell 'system_i/DataAcquisition/inputCalibration_B'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_decimator_0_1/system_decimator_0_1/system_decimator_0_1_in_context.xdc] for cell 'system_i/decimator_0'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_decimator_0_1/system_decimator_0_1/system_decimator_0_1_in_context.xdc] for cell 'system_i/decimator_0'
Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/clocks.xdc]
Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc:186]
Finished Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1030.695 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/requiredStuff/util_ds_buf_1' at clock pin 'IBUF_DS_P[1]' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_i[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_i[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_i[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_i[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_i[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_i[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_i[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_i[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0/system_util_ds_buf_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_o[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_o[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_n_o[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_n_o[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_o[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_o[0]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for daisy_p_o[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for daisy_p_o[1]. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0/system_util_ds_buf_2_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  c:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/requiredStuff/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/requiredStuff/util_ds_buf_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/axis_red_pitaya_adc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/axis_red_pitaya_dac_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_cfg_register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/dat_CHA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/dat_CHB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/outputCalibration_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/SignalGenerator/outputCalibration_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/inputCalibration_A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/DataAcquisition/inputCalibration_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/decimator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |system_axi_cfg_register_0_0    |         1|
|2     |system_decimator_0_1           |         1|
|3     |system_axis_red_pitaya_adc_0_0 |         1|
|4     |system_inputCalibration_0_0    |         1|
|5     |system_inputCalibration_A_0    |         1|
|6     |system_auto_pc_0               |         1|
|7     |system_processing_system7_0_0  |         1|
|8     |system_rst_ps7_0_125M_0        |         1|
|9     |system_axis_red_pitaya_dac_0_0 |         1|
|10    |system_clk_wiz_0_0             |         1|
|11    |system_outputCalibration_0_0   |         1|
|12    |system_outputCalibration_A_0   |         1|
|13    |system_util_ds_buf_1_0         |         1|
|14    |system_util_ds_buf_2_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |system_auto_pc               |     1|
|2     |system_axi_cfg_register_0    |     1|
|3     |system_axis_red_pitaya_adc_0 |     1|
|4     |system_axis_red_pitaya_dac_0 |     1|
|5     |system_clk_wiz_0             |     1|
|6     |system_decimator_0           |     1|
|7     |system_inputCalibration_0    |     1|
|8     |system_inputCalibration_A    |     1|
|9     |system_outputCalibration_0   |     1|
|10    |system_outputCalibration_A   |     1|
|11    |system_processing_system7_0  |     1|
|12    |system_rst_ps7_0_125M        |     1|
|13    |system_util_ds_buf_1         |     1|
|14    |system_util_ds_buf_2         |     1|
|15    |IBUF                         |    44|
|16    |OBUF                         |    19|
|17    |OBUFT                        |    14|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1030.695 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1030.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tandeitnik/Documents/GitHub/vivadoProjects/projects/clkFreqMeasure/clkFreqMeasure.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 14:44:24 2024...
