I 000049 55 606           1480951233336 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1480951233337 2016.12.05 10:20:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 30656a35656662263964756b673639366537363639)
	(_ent
		(_time 1480951233334)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1480951233344 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1480951233345 2016.12.05 10:20:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 40151242151710551611521a104615464445164342)
	(_ent
		(_time 1480951233342)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1480951233354 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1480951233355 2016.12.05 10:20:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 40154543421442534215061b134516434246164742)
	(_ent
		(_time 1480951233352)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1480951233401 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1480951233402 2016.12.05 10:20:33)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 6f3b346f6f39397a386c7d34366939686d6a396c6d)
	(_ent
		(_time 1480951233399)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1480951233435 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1480951233436 2016.12.05 10:20:33)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code 8edbd580dad9899888d8c8d4de888a888a888b898c)
	(_ent
		(_time 1480951233433)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1480951233443 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1480951233444 2016.12.05 10:20:33)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9ecbcb90cec99988cc9ad8c4ce989a989a989b999c)
	(_ent
		(_time 1480951233440)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1480951233455 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1480951233456 2016.12.05 10:20:33)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code adf9fafafcfbfabaa8fabff7f9abf8abaeaba5aaa9)
	(_ent
		(_time 1480951233453)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1480951233486 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1480951233487 2016.12.05 10:20:33)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code cd989c98909b9ddecacd8b979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1480951233482)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1480951233523 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1480951233524 2016.12.05 10:20:33)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code ecb9bdbfb6babcffe9ecfab5ebeaedeae8eae8eae9)
	(_ent
		(_time 1480951233521)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(2)(7)(8)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(2)(8)(9)(10)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(2)(7)(8)(9)(10)(11)(12)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(2)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1480951233556 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1480951233557 2016.12.05 10:20:33)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 0b5e5d0d505d5b180a5d19520c0d0a0d0f0d0f0d0e)
	(_ent
		(_time 1480951233554)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1480951233584 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1480951233585 2016.12.05 10:20:33)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 2a7f7f2e2e7d7a392d293e707a2c7f2c2e292c292e)
	(_ent
		(_time 1480951233582)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1480951233610 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1480951233611 2016.12.05 10:20:33)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 4a1f4849191818594f4c0c1119494c494e4c1c4d48)
	(_ent
		(_time 1480951233608)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1480951233638 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1480951233639 2016.12.05 10:20:33)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 590c0e5a050f094f525d4a035d5e5d5f515f5a5f0c)
	(_ent
		(_time 1480951233636)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1480951233667 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1480951233668 2016.12.05 10:20:33)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code 782d2f79232e7d6e79793b23787e7b7e2b7f297e7b)
	(_ent
		(_time 1480951233665)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1480951233701 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1480951233702 2016.12.05 10:20:33)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 98ccce97c6cec88f9b99dec3cd9f9a9ece9f9c9f9a)
	(_ent
		(_time 1480951233699)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1480951233730 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1480951233731 2016.12.05 10:20:33)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code b7e3e0e3b8e0b0a1bee3aeece5b1bfb1e4b1bfb1be)
	(_ent
		(_time 1480951233727)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1480951233772 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1480951233773 2016.12.05 10:20:33)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code e6b3b3b5e1b1b3f0e6e5f7bcb6e0e7e0e7e0e7e0e7)
	(_ent
		(_time 1480951233770)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1480951233803 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1480951233804 2016.12.05 10:20:33)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code 05515303065356120706135e530206030302020206)
	(_ent
		(_time 1480951233799)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1480951233832 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1480951233833 2016.12.05 10:20:33)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code 24717020287371322d25357e7d2225222c2225222c)
	(_ent
		(_time 1480951233830)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1480951233860 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1480951233861 2016.12.05 10:20:33)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code 44101246461318534613521e1d43474242424c4347)
	(_ent
		(_time 1480951233856)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1480951233893 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1480951233894 2016.12.05 10:20:33)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 633637636835347561627b38316562656b64606562)
	(_ent
		(_time 1480951233891)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1480951233935 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1480951233936 2016.12.05 10:20:33)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 82d6d48c86d5de95828191d8d5848a858185818484)
	(_ent
		(_time 1480951233931)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1480951233981 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1480951233982 2016.12.05 10:20:33)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code b1e4b0e4b0e7eca6b5e2f5eae0b6b8b6b4b7e5b6b1)
	(_ent
		(_time 1480951233977)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1480951234015 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1480951234016 2016.12.05 10:20:34)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code e0b5b4b3e2b6b7f6e6e1f2bab0e6e2e7e3e6e4e6e2)
	(_ent
		(_time 1480951234011)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000049 55 606           1480952349027 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1480952349028 2016.12.05 10:39:09)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 580a535b050e0a4e510c1d030f5e515e0d5f5e5e51)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1480952349034 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1480952349035 2016.12.05 10:39:09)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 67356467353037723136753d376132616362316465)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1480952349040 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1480952349041 2016.12.05 10:39:09)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 67353366623365746532213c346231646561316065)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1480952349084 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1480952349085 2016.12.05 10:39:09)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 96c59c99c6c0c083c19584cdcf90c0919493c09594)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1480952349109 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1480952349110 2016.12.05 10:39:09)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code b6e4bce2b1e1b1a0b0e0f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1480952349120 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1480952349121 2016.12.05 10:39:09)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code b6e4b2e3b5e1b1a0e4b2f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1480952349131 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1480952349132 2016.12.05 10:39:09)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code c596c390c59392d2c092d79f91c390c3c6c3cdc2c1)
	(_ent
		(_time 1480951233452)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1480952349157 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1480952349158 2016.12.05 10:39:09)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code e4b6e4b7e9b2b4f7e3e4a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1480952349195 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1480952349196 2016.12.05 10:39:09)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code 04560502095254170104125d030205020002000201)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(2)(7)(8)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(2)(8)(9)(10)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(2)(7)(8)(9)(10)(11)(12)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(2)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1480952349227 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1480952349228 2016.12.05 10:39:09)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 23712227297573302275317a242522252725272526)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1480952349259 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1480952349260 2016.12.05 10:39:09)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 421040401515125145415618124417444641444146)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1480952349292 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1480952349293 2016.12.05 10:39:09)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 61333460623333726467273a326267626567376663)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1480952349322 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1480952349323 2016.12.05 10:39:09)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 81d3818fd5d7d1978a8592db8586858789878287d4)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1480952349351 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1480952349352 2016.12.05 10:39:09)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code a0f2a0f7f3f6a5b6a1a1e3fba0a6a3a6f3a7f1a6a3)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1480952349383 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1480952349384 2016.12.05 10:39:09)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code bfecbeebbfe9efa8bcbef9e4eab8bdb9e9b8bbb8bd)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1480952349420 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1480952349421 2016.12.05 10:39:09)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code eebdeebdb3b9e9f8e7baf7b5bce8e6e8bde8e6e8e7)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1480952349456 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1480952349457 2016.12.05 10:39:09)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code 0d5f080b585a581b0d0e1c575d0b0c0b0c0b0c0b0c)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1480952349492 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1480952349493 2016.12.05 10:39:09)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code 2d7e2a297f7b7e3a2f2e3b767b2a2e2b2b2a2a2a2e)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1480952349523 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1480952349524 2016.12.05 10:39:09)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code 4c1e494e171b195a454d5d16154a4d4a444a4d4a44)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1480952349554 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1480952349555 2016.12.05 10:39:09)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code 6b386c6b3f3c377c693c7d31326c686d6d6d636c68)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1480952349588 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1480952349589 2016.12.05 10:39:09)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 8ad88f84d3dcdd9c888b92d1d88c8b8c828d898c8b)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1480952349634 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1480952349635 2016.12.05 10:39:09)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code b9eabeedb6eee5aeb9baaae3eebfb1bebabebabfbf)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1480952349685 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1480952349686 2016.12.05 10:39:09)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code e8bab8bae0beb5ffecbbacb3b9efe1efedeebcefe8)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1480952349715 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1480952349716 2016.12.05 10:39:09)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code 07550301025150110106155d570105000401030105)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000051 55 817           1480954933254 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480954933255 2016.12.05 11:22:13)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 0200020453545314020d4159560403045105070403)
	(_ent
		(_time 1480954910045)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 817           1480954934559 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480954934560 2016.12.05 11:22:14)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 1311141443454205131c5048471512154014161512)
	(_ent
		(_time 1480954910045)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 920           1480958386947 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958386948 2016.12.05 12:19:46)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code faaaf8aaf8acabecf9aab9a1aefcfbfca9fdfffcfb)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 17(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(result))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 1032          1480958574951 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958574952 2016.12.05 12:22:54)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a085959580c0b4c590819010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1480954910045)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rsAnd 2 0 13(_arch(_uni))))
		(_sig (_int rtAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 1048          1480958601642 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958601643 2016.12.05 12:23:21)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code a9acf9fef3fff8bfaaf9eaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 1048          1480958603314 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958603315 2016.12.05 12:23:23)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 31333134636760273261726a653730376236343730)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000051 55 1239          1480958632297 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958632298 2016.12.05 12:23:52)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 693d6a69333f387f6a392a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1239          1480958633649 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958633650 2016.12.05 12:23:53)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code a9fdaffef3fff8bfaaf9eaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1381          1480958678843 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958678844 2016.12.05 12:24:38)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 3c3c35393c6a6d2a3e397f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1384          1480958692342 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958692343 2016.12.05 12:24:52)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code f8f7aaa8a3aea9eefafabba3acfef9feabfffdfef9)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1384          1480958983721 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480958983722 2016.12.05 12:29:43)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 27217023737176312525647c732126217420222126)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1384          1480959375317 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480959375318 2016.12.05 12:36:15)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code d1d7d883838780c7d3d3928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(2)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1421          1480960296101 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 19))
	(_version vd0)
	(_time 1480960296102 2016.12.05 12:51:36)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 9e989991cec9cd88959c8dc5cb989b999c9bc89898)
	(_ent
		(_time 1480960296097)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 20(_array 2 ((_to i 0 i 15)))))
		(_sig (_int registers 3 0 21(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 23(_prcs (_trgt(0)(1)(8))(_sens(7)(2)(3)(4)(5)(6)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1384          1480960321398 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480960321399 2016.12.05 12:52:01)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 6f6e666f6a393e796d6d2c343b696e693c686a696e)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2))(_read(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1384          1480963176422 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480963176423 2016.12.05 13:39:36)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code e6e0efb5b3b0b7f0e4e4a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 15(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 19(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2))(_read(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1422          1480965478362 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 19))
	(_version vd0)
	(_time 1480965478363 2016.12.05 14:17:58)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code d8ddd28ad58f8bced3dacb838ddedddfdadd8edede)
	(_ent
		(_time 1480960296096)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 20(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 21(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 23(_prcs (_trgt(0)(1)(8))(_sens(7)(2)(3)(4)(5)(6)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1384          1480971962598 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480971962599 2016.12.05 16:06:02)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code e2e5eab1b3b4b3f4e0eca1b9b6e4e3e4b1e5e7e4e3)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 49(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdAnd))
		)
	)
	(_inst u2 0 53(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(rdOr))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rdAnd 2 0 13(_arch(_uni))))
		(_sig (_int rdOr 2 0 13(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2))(_read(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
	)
	(_model . structural 1 -1)
)
I 000051 55 1604          1480972864344 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1480972864345 2016.12.05 16:21:04)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code 580a5f5a550e044b580e4e030d5e0e5b595e0c5f5d)
	(_ent
		(_time 1480972810829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port1 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(16))(_sens(0)(1)(2)(3)(4)(15))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
	)
	(_model . structural 1 -1)
)
I 000051 55 1604          1480972865622 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1480972865623 2016.12.05 16:21:05)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code 4a191f491e1c16594a1c5c111f4c1c494b4c1e4d4f)
	(_ent
		(_time 1480972810829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port1 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(16))(_sens(0)(1)(2)(3)(4)(15))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
	)
	(_model . structural 1 -1)
)
I 000049 55 606           1480972962757 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1480972962758 2016.12.05 16:22:42)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code bebde4eabee8eca8b7eafbe5e9b8b7b8ebb9b8b8b7)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1480972962764 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1480972962765 2016.12.05 16:22:42)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code bebdeceabee9eeabe8eface4eeb8ebb8babbe8bdbc)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1480972962774 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1480972962775 2016.12.05 16:22:42)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code cecdcb9a999accddcc9b88959dcb98cdccc898c9cc)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1480972962822 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1480972962823 2016.12.05 16:22:42)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code fdffa6adffababe8aafeefa6a4fbabfafff8abfeff)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1480972962860 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1480972962861 2016.12.05 16:22:42)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code 2c2f70287e7b2b3a2a7a6a767c2a282a282a292b2e)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1480972962869 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1480972962870 2016.12.05 16:22:42)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2c2f7e297a7b2b3a7e286a767c2a282a282a292b2e)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1480972962880 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1480972962881 2016.12.05 16:22:42)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code 3b396b3e6c6d6c2c3e6c29616f3d6e3d383d333c3f)
	(_ent
		(_time 1480951233452)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1480972962924 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1480972962925 2016.12.05 16:22:42)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 6a693c6a323c3a796d6a2c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1480972962963 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1480972962964 2016.12.05 16:22:42)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code 898adf8789dfd99a8c899fd08e8f888f8d8f8d8f8c)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(7)(8)(2)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(8)(9)(10)(2)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(7)(8)(9)(10)(11)(12)(2)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(7)(8)(9)(10)(11)(12)(13)(14)(2)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1480972962997 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1480972962998 2016.12.05 16:22:42)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code a9aafffea9fff9baa8ffbbf0aeafa8afadafadafac)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(5)(6)(2)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(6)(7)(8)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1480972963029 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1480972963030 2016.12.05 16:22:43)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code d7d48285858087c4d0d4c38d87d182d1d3d4d1d4d3)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1480972963062 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1480972963063 2016.12.05 16:22:43)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code f7f4f5a6f2a5a5e4f2f1b1aca4f4f1f4f3f1a1f0f5)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1480972963095 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1480972963096 2016.12.05 16:22:43)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 16154011454046001d12054c121112101e10151043)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1480972963133 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1480972963134 2016.12.05 16:22:43)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code 35366330636330233434766e353336336632643336)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1480972963168 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1480972963169 2016.12.05 16:22:43)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 54560357060204435755120f015356520253505356)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1480972963203 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1480972963204 2016.12.05 16:22:43)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code 8381d58d88d484958ad79ad8d1858b85d0858b858a)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1480972963246 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1480972963247 2016.12.05 16:22:43)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code a3a0f7f4a1f4f6b5a3a0b2f9f3a5a2a5a2a5a2a5a2)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1480972963285 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1480972963286 2016.12.05 16:22:43)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code d1d38783d68782c6d3d2c78a87d6d2d7d7d6d6d6d2)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1480972963317 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1480972963318 2016.12.05 16:22:43)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code f1f2a5a1f8a6a4e7f8f0e0aba8f7f0f7f9f7f0f7f9)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1480972963350 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1480972963351 2016.12.05 16:22:43)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code 1012451716474c071247064a491713161616181713)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1480972963388 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1480972963389 2016.12.05 16:22:43)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 2f2c782b717978392d2e37747d292e2927282c292e)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1480972963427 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1480972963428 2016.12.05 16:22:43)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 5e5c0b5d0d0902495e5d4d04095856595d595d5858)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1480972963470 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1480972963471 2016.12.05 16:22:43)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code 8d8e8f82d9dbd09a89dec9d6dc8a848a888bd98a8d)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1480972963502 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1480972963503 2016.12.05 16:22:43)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code acaffbfbfdfafbbaaaadbef6fcaaaeabafaaa8aaae)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000051 55 1422          1480972963552 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 19))
	(_version vd0)
	(_time 1480972963553 2016.12.05 16:22:43)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code dbd98f898c8c88cdd0d9c8808edddedcd9de8ddddd)
	(_ent
		(_time 1480960296096)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 20(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 21(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 23(_prcs (_trgt(0)(1)(8))(_sens(7)(2)(3)(4)(5)(6)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1604          1480972963592 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1480972963593 2016.12.05 16:22:43)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code 0a0a5e0d5e5c56190a5c1c515f0c5c090b0c5e0d0f)
	(_ent
		(_time 1480972810829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port1 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(16))(_sens(0)(1)(2)(3)(4)(15))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
	)
	(_model . structural 1 -1)
)
I 000051 55 1667          1480972998614 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480972998615 2016.12.05 16:23:18)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code d281db80838483c4d286918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1480954910045)
	)
	(_inst u1 0 20(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 24(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2093          1480973133039 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480973133040 2016.12.05 16:25:33)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code e7b7e3b4b3b1b6f1e7b5a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2093          1480973134600 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480973134601 2016.12.05 16:25:34)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 025250045354531402504159560403045105070403)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2093          1480973136353 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480973136354 2016.12.05 16:25:36)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code d8dedb8a838e89ced88a9b838cded9de8bdfddded9)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1797          1480973946559 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1480973946560 2016.12.05 16:39:06)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code b3b0b1e6b5e5efa0b6b2a5e8e6b5e5b0b2b5e7b4b6)
	(_ent
		(_time 1480973930718)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(16))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 2139          1480974050991 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480974050992 2016.12.05 16:40:50)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code a9f9affef3fff8bfa9fbeaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_sig (_int port16 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2139          1480974054180 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480974054181 2016.12.05 16:40:54)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 1c1a191b1c4a4d0a1c4e5f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_sig (_int port16 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3321          1480974964674 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480974964675 2016.12.05 16:56:04)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code c093c995939691d6c4c3839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 20(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 24(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 28(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 33(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 39(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 43(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 48(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 54(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 58(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 63(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 69(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 73(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 78(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 84(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_sig (_int port16 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3321          1480974966565 structural
(_unit VHDL (alu 0 6(structural 0 12))
	(_version vd0)
	(_time 1480974966566 2016.12.05 16:56:06)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 237322277375723527206078772522257024262522)
	(_ent
		(_time 1480954910045)
	)
	(_inst u0 0 16(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 20(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 24(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 28(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 33(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 39(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 43(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 48(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 54(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 58(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 63(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 69(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 73(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 78(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 84(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 13(_arch(_uni))))
		(_sig (_int port2 2 0 13(_arch(_uni))))
		(_sig (_int port3 2 0 13(_arch(_uni))))
		(_sig (_int port4 2 0 13(_arch(_uni))))
		(_sig (_int port5 2 0 13(_arch(_uni))))
		(_sig (_int port6 2 0 13(_arch(_uni))))
		(_sig (_int port7 2 0 13(_arch(_uni))))
		(_sig (_int port8 2 0 13(_arch(_uni))))
		(_sig (_int port9 2 0 13(_arch(_uni))))
		(_sig (_int port10 2 0 13(_arch(_uni))))
		(_sig (_int port11 2 0 13(_arch(_uni))))
		(_sig (_int port12 2 0 13(_arch(_uni))))
		(_sig (_int port13 2 0 13(_arch(_uni))))
		(_sig (_int port14 2 0 13(_arch(_uni))))
		(_sig (_int port15 2 0 13(_arch(_uni))))
		(_sig (_int port16 2 0 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000054 55 499 1480985732687 instruction_buffer_type
(_unit VHDL (instruction_buffer_type 0 4)
	(_version vd0)
	(_time 1480985732688 2016.12.05 19:55:32)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 50555e53050607475451420b045653575456595606)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~15 0 5(_array -1 ((_dto i 15 i 0)))))
		(_type (_int instructionBuffer 0 5(_array 0 ((_dto i 15 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 903           1480988006764 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1480988006765 2016.12.05 20:33:26)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 6e3d366e6e3839796b6c7c353a686d696a68676838)
	(_ent
		(_time 1480986379449)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1039          1480988081121 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1480988081122 2016.12.05 20:34:41)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code d6d08c84858081c1d3d4c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1480988081119)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1106          1480996190497 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1480996190498 2016.12.05 22:49:50)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 15404d12454342021043074e4113161211131c1343)
	(_ent
		(_time 1480996158186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(3))(_sens(2)(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
V 000053 55 1228          1480997189365 post_vhdl_08
(_unit VHDL (shift_reg_en 0 6(post_vhdl_08 0 13))
	(_version vd0)
	(_time 1480997189366 2016.12.05 23:06:29)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code f0f7f4a0f8a7ade6f7f5e4a9f7f7f2f6f5f6f7f5a6)
	(_ent
		(_time 1480997182145)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . post_vhdl_08 4 -1)
)
I 000050 55 1219          1480997236996 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1480997236997 2016.12.05 23:07:16)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code f9acf1a9f6adfbeff1fdeda0fefefbfffcfffefff0)
	(_ent
		(_time 1480997236992)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1219          1480997238462 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1480997238463 2016.12.05 23:07:18)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code b5e0bbe1b6e1b7a3bdb1a1ecb2b2b7b3b0b3b2b3bc)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1219          1480998458196 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1480998458197 2016.12.05 23:27:38)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code 4c4c414e19184e5a444858154b4b4e4a494a4b4a45)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1668          1480999982454 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 16))
	(_version vd0)
	(_time 1480999982455 2016.12.05 23:53:02)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 75227a7474217763717a6d2c72727773707372737c)
	(_ent
		(_time 1480999982449)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int rs_val_out 0 0 11(_ent(_out))))
		(_port (_int rt_val_out 0 0 11(_ent(_out))))
		(_port (_int opcode_out 1 0 12(_ent(_out))))
		(_port (_int rs_out 1 0 12(_ent(_out))))
		(_port (_int rt_out 1 0 12(_ent(_out))))
		(_port (_int rd_out 1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((opcode_out)(opcode)))(_trgt(8))(_sens(2)))))
			(line__20(_arch 1 0 20(_assignment (_alias((rs_val_out)(rs_val)))(_trgt(6))(_sens(0)))))
			(line__21(_arch 2 0 21(_assignment (_alias((rt_val_out)(rt_val)))(_trgt(7))(_sens(1)))))
			(line__22(_arch 3 0 22(_assignment (_alias((rs_out)(rs)))(_trgt(9))(_sens(3)))))
			(line__23(_arch 4 0 23(_assignment (_alias((rt_out)(rt)))(_trgt(10))(_sens(4)))))
			(line__24(_arch 5 0 24(_assignment (_alias((rd_out)(rd)))(_trgt(11))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . ID_EX_Reg 6 -1)
)
I 000050 55 1668          1480999983607 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 16))
	(_version vd0)
	(_time 1480999983608 2016.12.05 23:53:03)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code faada2aaafaef8ecfef5e2a3fdfdf8fcfffcfdfcf3)
	(_ent
		(_time 1480999982448)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int rs_val_out 0 0 11(_ent(_out))))
		(_port (_int rt_val_out 0 0 11(_ent(_out))))
		(_port (_int opcode_out 1 0 12(_ent(_out))))
		(_port (_int rs_out 1 0 12(_ent(_out))))
		(_port (_int rt_out 1 0 12(_ent(_out))))
		(_port (_int rd_out 1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((opcode_out)(opcode)))(_trgt(8))(_sens(2)))))
			(line__20(_arch 1 0 20(_assignment (_alias((rs_val_out)(rs_val)))(_trgt(6))(_sens(0)))))
			(line__21(_arch 2 0 21(_assignment (_alias((rt_val_out)(rt_val)))(_trgt(7))(_sens(1)))))
			(line__22(_arch 3 0 22(_assignment (_alias((rs_out)(rs)))(_trgt(9))(_sens(3)))))
			(line__23(_arch 4 0 23(_assignment (_alias((rt_out)(rt)))(_trgt(10))(_sens(4)))))
			(line__24(_arch 5 0 24(_assignment (_alias((rd_out)(rd)))(_trgt(11))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . ID_EX_Reg 6 -1)
)
I 000050 55 1668          1480999984240 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 16))
	(_version vd0)
	(_time 1480999984241 2016.12.05 23:53:04)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 6b3c366b3d3f697d6f6473326c6c696d6e6d6c6d62)
	(_ent
		(_time 1480999982448)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int rs_val_out 0 0 11(_ent(_out))))
		(_port (_int rt_val_out 0 0 11(_ent(_out))))
		(_port (_int opcode_out 1 0 12(_ent(_out))))
		(_port (_int rs_out 1 0 12(_ent(_out))))
		(_port (_int rt_out 1 0 12(_ent(_out))))
		(_port (_int rd_out 1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((opcode_out)(opcode)))(_trgt(8))(_sens(2)))))
			(line__20(_arch 1 0 20(_assignment (_alias((rs_val_out)(rs_val)))(_trgt(6))(_sens(0)))))
			(line__21(_arch 2 0 21(_assignment (_alias((rt_val_out)(rt_val)))(_trgt(7))(_sens(1)))))
			(line__22(_arch 3 0 22(_assignment (_alias((rs_out)(rs)))(_trgt(9))(_sens(3)))))
			(line__23(_arch 4 0 23(_assignment (_alias((rt_out)(rt)))(_trgt(10))(_sens(4)))))
			(line__24(_arch 5 0 24(_assignment (_alias((rd_out)(rd)))(_trgt(11))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . ID_EX_Reg 6 -1)
)
I 000051 55 1857          1481001677354 structural
(_unit VHDL (pipelinedunit 0 5(structural 0 13))
	(_version vd0)
	(_time 1481001677355 2016.12.06 00:21:17)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 202f2324297674362770637a782675262526242725)
	(_ent
		(_time 1481001677349)
	)
	(_inst u1 0 31(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 39(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_port (_int carry_in -1 0 8(_ent(_in))))
		(_port (_int sum_out 0 0 9(_ent(_out))))
		(_port (_int carry_out -1 0 10(_ent(_out))))
		(_sig (_int g_out0 -1 0 14(_arch(_uni))))
		(_sig (_int p_out0 -1 0 15(_arch(_uni))))
		(_sig (_int g_out1 -1 0 16(_arch(_uni))))
		(_sig (_int p_out1 -1 0 17(_arch(_uni))))
		(_sig (_int g_out2 -1 0 18(_arch(_uni))))
		(_sig (_int p_out2 -1 0 19(_arch(_uni))))
		(_sig (_int g_out3 -1 0 20(_arch(_uni))))
		(_sig (_int p_out3 -1 0 21(_arch(_uni))))
		(_sig (_int c_out1 -1 0 22(_arch(_uni))))
		(_sig (_int c_out2 -1 0 23(_arch(_uni))))
		(_sig (_int c_out3 -1 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1854          1481001714643 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481001714644 2016.12.06 00:21:54)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code d1d6d783d98781c2d087c388d6d7d0d7d5d7d5d7d4)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1854          1481001717790 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481001717791 2016.12.06 00:21:57)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 15111612194345061443074c121314131113111310)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000050 55 1668          1481001740581 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 16))
	(_version vd0)
	(_time 1481001740582 2016.12.06 00:22:20)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 22237a2624762034262d3a7b25252024272425242b)
	(_ent
		(_time 1480999982448)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int rs_val_out 0 0 11(_ent(_out))))
		(_port (_int rt_val_out 0 0 11(_ent(_out))))
		(_port (_int opcode_out 1 0 12(_ent(_out))))
		(_port (_int rs_out 1 0 12(_ent(_out))))
		(_port (_int rt_out 1 0 12(_ent(_out))))
		(_port (_int rd_out 1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((opcode_out)(opcode)))(_trgt(8))(_sens(2)))))
			(line__20(_arch 1 0 20(_assignment (_alias((rs_val_out)(rs_val)))(_trgt(6))(_sens(0)))))
			(line__21(_arch 2 0 21(_assignment (_alias((rt_val_out)(rt_val)))(_trgt(7))(_sens(1)))))
			(line__22(_arch 3 0 22(_assignment (_alias((rs_out)(rs)))(_trgt(9))(_sens(3)))))
			(line__23(_arch 4 0 23(_assignment (_alias((rt_out)(rt)))(_trgt(10))(_sens(4)))))
			(line__24(_arch 5 0 24(_assignment (_alias((rd_out)(rd)))(_trgt(11))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . ID_EX_Reg 6 -1)
)
I 000051 55 1886          1481001743893 structural
(_unit VHDL (pipelinedunit 0 5(structural 1 13))
	(_version vd0)
	(_time 1481001743894 2016.12.06 00:22:23)
	(_source (\./../src/bit32_adder.vhd\(\./../src/piplinedUnit.vhd\)))
	(_parameters tan)
	(_code 131c141419454705144350494b1546151615171416)
	(_ent
		(_time 1481001677348)
	)
	(_inst u1 1 31(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 1 39(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_port (_int carry_in -1 0 8(_ent(_in))))
		(_port (_int sum_out 0 0 9(_ent(_out))))
		(_port (_int carry_out -1 0 10(_ent(_out))))
		(_sig (_int g_out0 -1 1 14(_arch(_uni))))
		(_sig (_int p_out0 -1 1 15(_arch(_uni))))
		(_sig (_int g_out1 -1 1 16(_arch(_uni))))
		(_sig (_int p_out1 -1 1 17(_arch(_uni))))
		(_sig (_int g_out2 -1 1 18(_arch(_uni))))
		(_sig (_int p_out2 -1 1 19(_arch(_uni))))
		(_sig (_int g_out3 -1 1 20(_arch(_uni))))
		(_sig (_int p_out3 -1 1 21(_arch(_uni))))
		(_sig (_int c_out1 -1 1 22(_arch(_uni))))
		(_sig (_int c_out2 -1 1 23(_arch(_uni))))
		(_sig (_int c_out3 -1 1 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 1 27(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__28(_arch 1 1 28(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2622          1481002801408 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481002801409 2016.12.06 00:40:01)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code fea8f7aea2a8aae8f9a9bda4a6f8abf8fbf8faf9fb)
	(_ent
		(_time 1481002801405)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2963          1481003142038 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481003142039 2016.12.06 00:45:42)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 8fdcdc81d0d9db998981ccd5d789da898a898b888a)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 43(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_sig (_int writeEn -2 0 22(_arch(_uni))))
		(_sig (_int ALU_result 4 0 23(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2963          1481003152347 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481003152348 2016.12.06 00:45:52)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code d8dfdc8ad98e8cceded69b8280de8ddedddedcdfdd)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 43(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_sig (_int writeEn -2 0 22(_arch(_uni))))
		(_sig (_int ALU_result 4 0 23(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1810          1481003355529 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003355530 2016.12.06 00:49:15)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 8b8cd785dddf899d8c8493d28c8c898d8e8d8c8d82)
	(_ent
		(_time 1481003346468)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(6))(_sens(2)))))
			(line__35(_arch 1 0 35(_assignment (_alias((opcode_out)(opcode)))(_trgt(9))(_sens(2)))))
			(line__36(_arch 2 0 36(_assignment (_alias((rs_val_out)(rs_val)))(_trgt(7))(_sens(0)))))
			(line__37(_arch 3 0 37(_assignment (_alias((rt_val_out)(rt_val)))(_trgt(8))(_sens(1)))))
			(line__38(_arch 4 0 38(_assignment (_alias((rs_out)(rs)))(_trgt(10))(_sens(3)))))
			(line__39(_arch 5 0 39(_assignment (_alias((rt_out)(rt)))(_trgt(11))(_sens(4)))))
			(line__40(_arch 6 0 40(_assignment (_alias((rd_out)(rd)))(_trgt(12))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 7 -1)
)
I 000050 55 1437          1481003439420 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003439421 2016.12.06 00:50:39)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 3e3e313b6f6a3c28396d266739393c383b38393837)
	(_ent
		(_time 1481003439418)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(2))(_read(0)(1)(3)(4)(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1854          1481003876223 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003876224 2016.12.06 00:57:56)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7b7c727a2d2f796d7d7d63227c7c797d7e7d7c7d72)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1905          1481003920648 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003920649 2016.12.06 00:58:40)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 01555d070455031707071958060603070407060708)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1910          1481003975369 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003975370 2016.12.06 00:59:35)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code c0cfca95c494c2d6c6c6d899c7c7c2c6c5c6c7c6c9)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(1)(2)(3)(4)(5)(14)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1911          1481003981579 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481003981580 2016.12.06 00:59:41)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 0a5d500c5f5e081c0c0c12530d0d080c0f0c0d0c03)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(2)(3)(4)(5)(14)(15)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1914          1481004006607 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481004006608 2016.12.06 01:00:06)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d2d48f80d486d0c4d4d4ca8bd5d5d0d4d7d4d5d4db)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(2)(14)(15)(16)(17)(18)(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1914          1481004025450 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481004025451 2016.12.06 01:00:25)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 6d6e636d3d396f7b6b6c75346a6a6f6b686b6a6b64)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(2)(14)(15)(16)(17)(18)(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1925          1481004054581 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481004054582 2016.12.06 01:00:54)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 326732373466302434322a6b35353034373435343b)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13)(14)(17))(_sens(7))(_read(0)(2)(14)(15)(16)(17)(18)(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000050 55 1953          1481004150511 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481004150512 2016.12.06 01:02:30)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e4e1bbb7e4b0e6f2e2b1fcbde3e3e6e2e1e2e3e2ed)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(14)(15)(16)(17)(18)(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000051 55 3446          1481004429069 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481004429070 2016.12.06 01:07:09)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 07080701095153110607445d5f0152010201030002)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 42(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 55(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int writeEn -2 0 22(_arch(_uni))))
		(_sig (_int ALU_result 4 0 23(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3446          1481004653336 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004653337 2016.12.06 01:10:53)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 10434217434641061411534b441611164317151611)
	(_ent
		(_time 1481004653333)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3446          1481004654771 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004654772 2016.12.06 01:10:54)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code aefeaef9a8f8ffb8aaafedf5faa8afa8fda9aba8af)
	(_ent
		(_time 1481004653332)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3446          1481004655719 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004655720 2016.12.06 01:10:55)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 67376367333136716366243c336166613460626166)
	(_ent
		(_time 1481004653332)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3446          1481004656119 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004656120 2016.12.06 01:10:56)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code eebee9bde8b8bff8eaefadb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1481004653332)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3446          1481004656493 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004656494 2016.12.06 01:10:56)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 65356c65333334736164263e316364633662606364)
	(_ent
		(_time 1481004653332)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1931          1481004757836 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481004757837 2016.12.06 01:12:37)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code 444a1447451218574145521f114212474542104341)
	(_ent
		(_time 1481004715041)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 2 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(16))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 3465          1481004772982 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481004772983 2016.12.06 01:12:52)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 792d2e78232f286f7d783a222d7f787f2a7e7c7f78)
	(_ent
		(_time 1481004653332)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rtrs)(rtrs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int rtrs 2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 15(_arch(_uni))))
		(_sig (_int port2 3 0 15(_arch(_uni))))
		(_sig (_int port3 3 0 15(_arch(_uni))))
		(_sig (_int port4 3 0 15(_arch(_uni))))
		(_sig (_int port5 3 0 15(_arch(_uni))))
		(_sig (_int port6 3 0 15(_arch(_uni))))
		(_sig (_int port7 3 0 15(_arch(_uni))))
		(_sig (_int port8 3 0 15(_arch(_uni))))
		(_sig (_int port9 3 0 15(_arch(_uni))))
		(_sig (_int port10 3 0 15(_arch(_uni))))
		(_sig (_int port11 3 0 15(_arch(_uni))))
		(_sig (_int port12 3 0 15(_arch(_uni))))
		(_sig (_int port13 3 0 15(_arch(_uni))))
		(_sig (_int port14 3 0 15(_arch(_uni))))
		(_sig (_int port15 3 0 15(_arch(_uni))))
		(_sig (_int port16 3 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1888          1481005131395 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481005131396 2016.12.06 01:18:51)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code 7f7a2c7f2c29236c7a7e69242a79297c7e792b787a)
	(_ent
		(_time 1481005131393)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 1888          1481005132981 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481005132982 2016.12.06 01:18:52)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code a9aca9ffa5fff5baaca8bff2fcafffaaa8affdaeac)
	(_ent
		(_time 1481005131392)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 3429          1481005151877 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481005151878 2016.12.06 01:19:11)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 838d858dd3d5d2958782c0d8d7858285d084868582)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3429          1481005153332 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481005153333 2016.12.06 01:19:13)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 303e6535636661263431736b643631366337353631)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3650          1481005158774 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 85))
	(_version vd0)
	(_time 1481005158775 2016.12.06 01:19:18)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 6e386c6e32383a786e6a2d3436683b686b686a696b)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 94(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 101(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 110(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 123(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 142(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 87(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 87(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 89(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 89(_arch(_uni))))
		(_sig (_int rt_val 4 0 89(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int writeEn -2 0 90(_arch(_uni))))
		(_sig (_int ALU_result 4 0 91(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3650          1481005160955 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 85))
	(_version vd0)
	(_time 1481005160956 2016.12.06 01:19:20)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code f9afa8a9f9afadeff9fdbaa3a1ffacfffcfffdfefc)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 94(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 101(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 110(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 123(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 142(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 87(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 87(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 89(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 89(_arch(_uni))))
		(_sig (_int rt_val 4 0 89(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int writeEn -2 0 90(_arch(_uni))))
		(_sig (_int ALU_result 4 0 91(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3650          1481005162067 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 85))
	(_version vd0)
	(_time 1481005162068 2016.12.06 01:19:22)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 4f19194d10191b594f4b0c1517491a494a494b484a)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 94(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 101(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 110(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 123(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 142(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 86(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 87(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 87(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 87(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 88(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 89(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 89(_arch(_uni))))
		(_sig (_int rt_val 4 0 89(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 89(_arch(_uni))))
		(_sig (_int writeEn -2 0 90(_arch(_uni))))
		(_sig (_int ALU_result 4 0 91(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3646          1481005194014 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481005194015 2016.12.06 01:19:54)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 20257324297674362024637a782675262526242725)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 42(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 55(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 74(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int writeEn -2 0 22(_arch(_uni))))
		(_sig (_int ALU_result 4 0 23(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3646          1481005266140 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 17))
	(_version vd0)
	(_time 1481005266141 2016.12.06 01:21:06)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code ddded88f808b89cbddd99e8785db88dbd8dbd9dad8)
	(_ent
		(_time 1481002801404)
	)
	(_inst u1 0 26(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 33(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 42(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
		)
	)
	(_inst u4 0 55(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 74(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 13(_ent(_out))))
		(_port (_int port2 1 0 13(_ent(_out))))
		(_port (_int port3 1 0 13(_ent(_out))))
		(_port (_int port4 1 0 13(_ent(_out))))
		(_port (_int port5 1 0 13(_ent(_out))))
		(_port (_int port6 1 0 13(_ent(_out))))
		(_port (_int port7 1 0 13(_ent(_out))))
		(_port (_int port8 1 0 13(_ent(_out))))
		(_port (_int port9 1 0 13(_ent(_out))))
		(_port (_int port10 1 0 13(_ent(_out))))
		(_port (_int port11 1 0 13(_ent(_out))))
		(_port (_int port12 1 0 13(_ent(_out))))
		(_port (_int port13 1 0 13(_ent(_out))))
		(_port (_int port14 1 0 13(_ent(_out))))
		(_port (_int port15 1 0 13(_ent(_out))))
		(_port (_int port16 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 19(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 19(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 20(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 21(_arch(_uni))))
		(_sig (_int rt_val 4 0 21(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 21(_arch(_uni))))
		(_sig (_int writeEn -2 0 22(_arch(_uni))))
		(_sig (_int ALU_result 4 0 23(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2158          1481005510290 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481005510291 2016.12.06 01:25:10)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 89d8dd8785deda9f83df9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1481005510285)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(7))(_mon)(_read(2)(3)(4)(5)(6)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 2885          1481027082885 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 23))
	(_version vd0)
	(_time 1481027082886 2016.12.06 07:24:42)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 7b7e2b7a2c2c286d712e68202e7d7e7c797e2d7d7d)
	(_ent
		(_time 1481027082882)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_port (_int port1_in 0 0 17(_ent(_in))))
		(_port (_int port2_in 0 0 17(_ent(_in))))
		(_port (_int port3_in 0 0 17(_ent(_in))))
		(_port (_int port4_in 0 0 17(_ent(_in))))
		(_port (_int port5_in 0 0 17(_ent(_in))))
		(_port (_int port6_in 0 0 17(_ent(_in))))
		(_port (_int port7_in 0 0 17(_ent(_in))))
		(_port (_int port8_in 0 0 17(_ent(_in))))
		(_port (_int port9_in 0 0 17(_ent(_in))))
		(_port (_int port10_in 0 0 17(_ent(_in))))
		(_port (_int port11_in 0 0 17(_ent(_in))))
		(_port (_int port12_in 0 0 17(_ent(_in))))
		(_port (_int port13_in 0 0 17(_ent(_in))))
		(_port (_int port14_in 0 0 17(_ent(_in))))
		(_port (_int port15_in 0 0 17(_ent(_in))))
		(_port (_int port16_in 0 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 24(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 25(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 27(_prcs (_simple)(_trgt(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(40))(_sens(7))(_mon)(_read(2)(3)(4)(5)(6)(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 3067          1481027232048 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 23))
	(_version vd0)
	(_time 1481027232049 2016.12.06 07:27:12)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 2f2f2f2b7c787c39227b3c747a292a282d2a792929)
	(_ent
		(_time 1481027082881)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_port (_int port1_in 0 0 17(_ent(_in))))
		(_port (_int port2_in 0 0 17(_ent(_in))))
		(_port (_int port3_in 0 0 17(_ent(_in))))
		(_port (_int port4_in 0 0 17(_ent(_in))))
		(_port (_int port5_in 0 0 17(_ent(_in))))
		(_port (_int port6_in 0 0 17(_ent(_in))))
		(_port (_int port7_in 0 0 17(_ent(_in))))
		(_port (_int port8_in 0 0 17(_ent(_in))))
		(_port (_int port9_in 0 0 17(_ent(_in))))
		(_port (_int port10_in 0 0 17(_ent(_in))))
		(_port (_int port11_in 0 0 17(_ent(_in))))
		(_port (_int port12_in 0 0 17(_ent(_in))))
		(_port (_int port13_in 0 0 17(_ent(_in))))
		(_port (_int port14_in 0 0 17(_ent(_in))))
		(_port (_int port15_in 0 0 17(_ent(_in))))
		(_port (_int port16_in 0 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 24(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 25(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 27(_prcs (_simple)(_trgt(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(40(15))(40(14))(40(13))(40(12))(40(11))(40(10))(40(9))(40(8))(40(7))(40(6))(40(5))(40(4))(40(3))(40(2))(40(1))(40(0))(40))(_sens(7))(_mon)(_read(2)(3)(4)(5)(6)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 5186          1481027598920 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 20))
	(_version vd0)
	(_time 1481027598921 2016.12.06 07:33:18)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 4a4d1848121c1e5c484b0910124c1f4c4f4c4e4d4f)
	(_ent
		(_time 1481027418800)
	)
	(_inst u1 0 31(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 38(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 47(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
			((port1_in)(port1_in))
			((port2_in)(port2_in))
			((port3_in)(port3_in))
			((port4_in)(port4_in))
			((port5_in)(port5_in))
			((port6_in)(port6_in))
			((port7_in)(port7_in))
			((port8_in)(port8_in))
			((port9_in)(port9_in))
			((port10_in)(port10_in))
			((port11_in)(port11_in))
			((port12_in)(port12_in))
			((port13_in)(port13_in))
			((port14_in)(port14_in))
			((port15_in)(port15_in))
			((port16_in)(port16_in))
		)
	)
	(_inst u4 0 92(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 111(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_port (_int port1_in 1 0 13(_ent(_out))))
		(_port (_int port2_in 1 0 13(_ent(_out))))
		(_port (_int port3_in 1 0 13(_ent(_out))))
		(_port (_int port4_in 1 0 13(_ent(_out))))
		(_port (_int port5_in 1 0 13(_ent(_out))))
		(_port (_int port6_in 1 0 13(_ent(_out))))
		(_port (_int port7_in 1 0 13(_ent(_out))))
		(_port (_int port8_in 1 0 13(_ent(_out))))
		(_port (_int port9_in 1 0 13(_ent(_out))))
		(_port (_int port10_in 1 0 13(_ent(_out))))
		(_port (_int port11_in 1 0 13(_ent(_out))))
		(_port (_int port12_in 1 0 13(_ent(_out))))
		(_port (_int port13_in 1 0 13(_ent(_out))))
		(_port (_int port14_in 1 0 13(_ent(_out))))
		(_port (_int port15_in 1 0 13(_ent(_out))))
		(_port (_int port16_in 1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 22(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 24(_arch(_uni))))
		(_sig (_int rt_val 4 0 24(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 24(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 24(_arch(_uni))))
		(_sig (_int writeEn -2 0 25(_arch(_uni))))
		(_sig (_int ALU_result 4 0 26(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 5170          1481027635564 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 20))
	(_version vd0)
	(_time 1481027635565 2016.12.06 07:33:55)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 6b653a6b303d3f7d696a2831336d3e6d6e6d6f6c6e)
	(_ent
		(_time 1481027635560)
	)
	(_inst u1 0 31(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 38(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 47(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
			((port1_in)(port1_in))
			((port2_in)(port2_in))
			((port3_in)(port3_in))
			((port4_in)(port4_in))
			((port5_in)(port5_in))
			((port6_in)(port6_in))
			((port7_in)(port7_in))
			((port8_in)(port8_in))
			((port9_in)(port9_in))
			((port10_in)(port10_in))
			((port11_in)(port11_in))
			((port12_in)(port12_in))
			((port13_in)(port13_in))
			((port14_in)(port14_in))
			((port15_in)(port15_in))
			((port16_in)(port16_in))
		)
	)
	(_inst u4 0 92(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 111(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_port (_int port1_in 1 0 13(_ent(_in))))
		(_port (_int port2_in 1 0 13(_ent(_in))))
		(_port (_int port3_in 1 0 13(_ent(_in))))
		(_port (_int port4_in 1 0 13(_ent(_in))))
		(_port (_int port5_in 1 0 13(_ent(_in))))
		(_port (_int port6_in 1 0 13(_ent(_in))))
		(_port (_int port7_in 1 0 13(_ent(_in))))
		(_port (_int port8_in 1 0 13(_ent(_in))))
		(_port (_int port9_in 1 0 13(_ent(_in))))
		(_port (_int port10_in 1 0 13(_ent(_in))))
		(_port (_int port11_in 1 0 13(_ent(_in))))
		(_port (_int port12_in 1 0 13(_ent(_in))))
		(_port (_int port13_in 1 0 13(_ent(_in))))
		(_port (_int port14_in 1 0 13(_ent(_in))))
		(_port (_int port15_in 1 0 13(_ent(_in))))
		(_port (_int port16_in 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 21(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 22(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 22(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 23(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 24(_arch(_uni))))
		(_sig (_int rt_val 4 0 24(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 24(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 24(_arch(_uni))))
		(_sig (_int writeEn -2 0 25(_arch(_uni))))
		(_sig (_int ALU_result 4 0 26(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2885          1481028134489 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481028134490 2016.12.06 07:42:14)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 55515056550206435f00460e005350525750035353)
	(_ent
		(_time 1481027082881)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_port (_int port1_in 0 0 17(_ent(_in))))
		(_port (_int port2_in 0 0 17(_ent(_in))))
		(_port (_int port3_in 0 0 17(_ent(_in))))
		(_port (_int port4_in 0 0 17(_ent(_in))))
		(_port (_int port5_in 0 0 17(_ent(_in))))
		(_port (_int port6_in 0 0 17(_ent(_in))))
		(_port (_int port7_in 0 0 17(_ent(_in))))
		(_port (_int port8_in 0 0 17(_ent(_in))))
		(_port (_int port9_in 0 0 17(_ent(_in))))
		(_port (_int port10_in 0 0 17(_ent(_in))))
		(_port (_int port11_in 0 0 17(_ent(_in))))
		(_port (_int port12_in 0 0 17(_ent(_in))))
		(_port (_int port13_in 0 0 17(_ent(_in))))
		(_port (_int port14_in 0 0 17(_ent(_in))))
		(_port (_int port15_in 0 0 17(_ent(_in))))
		(_port (_int port16_in 0 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(40))(_sens(7))(_mon)(_read(2)(3)(4)(5)(6)(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 2158          1481028143109 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481028143110 2016.12.06 07:42:23)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code 06040d00055155100c50155d530003010403500000)
	(_ent
		(_time 1481028143105)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24))(_sens(7))(_mon)(_read(2)(3)(4)(5)(6)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 4723          1481028145779 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481028145780 2016.12.06 07:42:25)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 75747674792321637674362f2d7320737073717270)
	(_ent
		(_time 1481027635559)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_port (_int port1_in 1 0 13(_ent(_in))))
		(_port (_int port2_in 1 0 13(_ent(_in))))
		(_port (_int port3_in 1 0 13(_ent(_in))))
		(_port (_int port4_in 1 0 13(_ent(_in))))
		(_port (_int port5_in 1 0 13(_ent(_in))))
		(_port (_int port6_in 1 0 13(_ent(_in))))
		(_port (_int port7_in 1 0 13(_ent(_in))))
		(_port (_int port8_in 1 0 13(_ent(_in))))
		(_port (_int port9_in 1 0 13(_ent(_in))))
		(_port (_int port10_in 1 0 13(_ent(_in))))
		(_port (_int port11_in 1 0 13(_ent(_in))))
		(_port (_int port12_in 1 0 13(_ent(_in))))
		(_port (_int port13_in 1 0 13(_ent(_in))))
		(_port (_int port14_in 1 0 13(_ent(_in))))
		(_port (_int port15_in 1 0 13(_ent(_in))))
		(_port (_int port16_in 1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3996          1481028154847 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481028154848 2016.12.06 07:42:34)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code dcd3da8e868a88cadfdc9f8684da89dad9dad8dbd9)
	(_ent
		(_time 1481028154844)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 3577          1481029070388 tb
(_unit VHDL (testbench 0 7(tb 0 11))
	(_version vd0)
	(_time 1481029070389 2016.12.06 07:57:50)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 37376532356160203067256d6331623134313f3033)
	(_ent
		(_time 1481028976355)
	)
	(_inst u1 0 42(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 12(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 13(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 15(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 34(_arch(_uni))))
		(_sig (_int clk -2 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 36(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 36(_arch(_uni))))
		(_sig (_int port2 3 0 36(_arch(_uni))))
		(_sig (_int port3 3 0 36(_arch(_uni))))
		(_sig (_int port4 3 0 36(_arch(_uni))))
		(_sig (_int port5 3 0 36(_arch(_uni))))
		(_sig (_int port6 3 0 36(_arch(_uni))))
		(_sig (_int port7 3 0 36(_arch(_uni))))
		(_sig (_int port8 3 0 36(_arch(_uni))))
		(_sig (_int port9 3 0 36(_arch(_uni))))
		(_sig (_int port10 3 0 36(_arch(_uni))))
		(_sig (_int port11 3 0 36(_arch(_uni))))
		(_sig (_int port12 3 0 36(_arch(_uni))))
		(_sig (_int port13 3 0 36(_arch(_uni))))
		(_sig (_int port14 3 0 36(_arch(_uni))))
		(_sig (_int port15 3 0 36(_arch(_uni))))
		(_sig (_int port16 3 0 36(_arch(_uni))))
		(_sig (_int buffer_in -3 0 38(_arch(_uni))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type)))
)
I 000043 55 3726          1481029273521 tb
(_unit VHDL (testbench 0 7(tb 0 11))
	(_version vd0)
	(_time 1481029273522 2016.12.06 08:01:13)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code aca2a0fbfafafbbbacabbef6f8aaf9aaafaaa4aba8)
	(_ent
		(_time 1481028976355)
	)
	(_inst u1 0 42(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 12(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 13(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 15(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 34(_arch(_uni))))
		(_sig (_int clk -2 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 36(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 36(_arch(_uni))))
		(_sig (_int port2 3 0 36(_arch(_uni))))
		(_sig (_int port3 3 0 36(_arch(_uni))))
		(_sig (_int port4 3 0 36(_arch(_uni))))
		(_sig (_int port5 3 0 36(_arch(_uni))))
		(_sig (_int port6 3 0 36(_arch(_uni))))
		(_sig (_int port7 3 0 36(_arch(_uni))))
		(_sig (_int port8 3 0 36(_arch(_uni))))
		(_sig (_int port9 3 0 36(_arch(_uni))))
		(_sig (_int port10 3 0 36(_arch(_uni))))
		(_sig (_int port11 3 0 36(_arch(_uni))))
		(_sig (_int port12 3 0 36(_arch(_uni))))
		(_sig (_int port13 3 0 36(_arch(_uni))))
		(_sig (_int port14 3 0 36(_arch(_uni))))
		(_sig (_int port15 3 0 36(_arch(_uni))))
		(_sig (_int port16 3 0 36(_arch(_uni))))
		(_sig (_int buffer_in -3 0 38(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type)))
	(_static
		(50463235 33686018 33751555 50528771)
	)
	(_model . tb 1 -1)
)
I 000043 55 3726          1481029275414 tb
(_unit VHDL (testbench 0 7(tb 0 11))
	(_version vd0)
	(_time 1481029275415 2016.12.06 08:01:15)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 0e580a085e5859190e091c545a085b080d0806090a)
	(_ent
		(_time 1481028976355)
	)
	(_inst u1 0 42(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 12(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 13(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 15(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 34(_arch(_uni))))
		(_sig (_int clk -2 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 36(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 36(_arch(_uni))))
		(_sig (_int port2 3 0 36(_arch(_uni))))
		(_sig (_int port3 3 0 36(_arch(_uni))))
		(_sig (_int port4 3 0 36(_arch(_uni))))
		(_sig (_int port5 3 0 36(_arch(_uni))))
		(_sig (_int port6 3 0 36(_arch(_uni))))
		(_sig (_int port7 3 0 36(_arch(_uni))))
		(_sig (_int port8 3 0 36(_arch(_uni))))
		(_sig (_int port9 3 0 36(_arch(_uni))))
		(_sig (_int port10 3 0 36(_arch(_uni))))
		(_sig (_int port11 3 0 36(_arch(_uni))))
		(_sig (_int port12 3 0 36(_arch(_uni))))
		(_sig (_int port13 3 0 36(_arch(_uni))))
		(_sig (_int port14 3 0 36(_arch(_uni))))
		(_sig (_int port15 3 0 36(_arch(_uni))))
		(_sig (_int port16 3 0 36(_arch(_uni))))
		(_sig (_int buffer_in -3 0 38(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type)))
	(_static
		(50463235 33686018 33751555 50528771)
	)
	(_model . tb 1 -1)
)
I 000043 55 4673          1481029674143 tb
(_unit VHDL (testbench 0 8(tb 0 12))
	(_version vd0)
	(_time 1481029674144 2016.12.06 08:07:54)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9dc89c92cccbca8a9c928fc7c99bc89b9e9b959a99)
	(_ent
		(_time 1481029674141)
	)
	(_inst u1 0 43(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 13(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 14(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 14(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 16(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 35(_arch(_uni))))
		(_sig (_int clk -2 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 37(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 37(_arch(_uni))))
		(_sig (_int port2 3 0 37(_arch(_uni))))
		(_sig (_int port3 3 0 37(_arch(_uni))))
		(_sig (_int port4 3 0 37(_arch(_uni))))
		(_sig (_int port5 3 0 37(_arch(_uni))))
		(_sig (_int port6 3 0 37(_arch(_uni))))
		(_sig (_int port7 3 0 37(_arch(_uni))))
		(_sig (_int port8 3 0 37(_arch(_uni))))
		(_sig (_int port9 3 0 37(_arch(_uni))))
		(_sig (_int port10 3 0 37(_arch(_uni))))
		(_sig (_int port11 3 0 37(_arch(_uni))))
		(_sig (_int port12 3 0 37(_arch(_uni))))
		(_sig (_int port13 3 0 37(_arch(_uni))))
		(_sig (_int port14 3 0 37(_arch(_uni))))
		(_sig (_int port15 3 0 37(_arch(_uni))))
		(_sig (_int port16 3 0 37(_arch(_uni))))
		(_sig (_int buffer_in -3 0 39(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs (_simple)(_trgt(0)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 1 -1)
)
I 000043 55 4730          1481029720768 tb
(_unit VHDL (testbench 0 8(tb 0 12))
	(_version vd0)
	(_time 1481029720769 2016.12.06 08:08:40)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bebfe8eaeee8e9a9bfeaace4eab8ebb8bdb8b6b9ba)
	(_ent
		(_time 1481029674140)
	)
	(_inst u1 0 43(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 13(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 14(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 14(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 16(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 35(_arch(_uni))))
		(_sig (_int clk -2 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 37(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 37(_arch(_uni))))
		(_sig (_int port2 3 0 37(_arch(_uni))))
		(_sig (_int port3 3 0 37(_arch(_uni))))
		(_sig (_int port4 3 0 37(_arch(_uni))))
		(_sig (_int port5 3 0 37(_arch(_uni))))
		(_sig (_int port6 3 0 37(_arch(_uni))))
		(_sig (_int port7 3 0 37(_arch(_uni))))
		(_sig (_int port8 3 0 37(_arch(_uni))))
		(_sig (_int port9 3 0 37(_arch(_uni))))
		(_sig (_int port10 3 0 37(_arch(_uni))))
		(_sig (_int port11 3 0 37(_arch(_uni))))
		(_sig (_int port12 3 0 37(_arch(_uni))))
		(_sig (_int port13 3 0 37(_arch(_uni))))
		(_sig (_int port14 3 0 37(_arch(_uni))))
		(_sig (_int port15 3 0 37(_arch(_uni))))
		(_sig (_int port16 3 0 37(_arch(_uni))))
		(_sig (_int buffer_in -3 0 39(_arch(_uni))))
		(_cnst (_int \period/2\ -1 0 0(_int gms(_code 1))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs (_wait_for)(_trgt(0)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
I 000049 55 606           1481029864767 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1481029864768 2016.12.06 08:11:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 3e31623b3e686c28376a7b65693837386b39383837)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1481029864780 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1481029864781 2016.12.06 08:11:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 4d42194f4c1a1d581b1c5f171d4b184b49481b4e4f)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1481029864790 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1481029864791 2016.12.06 08:11:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 4d424e4e1b194f5e4f180b161e481b4e4f4b1b4a4f)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1481029864844 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1481029864845 2016.12.06 08:11:04)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 8c82d18289dada99db8f9ed7d58ada8b8e89da8f8e)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1481029864883 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1481029864884 2016.12.06 08:11:04)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code aba4f6fcf8fcacbdadfdedf1fbadafadafadaeaca9)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1481029864895 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1481029864896 2016.12.06 08:11:04)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code bbb4e8eeececbcade9bffde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1481029864907 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1481029864908 2016.12.06 08:11:04)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code cac49b9f9e9c9dddcf9dd8909ecc9fccc9ccc2cdce)
	(_ent
		(_time 1481029864903)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1481029864950 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1481029864951 2016.12.06 08:11:04)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code f9f6aea9f9afa9eafef9bfa3a9fffdfffdfffcfefb)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1481029864992 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1481029864993 2016.12.06 08:11:04)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code 19164d1e194f490a1c190f401e1f181f1d1f1d1f1c)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(7)(8)(2)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(8)(9)(10)(2)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(7)(8)(9)(10)(11)(12)(2)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(7)(8)(9)(10)(11)(12)(13)(14)(2)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1481029865032 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481029865033 2016.12.06 08:11:05)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 47481345491117544611551e404146414341434142)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(5)(6)(2)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(6)(7)(8)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1481029865069 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1481029865070 2016.12.06 08:11:05)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 67683067353037746064733d376132616364616463)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1481029865107 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1481029865108 2016.12.06 08:11:05)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 9699969892c4c4859390d0cdc59590959290c09194)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1481029865144 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1481029865145 2016.12.06 08:11:05)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code b5bae0e1e5e3e5a3beb1a6efb1b2b1b3bdb3b6b3e0)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1481029865185 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1481029865186 2016.12.06 08:11:05)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code e4ebb1b7b3b2e1f2e5e5a7bfe4e2e7e2b7e3b5e2e7)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1481029865225 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1481029865226 2016.12.06 08:11:05)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 035501055655531400024558560401055504070401)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1481029865266 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1481029865267 2016.12.06 08:11:05)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code 32643137386535243b662b6960343a3461343a343b)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1481029865309 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1481029865310 2016.12.06 08:11:05)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code 51065052510604475152400b015750575057505750)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1481029865349 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1481029865350 2016.12.06 08:11:05)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code 80d6838e86d6d397828396dbd68783868687878783)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1481029865387 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1481029865388 2016.12.06 08:11:05)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code 9fc89e90c1c8ca89969e8ec5c6999e9997999e9997)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1481029865426 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1481029865427 2016.12.06 08:11:05)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code ce98cd9b9d9992d9cc99d89497c9cdc8c8c8c6c9cd)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1481029865466 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1481029865467 2016.12.06 08:11:05)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code fdaafcada1abaaebfffce5a6affbfcfbf5fafefbfc)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1481029865510 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1481029865511 2016.12.06 08:11:05)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 1c4a1e1b494b400b1c1f0f464b1a141b1f1b1f1a1a)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1481029865556 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1481029865557 2016.12.06 08:11:05)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code 4b1c1e48191d165c4f180f101a4c424c4e4d1f4c4b)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1481029865595 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1481029865596 2016.12.06 08:11:05)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code 7a2d7a7b292c2d6c7c7b68202a7c787d797c7e7c78)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000051 55 3429          1481029865637 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481029865638 2016.12.06 08:11:05)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code 99ce9996c3cfc88f9d98dac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2158          1481029865650 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481029865651 2016.12.06 08:11:05)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code a9ffaafea5fefabfa3ffbaf2fcafacaeabacffafaf)
	(_ent
		(_time 1481028143104)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(24)(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(7))(_mon)(_read(24)(2)(3)(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1888          1481029865689 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481029865690 2016.12.06 08:11:05)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code d88f8d8bd58e84cbddd9ce838dde8edbd9de8cdfdd)
	(_ent
		(_time 1481005131392)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 1106          1481029865735 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1481029865736 2016.12.06 08:11:05)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 07500c01555150100251155c5301040003010e0151)
	(_ent
		(_time 1480996158186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(3))(_sens(2)(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000050 55 1219          1481029865778 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1481029865779 2016.12.06 08:11:05)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code 26712d22267224302e22327f21212420232021202f)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1953          1481029865816 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481029865817 2016.12.06 08:11:05)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 55025e565401574353004d0c52525753505352535c)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15)(16)(17)(18)(19)(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(14)(15)(16)(17)(18)(19)(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000051 55 3996          1481029865857 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481029865858 2016.12.06 08:11:05)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 84d2868a89d2d0928784c7dedc82d1828182808381)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rd_id_ex))
			((rt_out)(rt_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 4733          1481029865873 tb
(_unit VHDL (testbench 0 8(tb 0 12))
	(_version vd0)
	(_time 1481029865874 2016.12.06 08:11:05)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 93c5959c95c5c48492c681c9c795c69590959b9497)
	(_ent
		(_time 1481029865866)
	)
	(_inst u1 0 43(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 13(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 14(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 14(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 16(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 35(_arch(_uni))))
		(_sig (_int clk -2 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 37(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 37(_arch(_uni))))
		(_sig (_int port2 3 0 37(_arch(_uni))))
		(_sig (_int port3 3 0 37(_arch(_uni))))
		(_sig (_int port4 3 0 37(_arch(_uni))))
		(_sig (_int port5 3 0 37(_arch(_uni))))
		(_sig (_int port6 3 0 37(_arch(_uni))))
		(_sig (_int port7 3 0 37(_arch(_uni))))
		(_sig (_int port8 3 0 37(_arch(_uni))))
		(_sig (_int port9 3 0 37(_arch(_uni))))
		(_sig (_int port10 3 0 37(_arch(_uni))))
		(_sig (_int port11 3 0 37(_arch(_uni))))
		(_sig (_int port12 3 0 37(_arch(_uni))))
		(_sig (_int port13 3 0 37(_arch(_uni))))
		(_sig (_int port14 3 0 37(_arch(_uni))))
		(_sig (_int port15 3 0 37(_arch(_uni))))
		(_sig (_int port16 3 0 37(_arch(_uni))))
		(_sig (_int buffer_in -3 0 39(_arch(_uni))))
		(_cnst (_int \period/2\ -1 0 0(_int gms(_code 1))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
I 000043 55 4731          1481029894075 tb
(_unit VHDL (testbench 0 8(tb 0 8))
	(_version vd0)
	(_time 1481029894076 2016.12.06 08:11:34)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code beb8baeaeee8e9a9bcbaace4eab8ebb8bdb8b6b9ba)
	(_ent
		(_time 1481029865865)
	)
	(_inst u1 0 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 31(_arch(_uni))))
		(_sig (_int clk -2 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 33(_arch(_uni))))
		(_sig (_int port2 3 0 33(_arch(_uni))))
		(_sig (_int port3 3 0 33(_arch(_uni))))
		(_sig (_int port4 3 0 33(_arch(_uni))))
		(_sig (_int port5 3 0 33(_arch(_uni))))
		(_sig (_int port6 3 0 33(_arch(_uni))))
		(_sig (_int port7 3 0 33(_arch(_uni))))
		(_sig (_int port8 3 0 33(_arch(_uni))))
		(_sig (_int port9 3 0 33(_arch(_uni))))
		(_sig (_int port10 3 0 33(_arch(_uni))))
		(_sig (_int port11 3 0 33(_arch(_uni))))
		(_sig (_int port12 3 0 33(_arch(_uni))))
		(_sig (_int port13 3 0 33(_arch(_uni))))
		(_sig (_int port14 3 0 33(_arch(_uni))))
		(_sig (_int port15 3 0 33(_arch(_uni))))
		(_sig (_int port16 3 0 33(_arch(_uni))))
		(_sig (_int buffer_in -3 0 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 0 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
I 000043 55 4731          1481029895450 tb
(_unit VHDL (testbench 0 8(tb 0 8))
	(_version vd0)
	(_time 1481029895451 2016.12.06 08:11:35)
	(_source (\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 1d1b1f1a4c4b4a0a1f190f47491b481b1e1b151a19)
	(_ent
		(_time 1481029865865)
	)
	(_inst u1 0 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 0 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 0 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 0 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 0 31(_arch(_uni))))
		(_sig (_int clk -2 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 0 33(_arch(_uni))))
		(_sig (_int port2 3 0 33(_arch(_uni))))
		(_sig (_int port3 3 0 33(_arch(_uni))))
		(_sig (_int port4 3 0 33(_arch(_uni))))
		(_sig (_int port5 3 0 33(_arch(_uni))))
		(_sig (_int port6 3 0 33(_arch(_uni))))
		(_sig (_int port7 3 0 33(_arch(_uni))))
		(_sig (_int port8 3 0 33(_arch(_uni))))
		(_sig (_int port9 3 0 33(_arch(_uni))))
		(_sig (_int port10 3 0 33(_arch(_uni))))
		(_sig (_int port11 3 0 33(_arch(_uni))))
		(_sig (_int port12 3 0 33(_arch(_uni))))
		(_sig (_int port13 3 0 33(_arch(_uni))))
		(_sig (_int port14 3 0 33(_arch(_uni))))
		(_sig (_int port15 3 0 33(_arch(_uni))))
		(_sig (_int port16 3 0 33(_arch(_uni))))
		(_sig (_int buffer_in -3 0 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 0 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
I 000050 55 1953          1481031263516 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481031263517 2016.12.06 08:34:23)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 1c4c131b4b481e0a1a4904451b1b1e1a191a1b1a15)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(6)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(14)(15)(16)(17)(18)(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000051 55 4021          1481031301165 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031301166 2016.12.06 08:35:01)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 242b2d20297270322724677e7c2271222122202321)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 4021          1481031302524 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031302525 2016.12.06 08:35:02)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 747b2175792220627774372e2c7221727172707371)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 4021          1481031304916 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031304917 2016.12.06 08:35:04)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code cac4cd9f929c9edcc9ca899092cc9fcccfcccecdcf)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000049 55 606           1481031311953 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1481031311954 2016.12.06 08:35:11)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 51055b52050703475805140a065758570456575758)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1481031311960 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1481031311961 2016.12.06 08:35:11)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 51055352050601440700430b015704575554075253)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1481031311966 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1481031311967 2016.12.06 08:35:11)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 51050453520553425304170a025407525357075653)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1481031312001 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1481031312002 2016.12.06 08:35:11)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 80d58b8ed6d6d695d78392dbd986d6878285d68382)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1481031312028 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1481031312029 2016.12.06 08:35:12)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code 90c49b9f91c7978696c6d6cac09694969496959792)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1481031312036 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1481031312037 2016.12.06 08:35:12)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9fcb9a91ccc89889cd9bd9c5cf999b999b999a989d)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1481031312043 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1481031312044 2016.12.06 08:35:12)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code 9fca9890ccc9c8889ac88dc5cb99ca999c9997989b)
	(_ent
		(_time 1481031312041)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1481031312070 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1481031312071 2016.12.06 08:35:12)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code bfebbeebe0e9efacb8bff9e5efb9bbb9bbb9bab8bd)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1481031312109 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1481031312110 2016.12.06 08:35:12)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code eebaefbdb2b8befdebeef8b7e9e8efe8eae8eae8eb)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(2)(7)(8)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(2)(8)(9)(10)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(2)(7)(8)(9)(10)(11)(12)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(2)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1481031312137 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481031312138 2016.12.06 08:35:12)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code fda9fcada0abadeefcabefa4fafbfcfbf9fbf9fbf8)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1481031312169 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1481031312170 2016.12.06 08:35:12)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 1c48191b1a4b4c0f1b1f08464c1a491a181f1a1f18)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1481031312198 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1481031312199 2016.12.06 08:35:12)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 3c686e386d6e6e2f393a7a676f3f3a3f383a6a3b3e)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1481031312223 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1481031312224 2016.12.06 08:35:12)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 5b0f5c585c0d0b4d505f48015f5c5f5d535d585d0e)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1481031312249 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1481031312250 2016.12.06 08:35:12)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code 7a2e7d7b782c7f6c7b7b39217a7c797c297d2b7c79)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1481031312277 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1481031312278 2016.12.06 08:35:12)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 8adf8c848ddcda9d898bccd1df8d888cdc8d8e8d88)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1481031312302 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1481031312303 2016.12.06 08:35:12)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code a9fcaefea8feaebfa0fdb0f2fbafa1affaafa1afa0)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1481031312332 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1481031312333 2016.12.06 08:35:12)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code c89ccd9dc19f9ddec8cbd99298cec9cec9cec9cec9)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1481031312356 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1481031312357 2016.12.06 08:35:12)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code d88ddf8ad68e8bcfdadbce838edfdbdededfdfdfdb)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1481031312381 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1481031312382 2016.12.06 08:35:12)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code f7a3f2a7f8a0a2e1fef6e6adaef1f6f1fff1f6f1ff)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1481031312409 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1481031312410 2016.12.06 08:35:12)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code 1643101116414a011441004c4f11151010101e1115)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1481031312438 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1481031312439 2016.12.06 08:35:12)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 366232333860612034372e6d643037303e31353037)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1481031312473 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1481031312474 2016.12.06 08:35:12)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 55005356560209425556460f02535d525652565353)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1481031312512 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1481031312513 2016.12.06 08:35:12)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code 74202574702229637027302f25737d737172207374)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1481031312542 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1481031312543 2016.12.06 08:35:12)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code 93c7979c92c5c485959281c9c39591949095979591)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000051 55 3429          1481031312575 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481031312576 2016.12.06 08:35:12)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code b3e7b7e7e3e5e2a5b7b2f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2158          1481031312583 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481031312584 2016.12.06 08:35:12)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code c297c597c59591d4c894d19997c4c7c5c0c794c4c4)
	(_ent
		(_time 1481028143104)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(24)(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(7))(_mon)(_read(24)(2)(3)(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1888          1481031312611 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481031312612 2016.12.06 08:35:12)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code e2b6b3b0e5b4bef1e7e3f4b9b7e4b4e1e3e4b6e5e7)
	(_ent
		(_time 1481005131392)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 1106          1481031312647 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1481031312648 2016.12.06 08:35:12)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 01550e07555756160457135a550702060507080757)
	(_ent
		(_time 1480996158186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(3))(_sens(2)(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000050 55 1219          1481031312672 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1481031312673 2016.12.06 08:35:12)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code 20742f242674223628243479272722262526272629)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1953          1481031312701 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481031312702 2016.12.06 08:35:12)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 3f6b303a6d6b3d29396a276638383d393a39383936)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15)(16)(17)(18)(19)(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(14)(15)(16)(17)(18)(19)(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000051 55 4021          1481031312727 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031312728 2016.12.06 08:35:12)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 4f1a494d10191b594c4f0c1517491a494a494b484a)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 4770          1481031312733 tb
(_unit VHDL (testbench 0 28(tb 1 8))
	(_version vd0)
	(_time 1481031312734 2016.12.06 08:35:12)
	(_source (\./../src/test_bench_full_adder.vhd\(\./../src/testbench.vhd\)))
	(_parameters tan)
	(_code 5f0a5d5c0c0908485e0f4d050b590a595c5957585b)
	(_ent
		(_time 1481031312040)
	)
	(_inst u1 1 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 1 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 1 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 1 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 1 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 1 31(_arch(_uni))))
		(_sig (_int clk -2 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 1 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 1 33(_arch(_uni))))
		(_sig (_int port2 3 1 33(_arch(_uni))))
		(_sig (_int port3 3 1 33(_arch(_uni))))
		(_sig (_int port4 3 1 33(_arch(_uni))))
		(_sig (_int port5 3 1 33(_arch(_uni))))
		(_sig (_int port6 3 1 33(_arch(_uni))))
		(_sig (_int port7 3 1 33(_arch(_uni))))
		(_sig (_int port8 3 1 33(_arch(_uni))))
		(_sig (_int port9 3 1 33(_arch(_uni))))
		(_sig (_int port10 3 1 33(_arch(_uni))))
		(_sig (_int port11 3 1 33(_arch(_uni))))
		(_sig (_int port12 3 1 33(_arch(_uni))))
		(_sig (_int port13 3 1 33(_arch(_uni))))
		(_sig (_int port14 3 1 33(_arch(_uni))))
		(_sig (_int port15 3 1 33(_arch(_uni))))
		(_sig (_int port16 3 1 33(_arch(_uni))))
		(_sig (_int buffer_in -3 1 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 1 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 1 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
I 000049 55 606           1481031484244 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1481031484245 2016.12.06 08:38:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 4b4846494c1d195d421f0e101c4d424d1e4c4d4d42)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 616           1481031484250 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1481031484251 2016.12.06 08:38:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 5a595f595e0d0a4f0c0b48000a5c0f5c5e5f0c5958)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000049 55 615           1481031484256 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1481031484257 2016.12.06 08:38:04)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 5a590858090e5849580f1c01095f0c59585c0c5d58)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
I 000046 55 601           1481031484291 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1481031484292 2016.12.06 08:38:04)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 797b7578262f2f6c2e7a6b22207f2f7e7b7c2f7a7b)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
I 000051 55 752           1481031484320 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1481031484321 2016.12.06 08:38:04)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code 999a959691ce9e8f9fcfdfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1108          1481031484328 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1481031484329 2016.12.06 08:38:04)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code a8abaafea5ffafbefaaceef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1196          1481031484335 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1481031484336 2016.12.06 08:38:04)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code a8aaa8ffa5feffbfadffbaf2fcaefdaeabaea0afac)
	(_ent
		(_time 1481031312040)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000051 55 2832          1481031484364 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1481031484365 2016.12.06 08:38:04)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code c8cbce9dc99e98dbcfc88e9298cecccecccecdcfca)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
I 000051 55 2748          1481031484399 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1481031484400 2016.12.06 08:38:04)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code e7e4e1b4e9b1b7f4e2e7f1bee0e1e6e1e3e1e3e1e2)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(2)(7)(8)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(2)(8)(9)(10)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(2)(7)(8)(9)(10)(11)(12)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(2)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
I 000051 55 1854          1481031484428 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481031484429 2016.12.06 08:38:04)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code 06050100095056150750145f010007000200020003)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000046 55 679           1481031484457 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1481031484458 2016.12.06 08:38:04)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 25262121757275362226317f752370232126232621)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
I 000045 55 675           1481031484485 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1481031484486 2016.12.06 08:38:04)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 45461646421717564043031e164643464143134247)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
I 000045 55 1074          1481031484511 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1481031484512 2016.12.06 08:38:04)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 54575257050204425f50470e505350525c52575201)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
I 000044 55 958           1481031484540 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1481031484541 2016.12.06 08:38:04)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code 737075722325766572723028737570752074227570)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
I 000044 55 866           1481031484565 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1481031484566 2016.12.06 08:38:04)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 9391949cc6c5c3849092d5c8c6949195c594979491)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
I 000046 55 1053          1481031484592 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1481031484593 2016.12.06 08:38:04)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code b2b0b4e6b8e5b5a4bbe6abe9e0b4bab4e1b4bab4bb)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
I 000042 55 873           1481031484623 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1481031484624 2016.12.06 08:38:04)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code d1d2d583d18684c7d1d2c08b81d7d0d7d0d7d0d7d0)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
I 000044 55 854           1481031484648 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1481031484649 2016.12.06 08:38:04)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code e1e3e7b2e6b7b2f6e3e2f7bab7e6e2e7e7e6e6e6e2)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
I 000043 55 925           1481031484675 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1481031484676 2016.12.06 08:38:04)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code 00030706085755160901115a590601060806010608)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
I 000044 55 878           1481031484700 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1481031484701 2016.12.06 08:38:04)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code 1012151716474c071247064a491713161616181713)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
I 000044 55 1406          1481031484725 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1481031484726 2016.12.06 08:38:04)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 2f2c282b717978392d2e37747d292e2927282c292e)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
I 000045 55 1410          1481031484765 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1481031484766 2016.12.06 08:38:04)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 5e5c5b5d0d0902495e5d4d04095856595d595d5858)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
I 000045 55 1091          1481031484803 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1481031484804 2016.12.06 08:38:04)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code 7d7e2f7d292b206a792e39262c7a747a787b297a7d)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
I 000046 55 1270          1481031484831 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1481031484832 2016.12.06 08:38:04)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code 9c9f9b93cdcacb8a9a9d8ec6cc9a9e9b9f9a989a9e)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
I 000051 55 3429          1481031484864 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481031484865 2016.12.06 08:38:04)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code bcbfbbe8bceaedaab8bdffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2158          1481031484874 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481031484875 2016.12.06 08:38:04)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code cbc9cf9e9c9c98ddc19dd8909ecdceccc9ce9dcdcd)
	(_ent
		(_time 1481028143104)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(24)(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(7))(_mon)(_read(24)(2)(3)(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1888          1481031484903 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481031484904 2016.12.06 08:38:04)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code dbd889888c8d87c8dedacd808edd8dd8dadd8fdcde)
	(_ent
		(_time 1481005131392)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
I 000051 55 1106          1481031484941 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1481031484942 2016.12.06 08:38:04)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code 0a09040c0e5c5d1d0f5c18515e0c090d0e0c030c5c)
	(_ent
		(_time 1480996158186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(3))(_sens(2)(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000050 55 1219          1481031484966 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1481031484967 2016.12.06 08:38:04)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code 191a171e164d1b0f111d0d401e1e1b1f1c1f1e1f10)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
I 000050 55 1953          1481031484993 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481031484994 2016.12.06 08:38:04)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 393a373c346d3b2f3f6c21603e3e3b3f3c3f3e3f30)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15)(16)(17)(18)(19)(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(14)(15)(16)(17)(18)(19)(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
I 000051 55 4021          1481031485018 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031485019 2016.12.06 08:38:05)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 585a5f5b590e0c4e5b581b02005e0d5e5d5e5c5f5d)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 4770          1481031485022 tb
(_unit VHDL (testbench 0 28(tb 1 8))
	(_version vd0)
	(_time 1481031485023 2016.12.06 08:38:05)
	(_source (\./../src/test_bench_full_adder.vhd\(\./../src/testbench.vhd\)))
	(_parameters tan)
	(_code 585a5b5b550e0f4f59084a020c5e0d5e5b5e505f5c)
	(_ent
		(_time 1481031312040)
	)
	(_inst u1 1 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 1 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 1 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 1 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 1 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 1 31(_arch(_uni))))
		(_sig (_int clk -2 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 1 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 1 33(_arch(_uni))))
		(_sig (_int port2 3 1 33(_arch(_uni))))
		(_sig (_int port3 3 1 33(_arch(_uni))))
		(_sig (_int port4 3 1 33(_arch(_uni))))
		(_sig (_int port5 3 1 33(_arch(_uni))))
		(_sig (_int port6 3 1 33(_arch(_uni))))
		(_sig (_int port7 3 1 33(_arch(_uni))))
		(_sig (_int port8 3 1 33(_arch(_uni))))
		(_sig (_int port9 3 1 33(_arch(_uni))))
		(_sig (_int port10 3 1 33(_arch(_uni))))
		(_sig (_int port11 3 1 33(_arch(_uni))))
		(_sig (_int port12 3 1 33(_arch(_uni))))
		(_sig (_int port13 3 1 33(_arch(_uni))))
		(_sig (_int port14 3 1 33(_arch(_uni))))
		(_sig (_int port15 3 1 33(_arch(_uni))))
		(_sig (_int port16 3 1 33(_arch(_uni))))
		(_sig (_int buffer_in -3 1 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 1 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 1 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33686018 33686018 50528771)
		(50463234 33686018 33686018 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
V 000049 55 606           1481031573834 dataflow
(_unit VHDL (inv 0 28(dataflow 0 34))
	(_version vd0)
	(_time 1481031573835 2016.12.06 08:39:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 44104f46151216524d10011f13424d42114342424d)
	(_ent
		(_time 1480951233333)
	)
	(_object
		(_port (_int i -1 0 29(_ent(_in))))
		(_port (_int o -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment (_alias((o)(i)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
V 000049 55 616           1481031573840 dataflow
(_unit VHDL (and_2 0 43(dataflow 0 48))
	(_version vd0)
	(_time 1481031573841 2016.12.06 08:39:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 44104746151314511215561e144211424041124746)
	(_ent
		(_time 1480951233341)
	)
	(_object
		(_port (_int i1 -1 0 44(_ent(_in))))
		(_port (_int i2 -1 0 44(_ent(_in))))
		(_port (_int o1 -1 0 45(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
V 000049 55 615           1481031573846 dataflow
(_unit VHDL (or_2 0 58(dataflow 0 64))
	(_version vd0)
	(_time 1481031573847 2016.12.06 08:39:33)
	(_source (\./../src/primitive_type.vhd\))
	(_parameters tan)
	(_code 44101047421046574611021f174112474642124346)
	(_ent
		(_time 1480951233351)
	)
	(_object
		(_port (_int i1 -1 0 59(_ent(_in))))
		(_port (_int i2 -1 0 59(_ent(_in))))
		(_port (_int o1 -1 0 60(_ent(_out))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 1 -1)
)
V 000046 55 601           1481031573878 xor_2
(_unit VHDL (xor_2 0 28(xor_2 0 36))
	(_version vd0)
	(_time 1481031573879 2016.12.06 08:39:33)
	(_source (\./../src/xor_2.vhd\))
	(_parameters tan)
	(_code 7326797226252566247061282a7525747176257071)
	(_ent
		(_time 1480951233398)
	)
	(_object
		(_port (_int i1 -1 0 30(_ent(_in))))
		(_port (_int i2 -1 0 31(_ent(_in))))
		(_port (_int o1 -1 0 32(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . xor_2 1 -1)
)
V 000051 55 752           1481031573906 structural
(_unit VHDL (half_adder 0 18(structural 0 23))
	(_version vd0)
	(_time 1481031573907 2016.12.06 08:39:33)
	(_source (\./../src/half_adder.vhd\))
	(_parameters tan)
	(_code 92c6989d91c5958494c4d4c8c29496949694979590)
	(_ent
		(_time 1480951233432)
	)
	(_inst u1 0 25(_ent . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_inst u2 0 26(_ent . and_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 19(_ent(_in))))
		(_port (_int b -1 0 19(_ent(_in))))
		(_port (_int sum -1 0 20(_ent(_out))))
		(_port (_int carry_out -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1108          1481031573914 structural
(_unit VHDL (full_adder 0 14(structural 0 19))
	(_version vd0)
	(_time 1481031573915 2016.12.06 08:39:33)
	(_source (\./../src/full_adder.vhd\))
	(_parameters tan)
	(_code 92c6969c95c59584c096d4c8c29496949694979590)
	(_ent
		(_time 1480951233439)
	)
	(_inst u1 0 24(_ent . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_out))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 25(_ent . half_adder)
		(_port
			((a)(s_out))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 26(_ent . or_2)
		(_port
			((i1)(c_out2))
			((i2)(c_out1))
			((o1)(carry_out))
		)
	)
	(_object
		(_port (_int a -1 0 15(_ent(_in))))
		(_port (_int b -1 0 15(_ent(_in))))
		(_port (_int carry_in -1 0 15(_ent(_in))))
		(_port (_int sum -1 0 16(_ent(_out))))
		(_port (_int carry_out -1 0 16(_ent(_out))))
		(_sig (_int c_out1 -1 0 20(_arch(_uni))))
		(_sig (_int c_out2 -1 0 21(_arch(_uni))))
		(_sig (_int s_out -1 0 22(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000049 55 1196          1481031573921 behavior
(_unit VHDL (testbench 0 28(behavior 0 31))
	(_version vd0)
	(_time 1481031573922 2016.12.06 08:39:33)
	(_source (\./../src/test_bench_full_adder.vhd\))
	(_parameters tan)
	(_code a2f7a4f5a5f4f5b5a7f5b0f8f6a4f7a4a1a4aaa5a6)
	(_ent
		(_time 1481031312040)
	)
	(_inst uut 0 36(_ent . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_sig (_int a_tb -1 0 33(_arch(_uni))))
		(_sig (_int b_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_in_tb -1 0 33(_arch(_uni))))
		(_sig (_int sum_tb -1 0 33(_arch(_uni))))
		(_sig (_int carry_out_tb -1 0 33(_arch(_uni))))
		(_cnst (_int period -2 0 40(_prcs 0((ns 4626322717216342016)))))
		(_cnst (_int n -3 0 41(_prcs 0((i 3)))))
		(_prcs
			(tb(_arch 0 0 39(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
V 000051 55 2832          1481031573949 structural
(_unit VHDL (bit4_adder 0 14(structural 0 25))
	(_version vd0)
	(_time 1481031573950 2016.12.06 08:39:33)
	(_source (\./../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code b2e6b2e6b9e4e2a1b5b2f4e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1480951233481)
	)
	(_inst u1 0 60(_ent . full_adder)
		(_port
			((a)(a_in(0)))
			((b)(b_in(0)))
			((carry_in)(carry_in))
			((sum)(sum_out(0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 61(_ent . full_adder)
		(_port
			((a)(a_in(1)))
			((b)(b_in(1)))
			((carry_in)(c_out1))
			((sum)(sum_out(1)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 62(_ent . full_adder)
		(_port
			((a)(a_in(2)))
			((b)(b_in(2)))
			((carry_in)(c_out2))
			((sum)(sum_out(2)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 63(_ent . full_adder)
		(_port
			((a)(a_in(3)))
			((b)(b_in(3)))
			((carry_in)(c_out3))
			((sum)(sum_out(3)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_int carry_in -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int a_in 0 0 17(_ent(_in))))
		(_port (_int b_in 0 0 18(_ent(_in))))
		(_port (_int g_out -1 0 19(_ent(_out))))
		(_port (_int p_out -1 0 20(_ent(_out))))
		(_port (_int sum_out 0 0 21(_ent(_out))))
		(_port (_int carry_out -1 0 22(_ent(_out))))
		(_sig (_int c_out1 -1 0 26(_arch(_uni))))
		(_sig (_int c_out2 -1 0 27(_arch(_uni))))
		(_sig (_int c_out3 -1 0 28(_arch(_uni))))
		(_sig (_int c_in0 -1 0 29(_arch(_uni))))
		(_sig (_int c_in1 -1 0 30(_arch(_uni))))
		(_sig (_int c_in2 -1 0 31(_arch(_uni))))
		(_sig (_int c_in3 -1 0 32(_arch(_uni))))
		(_sig (_int g0 -1 0 33(_int(_uni))))
		(_sig (_int g1 -1 0 34(_int(_uni))))
		(_sig (_int g2 -1 0 35(_int(_uni))))
		(_sig (_int g3 -1 0 36(_int(_uni))))
		(_sig (_int p0 -1 0 37(_int(_uni))))
		(_sig (_int p1 -1 0 38(_int(_uni))))
		(_sig (_int p2 -1 0 39(_int(_uni))))
		(_sig (_int p3 -1 0 40(_int(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((c_in0)(carry_in)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(3))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__53(_arch 2 0 53(_assignment (_trgt(4))(_sens(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
			(line__55(_arch 3 0 55(_assignment (_trgt(7))(_sens(0)(1(0))(2(0))))))
			(line__56(_arch 4 0 56(_assignment (_trgt(8))(_sens(0)(1(0))(1(1))(2(0))(2(1))))))
			(line__57(_arch 5 0 57(_assignment (_trgt(9))(_sens(0)(1(0))(1(1))(1(2))(2(0))(2(1))(2(2))))))
			(line__58(_arch 6 0 58(_assignment (_trgt(6))(_sens(0)(1(0))(1(1))(1(2))(1(3))(2(0))(2(1))(2(2))(2(3))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 7 -1)
)
V 000051 55 2748          1481031573983 structural
(_unit VHDL (bit16_adder 0 5(structural 0 14))
	(_version vd0)
	(_time 1481031573984 2016.12.06 08:39:33)
	(_source (\./../src/bit16_adder.vhd\))
	(_parameters tan)
	(_code e1b5e1b2e9b7b1f2e4e1f7b8e6e7e0e7e5e7e5e7e4)
	(_ent
		(_time 1480951233520)
	)
	(_inst u1 0 37(_ent . bit4_adder)
		(_port
			((carry_in)(carry_in))
			((a_in)(a_in(d_3_0)))
			((b_in)(b_in(d_3_0)))
			((g_out)(g_out0))
			((p_out)(p_out0))
			((sum_out)(sum_out(d_3_0)))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 45(_ent . bit4_adder)
		(_port
			((carry_in)(c_out1))
			((a_in)(a_in(d_7_4)))
			((b_in)(b_in(d_7_4)))
			((g_out)(g_out1))
			((p_out)(p_out1))
			((sum_out)(sum_out(d_7_4)))
			((carry_out)(c_out2))
		)
	)
	(_inst u3 0 53(_ent . bit4_adder)
		(_port
			((carry_in)(c_out2))
			((a_in)(a_in(d_11_8)))
			((b_in)(b_in(d_11_8)))
			((g_out)(g_out2))
			((p_out)(p_out2))
			((sum_out)(sum_out(d_11_8)))
			((carry_out)(c_out3))
		)
	)
	(_inst u4 0 60(_ent . bit4_adder)
		(_port
			((carry_in)(c_out3))
			((a_in)(a_in(d_15_12)))
			((b_in)(b_in(d_15_12)))
			((g_out)(g_out3))
			((p_out)(p_out3))
			((sum_out)(sum_out(d_15_12)))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int p_out -1 0 9(_ent(_out))))
		(_port (_int g_out -1 0 10(_ent(_out))))
		(_port (_int carry_out -1 0 11(_ent(_out))))
		(_sig (_int g_out0 -1 0 15(_arch(_uni))))
		(_sig (_int p_out0 -1 0 16(_arch(_uni))))
		(_sig (_int g_out1 -1 0 17(_arch(_uni))))
		(_sig (_int p_out1 -1 0 18(_arch(_uni))))
		(_sig (_int g_out2 -1 0 19(_arch(_uni))))
		(_sig (_int p_out2 -1 0 20(_arch(_uni))))
		(_sig (_int g_out3 -1 0 21(_arch(_uni))))
		(_sig (_int p_out3 -1 0 22(_arch(_uni))))
		(_sig (_int c_out1 -1 0 23(_arch(_uni))))
		(_sig (_int c_out2 -1 0 24(_arch(_uni))))
		(_sig (_int c_out3 -1 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment (_trgt(15))(_sens(2)(7)(8)))))
			(line__29(_arch 1 0 29(_assignment (_trgt(16))(_sens(2)(8)(9)(10)))))
			(line__30(_arch 2 0 30(_assignment (_trgt(17))(_sens(2)(7)(8)(9)(10)(11)(12)))))
			(line__31(_arch 3 0 31(_assignment (_trgt(6))(_sens(2)(7)(8)(9)(10)(11)(12)(13)(14)))))
			(line__34(_arch 4 0 34(_assignment (_trgt(5))(_sens(7)(10)(11)(12)(13)(14)))))
			(line__35(_arch 5 0 35(_assignment (_trgt(4))(_sens(8)(10)(12)(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 6 -1)
)
V 000051 55 1854          1481031574011 structural
(_unit VHDL (bit32_adder 0 5(structural 0 12))
	(_version vd0)
	(_time 1481031574012 2016.12.06 08:39:34)
	(_source (\./../src/bit32_adder.vhd\))
	(_parameters tan)
	(_code f0a4f0a0f9a6a0e3f1a6e2a9f7f6f1f6f4f6f4f6f5)
	(_ent
		(_time 1480951233553)
	)
	(_inst u1 0 30(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_15_0)))
			((b_in)(b_in(d_15_0)))
			((carry_in)(carry_in))
			((sum_out)(sum_out(d_15_0)))
			((p_out)(p_out0))
			((g_out)(g_out0))
			((carry_out)(c_out1))
		)
	)
	(_inst u2 0 38(_ent . bit16_adder)
		(_port
			((a_in)(a_in(d_31_16)))
			((b_in)(b_in(d_31_16)))
			((carry_in)(c_out1))
			((sum_out)(sum_out(d_31_16)))
			((p_out)(p_out1))
			((g_out)(g_out1))
			((carry_out)(c_out2))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a_in 0 0 6(_ent(_in))))
		(_port (_int b_in 0 0 6(_ent(_in))))
		(_port (_int carry_in -1 0 7(_ent(_in))))
		(_port (_int sum_out 0 0 8(_ent(_out))))
		(_port (_int carry_out -1 0 9(_ent(_out))))
		(_sig (_int g_out0 -1 0 13(_arch(_uni))))
		(_sig (_int p_out0 -1 0 14(_arch(_uni))))
		(_sig (_int g_out1 -1 0 15(_arch(_uni))))
		(_sig (_int p_out1 -1 0 16(_arch(_uni))))
		(_sig (_int g_out2 -1 0 17(_arch(_uni))))
		(_sig (_int p_out2 -1 0 18(_arch(_uni))))
		(_sig (_int g_out3 -1 0 19(_arch(_uni))))
		(_sig (_int p_out3 -1 0 20(_arch(_uni))))
		(_sig (_int c_out1 -1 0 21(_arch(_uni))))
		(_sig (_int c_out2 -1 0 22(_arch(_uni))))
		(_sig (_int c_out3 -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment (_trgt(13))(_sens(2)(5)(6)))))
			(line__27(_arch 1 0 27(_assignment (_trgt(4))(_sens(2)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000046 55 679           1481031574040 and64
(_unit VHDL (and64 0 4(and64 0 12))
	(_version vd0)
	(_time 1481031574041 2016.12.06 08:39:34)
	(_source (\./../src/and64.vhd\))
	(_parameters tan)
	(_code 0f5b0d090c585f1c080c1b555f095a090b0c090c0b)
	(_ent
		(_time 1480951233581)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . and64 1 -1)
)
V 000045 55 675           1481031574070 or64
(_unit VHDL (or64 0 4(or64 0 12))
	(_version vd0)
	(_time 1481031574071 2016.12.06 08:39:34)
	(_source (\./../src/or64.vhd\))
	(_parameters tan)
	(_code 2f7b7a2a7b7d7d3c2a2969747c2c292c2b2979282d)
	(_ent
		(_time 1480951233607)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 6(_ent(_in))))
		(_port (_int i2 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . or64 1 -1)
)
V 000045 55 1074          1481031574097 cnth
(_unit VHDL (cnth 0 5(cnth 0 12))
	(_version vd0)
	(_time 1481031574098 2016.12.06 08:39:34)
	(_source (\./../src/cnth.vhd\))
	(_parameters tan)
	(_code 4e1a4e4c4e181e58454a5d144a494a4846484d481b)
	(_ent
		(_time 1480951233635)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_var (_int c2 -2 0 18(_prcs 0((i 0)))))
		(_var (_int c3 -2 0 19(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_52_48))(1(d_36_32))(1(d_20_16))(1(d_4_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . cnth 1 -1)
)
V 000044 55 958           1481031574124 clz
(_unit VHDL (clz 0 5(clz 0 12))
	(_version vd0)
	(_time 1481031574125 2016.12.06 08:39:34)
	(_source (\./../src/clz.vhd\))
	(_parameters tan)
	(_code 6d396d6d6a3b687b6c6c2e366d6b6e6b3e6a3c6b6e)
	(_ent
		(_time 1480951233664)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int o1 0 0 8(_ent(_out))))
		(_var (_int c0 -2 0 16(_prcs 0((i 0)))))
		(_var (_int c1 -2 0 17(_prcs 0((i 0)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1(d_37_32))(1(d_5_0))(1))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . clz 1 -1)
)
V 000044 55 866           1481031574149 rot
(_unit VHDL (rot 0 5(rot 0 13))
	(_version vd0)
	(_time 1481031574150 2016.12.06 08:39:34)
	(_source (\./../src/rot.vhd\))
	(_parameters tan)
	(_code 7d287c7c7f2b2d6a7e7c3b26287a7f7b2b7a797a7f)
	(_ent
		(_time 1480951233698)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0))(_mon)(_read(1(d_5_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rot 1 -1)
)
V 000046 55 1053          1481031574174 shlhi
(_unit VHDL (shlhi 0 5(shlhi 0 13))
	(_version vd0)
	(_time 1481031574175 2016.12.06 08:39:34)
	(_source (\./../src/shlhi.vhd\))
	(_parameters tan)
	(_code 9cc99c93c7cb9b8a95c885c7ce9a949acf9a949a95)
	(_ent
		(_time 1480951233726)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_var (_int c0 -2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_mon)(_read(1(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . shlhi 1 -1)
)
V 000042 55 873           1481031574204 a
(_unit VHDL (a 0 5(a 0 13))
	(_version vd0)
	(_time 1481031574205 2016.12.06 08:39:34)
	(_source (\./../src/a.vhd\))
	(_parameters tan)
	(_code bbefb9efe8eceeadbbb8aae1ebbdbabdbabdbabdba)
	(_ent
		(_time 1480951233769)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0))(_read(1(d_31_0))(1(d_63_32))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . a 1 -1)
)
V 000044 55 854           1481031574228 sfw
(_unit VHDL (sfw 0 5(sfw 0 13))
	(_version vd0)
	(_time 1481031574229 2016.12.06 08:39:34)
	(_source (\./../src/sfw.vhd\))
	(_parameters tan)
	(_code cb9ecb9e9f9d98dcc9c8dd909dccc8cdcdccccccc8)
	(_ent
		(_time 1480951233798)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfw 1 -1)
)
V 000043 55 925           1481031574252 ah
(_unit VHDL (ah 0 5(ah 0 13))
	(_version vd0)
	(_time 1481031574253 2016.12.06 08:39:34)
	(_source (\./../src/ah.vhd\))
	(_parameters tan)
	(_code eabee8b9b3bdbffce3ebfbb0b3ecebece2ecebece2)
	(_ent
		(_time 1480951233829)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0))(_read(1(d_15_0))(1(d_31_16))(1(d_47_32))(1(d_63_48))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ah 1 -1)
)
V 000044 55 878           1481031574276 sfh
(_unit VHDL (sfh 0 5(sfh 0 13))
	(_version vd0)
	(_time 1481031574277 2016.12.06 08:39:34)
	(_source (\./../src/sfh.vhd\))
	(_parameters tan)
	(_code faaffaaaadada6edf8adeca0a3fdf9fcfcfcf2fdf9)
	(_ent
		(_time 1480951233855)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfh 1 -1)
)
V 000044 55 1406          1481031574301 ahs
(_unit VHDL (ahs 0 5(ahs 0 13))
	(_version vd0)
	(_time 1481031574302 2016.12.06 08:39:34)
	(_source (\./../src/ahs.vhd\))
	(_parameters tan)
	(_code 194d1c1e184f4e0f1b1801424b1f181f111e1a1f18)
	(_ent
		(_time 1480951233890)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . ahs 1 -1)
)
V 000045 55 1410          1481031574339 sfhs
(_unit VHDL (sfhs 0 5(sfhs 0 13))
	(_version vd0)
	(_time 1481031574340 2016.12.06 08:39:34)
	(_source (\./../src/sfhs.vhd\))
	(_parameters tan)
	(_code 386d3f3d366f642f383b2b626f3e303f3b3f3b3e3e)
	(_ent
		(_time 1480951233930)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 16(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~132 0 17(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~134 0 18(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum3 3 0 18(_prcs 0)))
		(_type (_int ~UNSIGNED{16~downto~0}~136 0 19(_array -1 ((_dto i 16 i 0)))))
		(_var (_int sum4 4 0 19(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_15_0))(2(d_31_16))(2(d_47_32))(2(d_63_48)))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . sfhs 1 -1)
)
V 000045 55 1091          1481031574377 mpyu
(_unit VHDL (mpyu 0 5(mpyu 0 13))
	(_version vd0)
	(_time 1481031574378 2016.12.06 08:39:34)
	(_source (\./../src/mpyu.vhd\))
	(_parameters tan)
	(_code 6733376660313a706334233c36606e606261336067)
	(_ent
		(_time 1480951233976)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum1 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_var (_int sum2 2 0 17(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2(d_31_0))(2(d_63_32)))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . mpyu 1 -1)
)
V 000046 55 1270          1481031574407 absdb
(_unit VHDL (absdb 0 5(absdb 0 13))
	(_version vd0)
	(_time 1481031574408 2016.12.06 08:39:34)
	(_source (\./../src/absdb.vhd\))
	(_parameters tan)
	(_code 86d2838882d0d190808794dcd68084818580828084)
	(_ent
		(_time 1480951234010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int i1 0 0 7(_ent(_in))))
		(_port (_int i2 0 0 8(_ent(_in))))
		(_port (_int o1 0 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_var (_int diff 1 0 16(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_var (_int larger 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_var (_int smaller 3 0 18(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (2)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . absdb 1 -1)
)
V 000051 55 3429          1481031574443 structural
(_unit VHDL (alu 0 6(structural 0 14))
	(_version vd0)
	(_time 1481031574444 2016.12.06 08:39:34)
	(_source (\./../src/ALU.vhd\))
	(_parameters tan)
	(_code a6f2a3f1f3f0f7b0a2a7e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1481005075062)
	)
	(_inst u0 0 18(_ent . mux16to1)
		(_port
			((port16)(port16))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((rt)(rt))
			((rs)(rs))
			((opcode)(opcode))
			((output)(result))
		)
	)
	(_inst u1 0 22(_ent . and64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port3))
		)
	)
	(_inst u2 0 26(_ent . or64)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port4))
		)
	)
	(_inst u3 0 30(_ent . cnth)
		(_port
			((i1)(a_in))
			((o1)(port5))
		)
	)
	(_inst u4 0 35(_ent . clz)
		(_port
			((i1)(a_in))
			((o1)(port6))
		)
	)
	(_inst u5 0 41(_ent . rot)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port7))
		)
	)
	(_inst u6 0 45(_ent . shlhi)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port8))
		)
	)
	(_inst u7 0 50(_ent . a)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port9))
		)
	)
	(_inst u8 0 56(_ent . sfw)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port10))
		)
	)
	(_inst u9 0 60(_ent . ah)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port11))
		)
	)
	(_inst u10 0 65(_ent . sfh)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port12))
		)
	)
	(_inst u11 0 71(_ent . ahs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port13))
		)
	)
	(_inst u12 0 75(_ent . sfhs)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port14))
		)
	)
	(_inst u13 0 80(_ent . mpyu)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port15))
		)
	)
	(_inst u14 0 86(_ent . absdb)
		(_port
			((i1)(a_in))
			((i2)(b_in))
			((o1)(port16))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int a_in 0 0 7(_ent(_in))))
		(_port (_int b_in 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int rt 1 0 10(_ent(_in))))
		(_port (_int rs 1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 15(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int port1 2 0 15(_arch(_uni))))
		(_sig (_int port2 2 0 15(_arch(_uni))))
		(_sig (_int port3 2 0 15(_arch(_uni))))
		(_sig (_int port4 2 0 15(_arch(_uni))))
		(_sig (_int port5 2 0 15(_arch(_uni))))
		(_sig (_int port6 2 0 15(_arch(_uni))))
		(_sig (_int port7 2 0 15(_arch(_uni))))
		(_sig (_int port8 2 0 15(_arch(_uni))))
		(_sig (_int port9 2 0 15(_arch(_uni))))
		(_sig (_int port10 2 0 15(_arch(_uni))))
		(_sig (_int port11 2 0 15(_arch(_uni))))
		(_sig (_int port12 2 0 15(_arch(_uni))))
		(_sig (_int port13 2 0 15(_arch(_uni))))
		(_sig (_int port14 2 0 15(_arch(_uni))))
		(_sig (_int port15 2 0 15(_arch(_uni))))
		(_sig (_int port16 2 0 15(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 2158          1481031574450 behavioral
(_unit VHDL (register_file 0 5(behavioral 0 22))
	(_version vd0)
	(_time 1481031574451 2016.12.06 08:39:34)
	(_source (\./../src/regFile.vhd\))
	(_parameters tan)
	(_code b5e0b3e1b5e2e6a3bfe3a6eee0b3b0b2b7b0e3b3b3)
	(_ent
		(_time 1481028143104)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs 0 0 7(_ent(_out))))
		(_port (_int rt 0 0 8(_ent(_out))))
		(_port (_int rd 0 0 9(_ent(_in))))
		(_port (_int writeEnable -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int regASel 1 0 11(_ent(_in))))
		(_port (_int regBSel 1 0 12(_ent(_in))))
		(_port (_int writeRegSel 1 0 13(_ent(_in))))
		(_port (_int clk -1 0 14(_ent(_in)(_event))))
		(_port (_int port1 0 0 16(_ent(_out))))
		(_port (_int port2 0 0 16(_ent(_out))))
		(_port (_int port3 0 0 16(_ent(_out))))
		(_port (_int port4 0 0 16(_ent(_out))))
		(_port (_int port5 0 0 16(_ent(_out))))
		(_port (_int port6 0 0 16(_ent(_out))))
		(_port (_int port7 0 0 16(_ent(_out))))
		(_port (_int port8 0 0 16(_ent(_out))))
		(_port (_int port9 0 0 16(_ent(_out))))
		(_port (_int port10 0 0 16(_ent(_out))))
		(_port (_int port11 0 0 16(_ent(_out))))
		(_port (_int port12 0 0 16(_ent(_out))))
		(_port (_int port13 0 0 16(_ent(_out))))
		(_port (_int port14 0 0 16(_ent(_out))))
		(_port (_int port15 0 0 16(_ent(_out))))
		(_port (_int port16 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1 ((_dto i 63 i 0)))))
		(_type (_int registerFile 0 23(_array 2 ((_dto i 15 i 0)))))
		(_sig (_int registers 3 0 24(_arch(_uni))))
		(_prcs
			(regFile(_arch 0 0 26(_prcs (_simple)(_trgt(24)(0)(1)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(7))(_mon)(_read(24)(2)(3)(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 1888          1481031574478 structural
(_unit VHDL (mux16to1 0 4(structural 0 13))
	(_version vd0)
	(_time 1481031574479 2016.12.06 08:39:34)
	(_source (\./../src/mux16to1.vhd\))
	(_parameters tan)
	(_code c5919591c59399d6c0c4d39e90c393c6c4c391c2c0)
	(_ent
		(_time 1481005131392)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 7(_array -1 ((_dto i 63 i 0)))))
		(_port (_int port16 0 0 7(_ent(_in))))
		(_port (_int port2 0 0 7(_ent(_in))))
		(_port (_int port3 0 0 7(_ent(_in))))
		(_port (_int port4 0 0 7(_ent(_in))))
		(_port (_int port5 0 0 7(_ent(_in))))
		(_port (_int port6 0 0 7(_ent(_in))))
		(_port (_int port7 0 0 7(_ent(_in))))
		(_port (_int port8 0 0 7(_ent(_in))))
		(_port (_int port9 0 0 7(_ent(_in))))
		(_port (_int port10 0 0 7(_ent(_in))))
		(_port (_int port11 0 0 7(_ent(_in))))
		(_port (_int port12 0 0 7(_ent(_in))))
		(_port (_int port13 0 0 7(_ent(_in))))
		(_port (_int port14 0 0 7(_ent(_in))))
		(_port (_int port15 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int rt 1 0 8(_ent(_in))))
		(_port (_int rs 1 0 8(_ent(_in))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(18))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(17))(_read(15)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
	)
	(_model . structural 1 -1)
)
V 000051 55 1106          1481031574511 structural
(_unit VHDL (instruction_buffer 0 14(structural 0 24))
	(_version vd0)
	(_time 1481031574512 2016.12.06 08:39:34)
	(_source (\./../src/InstBuff.vhd\))
	(_parameters tan)
	(_code e4b0e9b7b5b2b3f3e1b2f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1480996158186)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int instruction_address 0 0 17(_ent(_in))))
		(_port (_int instructions -2 0 18(_ent(_in))))
		(_port (_int clk -1 0 19(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instruction_out 1 0 20(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(3))(_sens(2)(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (1 instructionBuffer)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
V 000050 55 1219          1481031574536 IF_ID_Reg
(_unit VHDL (if_id_reg 0 6(if_id_reg 0 13))
	(_version vd0)
	(_time 1481031574537 2016.12.06 08:39:34)
	(_source (\./../src/IF_ID_Reg.vhd\))
	(_parameters tan)
	(_code 03570f05065701150b07175a04040105060504050a)
	(_ent
		(_time 1480997236991)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1 ((_dto i 15 i 0)))))
		(_port (_int instr 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_port (_int rs 1 0 9(_ent(_out))))
		(_port (_int rt 1 0 9(_ent(_out))))
		(_port (_int rd 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_alias((opcode)(instr(d_15_12))))(_trgt(1))(_sens(0(d_15_12))))))
			(line__17(_arch 1 0 17(_assignment (_alias((rs)(instr(d_11_8))))(_trgt(2))(_sens(0(d_11_8))))))
			(line__18(_arch 2 0 18(_assignment (_alias((rt)(instr(d_7_4))))(_trgt(3))(_sens(0(d_7_4))))))
			(line__19(_arch 3 0 19(_assignment (_alias((rd)(instr(d_3_0))))(_trgt(4))(_sens(0(d_3_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_Reg 4 -1)
)
V 000050 55 1953          1481031574562 ID_EX_Reg
(_unit VHDL (id_ex_reg 0 6(id_ex_reg 0 18))
	(_version vd0)
	(_time 1481031574563 2016.12.06 08:39:34)
	(_source (\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 23772f272477213525763b7a24242125262524252a)
	(_ent
		(_time 1481003439417)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1 ((_dto i 63 i 0)))))
		(_port (_int rs_val 0 0 8(_ent(_in))))
		(_port (_int rt_val 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_in))))
		(_port (_int rs 1 0 9(_ent(_in))))
		(_port (_int rt 1 0 9(_ent(_in))))
		(_port (_int rd 1 0 9(_ent(_in))))
		(_port (_int writeEn -1 0 11(_ent(_out))))
		(_port (_int clk -1 0 12(_ent(_in)(_event))))
		(_port (_int rs_val_out 0 0 13(_ent(_out))))
		(_port (_int rt_val_out 0 0 13(_ent(_out))))
		(_port (_int opcode_out 1 0 14(_ent(_out))))
		(_port (_int rs_out 1 0 14(_ent(_out))))
		(_port (_int rt_out 1 0 14(_ent(_out))))
		(_port (_int rd_out 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 21(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int rs_val_signal 2 0 21(_arch(_uni))))
		(_sig (_int rt_val_signal 2 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rs_signal 3 0 23(_arch(_uni))))
		(_sig (_int opcode_signal 3 0 24(_arch(_uni))))
		(_sig (_int rd_out_signal 3 0 24(_arch(_uni))))
		(_sig (_int rt_signal 3 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15)(16)(17)(18)(19)(6)(8)(9)(10)(11)(12)(13))(_sens(7))(_read(14)(15)(16)(17)(18)(19)(0)(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . ID_EX_Reg 1 -1)
)
V 000051 55 4021          1481031574587 structural
(_unit VHDL (pipelinedunit 0 7(structural 0 19))
	(_version vd0)
	(_time 1481031574588 2016.12.06 08:39:34)
	(_source (\./../src/piplinedUnit.vhd\))
	(_parameters tan)
	(_code 3267373739646624313271686a3467343734363537)
	(_ent
		(_time 1481028154843)
	)
	(_inst u1 0 30(_ent . instruction_buffer)
		(_port
			((instruction_address)(inst_addr))
			((instructions)(buffer_in))
			((clk)(clk))
			((instruction_out)(instr))
		)
	)
	(_inst u2 0 37(_ent . IF_ID_Reg)
		(_port
			((instr)(instr))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
		)
	)
	(_inst u3 0 46(_ent . register_file)
		(_port
			((rs)(rs_val))
			((rt)(rt_val))
			((rd)(ALU_result))
			((writeEnable)(writeEn))
			((regASel)(rs_if_id))
			((regBSel)(rt_if_id))
			((writeRegSel)(rd_id_ex))
			((clk)(clk))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_inst u4 0 75(_ent . ID_EX_Reg)
		(_port
			((rs_val)(rs_val))
			((rt_val)(rt_val))
			((opcode)(opcode_if_id))
			((rs)(rs_if_id))
			((rt)(rt_if_id))
			((rd)(rd_if_id))
			((writeEn)(writeEn))
			((clk)(clk))
			((rs_val_out)(rs_val_id_ex))
			((rt_val_out)(rt_val_id_ex))
			((opcode_out)(opcode_id_ex))
			((rs_out)(rs_id_ex))
			((rt_out)(rt_id_ex))
			((rd_out)(rd_id_ex))
		)
	)
	(_inst u5 0 94(_ent . ALU)
		(_port
			((a_in)(rs_val_id_ex))
			((b_in)(rt_val_id_ex))
			((opcode)(opcode_id_ex))
			((result)(ALU_result))
			((rt)(rt_id_ex))
			((rs)(rs_id_ex))
		)
	)
	(_object
		(_port (_int buffer_in -1 0 9(_ent(_in))))
		(_port (_int clk -2 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -2 ((_dto i 3 i 0)))))
		(_port (_int inst_addr 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 12(_array -2 ((_dto i 63 i 0)))))
		(_port (_int port1 1 0 12(_ent(_out))))
		(_port (_int port2 1 0 12(_ent(_out))))
		(_port (_int port3 1 0 12(_ent(_out))))
		(_port (_int port4 1 0 12(_ent(_out))))
		(_port (_int port5 1 0 12(_ent(_out))))
		(_port (_int port6 1 0 12(_ent(_out))))
		(_port (_int port7 1 0 12(_ent(_out))))
		(_port (_int port8 1 0 12(_ent(_out))))
		(_port (_int port9 1 0 12(_ent(_out))))
		(_port (_int port10 1 0 12(_ent(_out))))
		(_port (_int port11 1 0 12(_ent(_out))))
		(_port (_int port12 1 0 12(_ent(_out))))
		(_port (_int port13 1 0 12(_ent(_out))))
		(_port (_int port14 1 0 12(_ent(_out))))
		(_port (_int port15 1 0 12(_ent(_out))))
		(_port (_int port16 1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int instr 2 0 20(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int opcode_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rs_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rt_if_id 3 0 21(_arch(_uni))))
		(_sig (_int rd_if_id 3 0 21(_arch(_uni))))
		(_sig (_int opcode_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rs_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rt_id_ex 3 0 22(_arch(_uni))))
		(_sig (_int rd_id_ex 3 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int rs_val 4 0 23(_arch(_uni))))
		(_sig (_int rt_val 4 0 23(_arch(_uni))))
		(_sig (_int rs_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int rt_val_id_ex 4 0 23(_arch(_uni))))
		(_sig (_int writeEn -2 0 24(_arch(_uni))))
		(_sig (_int ALU_result 4 0 25(_arch(_uni))))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (0 instructionBuffer)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(instruction_buffer_type))(ieee(std_logic_1164))(std(standard)))
)
I 000043 55 4770          1481031574591 tb
(_unit VHDL (testbench 0 28(tb 1 8))
	(_version vd0)
	(_time 1481031574592 2016.12.06 08:39:34)
	(_source (\./../src/test_bench_full_adder.vhd\(\./../src/testbench.vhd\)))
	(_parameters tan)
	(_code 4217434045141555431250181644174441444a4546)
	(_ent
		(_time 1481031312040)
	)
	(_inst u1 1 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 1 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 1 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 1 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 1 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 1 31(_arch(_uni))))
		(_sig (_int clk -2 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 1 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 1 33(_arch(_uni))))
		(_sig (_int port2 3 1 33(_arch(_uni))))
		(_sig (_int port3 3 1 33(_arch(_uni))))
		(_sig (_int port4 3 1 33(_arch(_uni))))
		(_sig (_int port5 3 1 33(_arch(_uni))))
		(_sig (_int port6 3 1 33(_arch(_uni))))
		(_sig (_int port7 3 1 33(_arch(_uni))))
		(_sig (_int port8 3 1 33(_arch(_uni))))
		(_sig (_int port9 3 1 33(_arch(_uni))))
		(_sig (_int port10 3 1 33(_arch(_uni))))
		(_sig (_int port11 3 1 33(_arch(_uni))))
		(_sig (_int port12 3 1 33(_arch(_uni))))
		(_sig (_int port13 3 1 33(_arch(_uni))))
		(_sig (_int port14 3 1 33(_arch(_uni))))
		(_sig (_int port15 3 1 33(_arch(_uni))))
		(_sig (_int port16 3 1 33(_arch(_uni))))
		(_sig (_int buffer_in -3 1 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 1 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 1 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 33686018 50528771)
		(50463234 50463234 33686019 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
V 000043 55 4770          1481031693917 tb
(_unit VHDL (testbench 0 28(tb 1 8))
	(_version vd0)
	(_time 1481031693918 2016.12.06 08:41:33)
	(_source (\./../src/test_bench_full_adder.vhd\(\./../src/testbench.vhd\)))
	(_parameters tan)
	(_code 525d515155040545530240080654075451545a5556)
	(_ent
		(_time 1481031312040)
	)
	(_inst u1 1 39(_ent . pipelinedUnit)
		(_port
			((buffer_in)(buffer_in))
			((clk)(clk))
			((inst_addr)(inst_addr))
			((port1)(port1))
			((port2)(port2))
			((port3)(port3))
			((port4)(port4))
			((port5)(port5))
			((port6)(port6))
			((port7)(port7))
			((port8)(port8))
			((port9)(port9))
			((port10)(port10))
			((port11)(port11))
			((port12)(port12))
			((port13)(port13))
			((port14)(port14))
			((port15)(port15))
			((port16)(port16))
		)
	)
	(_object
		(_cnst (_int period -1 1 9(_arch((ns 4632233691727265792)))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~13 1 10(_array -2 ((_dto i 63 i 0)))))
		(_type (_int regfile_content 1 10(_array 0 ((_to i 0 i 15)))))
		(_cnst (_int reg_content1 1 1 12(_arch(((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0100011111001100000011011101110000111001100100011001100010100110"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1111111111111111111111111111111111111111111111110110101001100000"\))((_string \"1111111111111111111111111111111111111111111111111101010011000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"1001110110011010011010111101111110001001111010100000001100000110"\))((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU"\))((_string \"1011100000110011111100100010010011000110011011100110011101011010"\))((_string \"1010101000110010101000100000001110110000010110000110101001100000"\))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 31(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int inst_addr 2 1 31(_arch(_uni))))
		(_sig (_int clk -2 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{63~downto~0}~132 1 33(_array -2 ((_dto i 63 i 0)))))
		(_sig (_int port1 3 1 33(_arch(_uni))))
		(_sig (_int port2 3 1 33(_arch(_uni))))
		(_sig (_int port3 3 1 33(_arch(_uni))))
		(_sig (_int port4 3 1 33(_arch(_uni))))
		(_sig (_int port5 3 1 33(_arch(_uni))))
		(_sig (_int port6 3 1 33(_arch(_uni))))
		(_sig (_int port7 3 1 33(_arch(_uni))))
		(_sig (_int port8 3 1 33(_arch(_uni))))
		(_sig (_int port9 3 1 33(_arch(_uni))))
		(_sig (_int port10 3 1 33(_arch(_uni))))
		(_sig (_int port11 3 1 33(_arch(_uni))))
		(_sig (_int port12 3 1 33(_arch(_uni))))
		(_sig (_int port13 3 1 33(_arch(_uni))))
		(_sig (_int port14 3 1 33(_arch(_uni))))
		(_sig (_int port15 3 1 33(_arch(_uni))))
		(_sig (_int port16 3 1 33(_arch(_uni))))
		(_sig (_int buffer_in -3 1 35(_arch(_uni))))
		(_cnst (_int \period/2\ -1 1 0(_int gms(_code 1))))
		(_prcs
			(line__60(_arch 0 1 60(_prcs (_wait_for)(_trgt(0)(1)(18(15))(18(14))(18(13))(18(12))(18(11))(18(10))(18(9))(18(8))(18(7))(18(6))(18(5))(18(4))(18(3))(18(2))(18(1))(18(0)))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extadd.instruction_buffer_type.instructionBuffer (2 instructionBuffer)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(instruction_buffer_type))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 33686018 50528771)
		(50463234 50463234 33686019 33751555)
		(33686019 33751555 50528771 33751811)
		(33751555 33751811 33751555 33686018)
		(50529027 33751811 50528771 50463235)
		(50463235 33751555 33686018 50528771)
		(50528771 33751555 33751555 33751555)
		(33686274 50463235 33751555 33686275)
		(50463235 33686018 33751555 50528771)
		(33686275 33751811 50528771 33686018)
		(50463235 33751811 33751555 33686274)
		(33686019 33686275 33751555 50528770)
		(33751554 50463235 50463235 50529027)
		(33686275 50463235 50529027 50463235)
		(50463235 33751555 33686018 33686019)
		(33686018 33686018 33686018 33686018)
	)
	(_model . tb 2 -1)
)
