library ieee;
use ieee.std_logic_1164.all;
entity memorytest is
port(
address: in std_logic_vector(7 downto 0);
data_in: in std_logic_vector (7 downto 0);
writes: in std_logic;
clock: in std_logic;
reset: in std_logic;
port_in_00: in std_logic_vector(7 downto 0);
port_in_01: in std_logic_vector(7 downto 0);
);
end memorytest;
architecture arch_memorytest of memorytest is
component memory 
port (
address: in std_logic_vector(7 downto 0);
data_in: in std_logic_vector (7 downto 0);
writes: in std_logic;
clock: in std_logic;
reset: in std_logic;
port_in_00: in std_logic_vector(7 downto 0);
port_in_01: in std_logic_vector(7 downto 0);
data_out: out std_logic_vector (7 downto 0);
port_out_00 : out std_logic_vector(7 downto 0);
port_out_01 : out std_logic_vector(7 downto 0));
end component;
component BCD7seg
	
	port
	(
		-- Input ports
		A,B,C,D	: in  std_logic;
		
		-- Output ports
		Sa,Sb,Sc,Sd,Se,Sf,Sg	: out std_logic
		
	);
end component;
begin 
end arch_memorytest;