Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  1 23:00:49 2025
| Host         : DESKTOP-N93DAM9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adc_dma_bd_wrapper_control_sets_placed.rpt
| Design       : adc_dma_bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   755 |
|    Minimum number of control sets                        |   755 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2013 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   755 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |   116 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    30 |
| >= 16              |   322 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5850 |         1416 |
| No           | No                    | Yes                    |             520 |          131 |
| No           | Yes                   | No                     |            1999 |          605 |
| Yes          | No                    | No                     |            4206 |         1828 |
| Yes          | No                    | Yes                    |             689 |          145 |
| Yes          | Yes                   | No                     |            5195 |         1343 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                               | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                              |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                   |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                   |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                               | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                              |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                               | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                               | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                2 |              3 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                     |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                2 |              3 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                               |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                       |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                     |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                               |                1 |              3 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sInitDone_n                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                        | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                      |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sClkCounter0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                                              | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/FSM_sequential_sCurrentState[3]_i_2_n_0                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/sInitDone_n_0[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_7[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_10                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sInitDone_n                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                           | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                           |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiArreadyLoc0                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiAwreadyLoc0                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                          | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                          | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                         | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sIncCmdCnt                                                                                                                                                                                                                 | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sCmdCnt[4]_i_1_n_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[0].InstSyncHandshake/iPushT_i_1__22_n_0                                                                                                                                                                        | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                           | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/rst_ps7_0_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | adc_dma_bd_i/rst_ps7_0_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/E[0]                                                                                                                                                                                                       | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                      |                5 |              6 |         1.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxData                                                                                                                                                                                                    | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxVector1                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/FSM_onehot_sCurrentState[5]_i_1_n_0                                                                                                                                                                        | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | adc_dma_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                               |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                  |                1 |              6 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel_5                                                                                                                                                                                            | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_2[0]                                                                                                                                                                    |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]     | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                 | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_2[0]                                                                                                                                                                    |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSPI_TxFifoWrEn_reg_0[0]                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                     | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/InstRxFifoWrEnHandshake/E[0]                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                     | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg2[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg13[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg16[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg3[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg11[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.areset_leading                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                           | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                           | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                     | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg12[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[31]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[23]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg14[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10[15]_i_1_n_0                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg7[31]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[15]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg5[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg_0[0]                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg9[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg6[7]_i_1_n_0                                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg8[23]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                    | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sDoneFsm                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0                                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                          |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                      |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sExtSPI_RxDin[7]_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                    | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg15[7]_i_1_n_0                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/WSTRBq00_in                                                                                                                                                                                                     | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/gen_wstrb.WSTRBq[7]_i_1_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                             |                2 |              9 |         4.50 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                             |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                 | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                 | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |              9 |         2.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                            |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                          |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/clear                                                                                                                                                                                                                               |                8 |             10 |         1.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                          |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/gen_wstrb.WSTRBq[7]_i_1_n_0                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                            |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                               |                3 |             11 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                               |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                3 |             11 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wdc_status_going_full_reg                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                  |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                            |                2 |             12 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             12 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                            |                2 |             12 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             13 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                6 |             13 |         2.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sel                                                                                                                                                                                                        | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sRdDataR0                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/E[0]                                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCntEn                                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_8[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sLoadBufStart                                                                                                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/E[0]                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/SyncAsyncPushT/E[0]                                                                                                                                                           | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/sInAddrCounter0                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/ltOp_carry__0[0]                                                                                                                                                                                              | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                          | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstLoadOutCntHandshake/xsOutAddrCntEnR_reg                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/Circular_Buffer_inst/InstOutAddrCntStartHandshake/iPushRising                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[2].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstStreamTLHandshake/iPushT_i_1__23_n_0                                                                                                                                                                                        | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                4 |             15 |         3.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             15 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/gen_threadcam.r_threadcam/thread_cam_reset                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                            |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayCntEn                                                                                                                                                                                                                | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayPrescaler0                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                            |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |             16 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]          |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg10                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[9].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_0[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[11].InstSyncHandshake/E[0]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[11].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_6[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_2[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_5[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[12].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_4[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                          | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[10].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_3[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_1[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[12].InstSyncHandshake/E[0]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                            | adc_dma_bd_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                        |                4 |             18 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[9].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[10].InstSyncHandshake/E[0]                                                                                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                            |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                            |                3 |             18 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[7].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstSaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[9].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[10].InstSyncHandshake/iPushRising                                                                                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[11].InstSyncHandshake/iPushRising                                                                                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[8].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[12].InstSyncHandshake/iPushRising                                                                                                                                                                              | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[5].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[6].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/sRelayPrescaler0                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                            |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                          | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                3 |             20 |         6.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             20 |         2.22 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                            |                4 |             20 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                4 |             21 |         5.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                            | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                3 |             21 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                      |                3 |             21 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/E[0]                                                                                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                             | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                     |                4 |             24 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/AWCMD/WLastPush_Internal                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/sTxVector[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             25 |         1.92 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               12 |             25 |         2.08 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                         | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/SyncAsyncPushT/E[0]                                                                                                                                                                       | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/AWCMD/AWPush                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             26 |         2.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg0_reg[31]_9[0]                                                                                                                                                                         | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               12 |             26 |         2.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             26 |         6.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/GenerateHanshake[3].InstSyncHandshake/iPushRising                                                                                                                                                                               | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                4 |             27 |         6.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                4 |             28 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                     |                5 |             28 |         5.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                          | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                      |                6 |             28 |         4.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                7 |             28 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChAFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                               |                6 |             29 |         4.83 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstChBFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                               |               10 |             29 |         2.90 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                5 |             30 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                9 |             30 |         3.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                5 |             30 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                              | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                5 |             31 |         6.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                 |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                          |                5 |             31 |         6.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |                9 |             32 |         3.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |               32 |             32 |         1.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/gtOp_inferred__0/i__carry__0_0[0]                                                                                                                                                                             | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                7 |             32 |         4.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/gtOp_inferred__0/i__carry__0[0]                                                                                                                                                                               | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/TIME_BASE_00/counter[0]_i_1_n_0                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                8 |             32 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]     |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvRegRdEn                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                      | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_6[0]                                                                                                                                       |                9 |             34 |         3.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                             |               12 |             34 |         2.83 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                7 |             36 |         5.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                |               12 |             36 |         3.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                9 |             37 |         4.11 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                             |               10 |             37 |         3.70 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lRegisters[0]_0[31]                                                                                                                                                                                         |                6 |             37 |         6.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_packer_full_reg[0]                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                6 |             38 |         6.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             38 |         4.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             40 |         5.71 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                6 |             42 |         7.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/ZmodADC1410_Controll_0/U0/AD9648_SPI_inst/RST                                                                                                                                                                                                                      |               13 |             42 |         3.23 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               15 |             42 |         2.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                             | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             43 |         5.38 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               10 |             44 |         4.40 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                 |                6 |             44 |         7.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/in_range_reg_2[0]                                                                                                                                                                                             | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |               14 |             46 |         3.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/in_range_reg_1[0]                                                                                                                                                                                             | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                       |               18 |             46 |         2.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                             | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             46 |         5.75 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                      |                7 |             47 |         6.71 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             47 |         5.88 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             48 |         6.00 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                7 |             48 |         6.86 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               16 |             49 |         3.06 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  adc_dma_bd_i/ZmodADC1410_Controll_0/U0/DcoBufgClk |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               14 |             50 |         3.57 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                     | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             64 |         4.92 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                 |               15 |             67 |         4.47 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                 |               21 |             67 |         3.19 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               24 |             67 |         2.79 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | adc_dma_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             67 |         4.47 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             69 |         6.27 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |             69 |         5.31 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr0                                                                                                                                                                                                               | adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/clear                                                                                                                                                                                                                               |               66 |             71 |         1.08 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                             |               13 |             73 |         5.62 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               24 |             73 |         3.04 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                                | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                             |               16 |             73 |         4.56 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                 | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               29 |             78 |         2.69 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | adc_dma_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               23 |             78 |         3.39 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               26 |             80 |         3.08 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               22 |             81 |         3.68 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               20 |             81 |         4.05 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               24 |             81 |         3.38 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               14 |             81 |         5.79 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             81 |         6.23 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               16 |             84 |         5.25 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/InstLaxiResetHandshake/SyncAsyncx/SR[0]                                                                                                                                                                                                       |               19 |             86 |         4.53 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                  | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               15 |             87 |         5.80 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  | adc_dma_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                          | adc_dma_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               14 |             87 |         6.21 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               24 |            103 |         4.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               26 |            103 |         3.96 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               24 |            103 |         4.29 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/system_ila_0/U0/slot_0_apc/inst/CORE/i_Axi4PC_asr_inline/p_0_in0                                                                                                                                                                                                   |               29 |            122 |         4.21 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/in0                                                                                                                                                                                                         |               37 |            167 |         4.51 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   | adc_dma_bd_i/AXI_ZmodADC1410_0/U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |               84 |            434 |         5.17 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  | adc_dma_bd_i/AXI_TAR_0/U0/AXI_TAR_v1_0_S00_AXI_inst/rstn                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              965 |           1024 |         1.06 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              510 |           2596 |         5.09 |
|  adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1  |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              870 |           3628 |         4.17 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


