	component ram_2_wrport_2048x32 is
		port (
			data_a    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_a
			data_b    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datain_b
			address_a : in  std_logic_vector(10 downto 0) := (others => 'X'); -- address_a
			address_b : in  std_logic_vector(10 downto 0) := (others => 'X'); -- address_b
			wren_a    : in  std_logic                     := 'X';             -- wren_a
			wren_b    : in  std_logic                     := 'X';             -- wren_b
			clock     : in  std_logic                     := 'X';             -- clock
			rden_a    : in  std_logic                     := 'X';             -- rden_a
			rden_b    : in  std_logic                     := 'X';             -- rden_b
			q_a       : out std_logic_vector(31 downto 0);                    -- dataout_a
			q_b       : out std_logic_vector(31 downto 0)                     -- dataout_b
		);
	end component ram_2_wrport_2048x32;

