{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744557505868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744557505869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 17:18:25 2025 " "Processing started: Sun Apr 13 17:18:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744557505869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557505869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QuadraAprox -c QuadraAprox " "Command: quartus_map --read_settings_files=on --write_settings_files=off QuadraAprox -c QuadraAprox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557505869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744557506083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744557506083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra " "Found entity 1: quadra" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744557510976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557510976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "src/square.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/square.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744557510977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557510977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_top " "Found entity 1: quadra_top" {  } { { "src/quadra_top.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744557510979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557510979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quadra_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quadra_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_tb " "Found entity 1: quadra_tb" {  } { { "src/quadra_tb.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744557510980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557510980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "src/lut.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/lut.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744557510982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557510982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quadra_top " "Elaborating entity \"quadra_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744557511008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut lut:lut_inst " "Elaborating entity \"lut\" for hierarchy \"lut:lut_inst\"" {  } { { "src/quadra_top.sv" "lut_inst" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744557511009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadra quadra:quadra_inst " "Elaborating entity \"quadra\" for hierarchy \"quadra:quadra_inst\"" {  } { { "src/quadra_top.sv" "quadra_inst" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744557511019 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y_result quadra.sv(19) " "Verilog HDL warning at quadra.sv(19): object y_result used but never assigned" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744557511020 "|quadra_top|quadra:quadra_inst"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "x2_signed quadra.sv(30) " "Verilog HDL error at quadra.sv(30): expression in variable declaration assignment to x2_signed must be constant" {  } { { "src/quadra.sv" "" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra.sv" 30 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1744557511021 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "quadra:quadra_inst " "Can't elaborate user hierarchy \"quadra:quadra_inst\"" {  } { { "src/quadra_top.sv" "quadra_inst" { Text "E:/Intel_interview/rtl-model/quadra_aprox/src/quadra_top.sv" 57 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744557511021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744557511058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 13 17:18:31 2025 " "Processing ended: Sun Apr 13 17:18:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744557511058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744557511058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744557511058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557511058 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744557511663 ""}
