ENOMEM	,	V_24
"%s: failed to allocate memory for domain\n"	,	L_7
pclk	,	V_14
__iomem	,	T_1
exynos_pm_domain	,	V_4
for_each_compatible_node	,	F_16
MAX_CLK_PER_DOMAIN	,	V_11
"samsung,exynos4210-pd"	,	L_6
u32	,	T_2
"Power domain %s %s failed\n"	,	L_4
pm_genpd_add_subdomain	,	F_31
"%s failed to add subdomain: %s\n"	,	L_14
generic_pm_domain	,	V_1
exynos4_pm_init_power_domain	,	F_15
pr_warn	,	F_22
clk_put	,	F_26
of_genpd_add_provider_simple	,	F_28
"%s has as child subdomain: %s.\n"	,	L_15
clk	,	V_13
"#power-domain-cells"	,	L_13
exynos_pd_power	,	F_1
clk_get_parent	,	F_5
clk_set_parent	,	F_6
oscclk	,	V_15
ETIMEDOUT	,	V_18
clk_name	,	V_27
full_name	,	V_25
child_domain	,	V_30
__func__	,	V_23
domain	,	V_2
exynos_pd_power_off	,	F_14
name	,	V_16
pr_err	,	F_7
kfree_const	,	F_23
GFP_KERNEL	,	V_22
args_count	,	V_33
parent_domain	,	V_31
pm_genpd_init	,	F_27
np	,	V_20
of_clk_get_by_name	,	F_24
kfree	,	F_20
"clk%d"	,	L_11
"%s: failed to map memory\n"	,	L_8
"%s: error setting oscclk as parent to clock %d\n"	,	L_1
"oscclk"	,	L_10
usleep_range	,	F_11
pwr	,	V_8
device_node	,	V_19
timeout	,	V_7
"asb%d"	,	L_9
of_parse_phandle_with_args	,	F_30
power_off	,	V_26
__raw_writel	,	F_8
kzalloc	,	F_17
asb_clk	,	V_12
next_pd	,	V_34
no_clk	,	V_28
of_phandle_args	,	V_32
exynos_pd_power_on	,	F_13
__raw_readl	,	F_9
clk_prepare_enable	,	F_4
INT_LOCAL_PWR_EN	,	V_17
on	,	V_21
"disable"	,	L_3
op	,	V_9
"power-domains"	,	L_12
pr_info	,	F_32
i	,	V_10
clk_disable_unprepare	,	F_12
"enable"	,	L_2
EINVAL	,	V_29
container_of	,	F_2
pd	,	V_5
power_on	,	V_3
kstrdup_const	,	F_19
__init	,	T_3
of_iomap	,	F_21
"%s: error setting parent to clock%d\n"	,	L_5
of_node_put	,	F_18
of_genpd_get_from_provider	,	F_29
base	,	V_6
IS_ERR	,	F_3
cpu_relax	,	F_10
ERR_PTR	,	F_25
