{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582256942723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582256942728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 19:49:02 2020 " "Processing started: Thu Feb 20 19:49:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582256942728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256942728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticCircuit -c ArithmeticCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticCircuit -c ArithmeticCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256942729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582256943311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582256943311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Verilog/FullAdder.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "../Verilog/Mux2x1.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/mux3x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/mux3x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3X2 " "Found entity 1: Mux3X2" {  } { { "../Verilog/Mux3x2.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/Mux3x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/arithmeticcircuitsingle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/arithmeticcircuitsingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticCircuitSingle " "Found entity 1: ArithmeticCircuitSingle" {  } { { "../Verilog/ArithmeticCircuitSingle.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/ArithmeticCircuitSingle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/arithmeticcircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/arithmeticcircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticCircuit " "Found entity 1: ArithmeticCircuit" {  } { { "../Verilog/ArithmeticCircuit.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/ArithmeticCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aashi/onedrive/desktop/lab2/verilog/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aashi/onedrive/desktop/lab2/verilog/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Verilog/tb.v" "" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582256952840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256952840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArithmeticCircuit " "Elaborating entity \"ArithmeticCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582256952880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticCircuitSingle ArithmeticCircuitSingle:z0 " "Elaborating entity \"ArithmeticCircuitSingle\" for hierarchy \"ArithmeticCircuitSingle:z0\"" {  } { { "../Verilog/ArithmeticCircuit.v" "z0" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/ArithmeticCircuit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582256952880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3X2 ArithmeticCircuitSingle:z0\|Mux3X2:x0 " "Elaborating entity \"Mux3X2\" for hierarchy \"ArithmeticCircuitSingle:z0\|Mux3X2:x0\"" {  } { { "../Verilog/ArithmeticCircuitSingle.v" "x0" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/ArithmeticCircuitSingle.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582256952880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 ArithmeticCircuitSingle:z0\|Mux3X2:x0\|Mux2x1:a0 " "Elaborating entity \"Mux2x1\" for hierarchy \"ArithmeticCircuitSingle:z0\|Mux3X2:x0\|Mux2x1:a0\"" {  } { { "../Verilog/Mux3x2.v" "a0" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/Mux3x2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582256952880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithmeticCircuitSingle:z0\|FullAdder:i0 " "Elaborating entity \"FullAdder\" for hierarchy \"ArithmeticCircuitSingle:z0\|FullAdder:i0\"" {  } { { "../Verilog/ArithmeticCircuitSingle.v" "i0" { Text "C:/Users/aashi/OneDrive/Desktop/Lab2/Verilog/ArithmeticCircuitSingle.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582256952880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582256953340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582256953765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582256953765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582256953827 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582256953827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582256953827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582256953827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582256953880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 19:49:13 2020 " "Processing ended: Thu Feb 20 19:49:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582256953880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582256953880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582256953880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582256953880 ""}
