

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:34:50 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      5|        -|        -|    -|
|Expression           |        -|      1|        0|     1039|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      242|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      6|      242|     1075|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+----------------+
    |                   Instance                  |                  Module                  |   Expression   |
    +---------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_7s_5s_5s_12_1_1_U2       |myproject_am_addmul_7s_5s_5s_12_1_1       | (i0 + i1) * i2 |
    |myproject_am_addmul_7s_5s_5s_12_1_1_U4       |myproject_am_addmul_7s_5s_5s_12_1_1       | (i0 + i1) * i2 |
    |myproject_am_submul_7s_5s_5s_12_1_1_U5       |myproject_am_submul_7s_5s_5s_12_1_1       | (i0 - i1) * i2 |
    |myproject_mac_mul_sub_10s_5s_17ns_17_1_1_U3  |myproject_mac_mul_sub_10s_5s_17ns_17_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_10s_5s_14s_15_1_1_U1    |myproject_mac_muladd_10s_5s_14s_15_1_1    |  i0 + i1 * i2  |
    +---------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln728_1_fu_345_p2             |     *    |      1|  0|   6|          11|           5|
    |mul_ln728_2_fu_381_p2             |     *    |      0|  0|  62|          10|           5|
    |mul_ln728_3_fu_439_p2             |     *    |      0|  0|  40|           8|           5|
    |r_V_12_fu_477_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_23_fu_209_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_24_fu_263_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_26_fu_836_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_28_fu_335_p2                  |     *    |      0|  0|  23|           6|           5|
    |r_V_29_fu_914_p2                  |     *    |      0|  0|  33|           7|           5|
    |r_V_33_fu_495_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_34_fu_518_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_35_fu_554_p2                  |     *    |      0|  0|  33|           7|           5|
    |r_V_36_fu_574_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_37_fu_598_p2                  |     *    |      0|  0|  17|           5|           5|
    |r_V_7_fu_363_p2                   |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_1_fu_854_p2            |     +    |      0|  0|  21|          17|          17|
    |add_ln1192_6_fu_999_p2            |     +    |      0|  0|  21|          17|          17|
    |add_ln1192_7_fu_1032_p2           |     +    |      0|  0|  21|          17|          17|
    |add_ln1192_fu_819_p2              |     +    |      0|  0|  21|          17|          17|
    |ret_V_10_fu_1038_p2               |     +    |      0|  0|  21|          16|          17|
    |ret_V_13_fu_616_p2                |     +    |      0|  0|  21|          16|          16|
    |ret_V_14_fu_634_p2                |     +    |      0|  0|  21|          16|          16|
    |ret_V_16_fu_680_p2                |     +    |      0|  0|  21|          17|          17|
    |ret_V_18_fu_749_p2                |     +    |      0|  0|  21|          20|          21|
    |ret_V_2_fu_782_p2                 |     +    |      0|  0|  22|          15|          15|
    |ret_V_4_fu_877_p2                 |     +    |      0|  0|  21|          17|          17|
    |ret_V_6_fu_908_p2                 |     +    |      0|  0|  27|          20|          20|
    |ret_V_7_fu_935_p2                 |     +    |      0|  0|  21|          21|          21|
    |ret_V_9_fu_971_p2                 |     +    |      0|  0|  21|          21|          21|
    |r_V_30_fu_421_p2                  |     -    |      0|  0|  15|           8|           8|
    |r_V_31_fu_457_p2                  |     -    |      0|  0|  16|           9|           9|
    |r_V_40_fu_704_p2                  |     -    |      0|  0|  15|           8|           8|
    |ret_V_11_fu_568_p2                |     -    |      0|  0|  21|           1|          16|
    |ret_V_12_fu_592_p2                |     -    |      0|  0|  21|          16|          16|
    |ret_V_15_fu_656_p2                |     -    |      0|  0|  24|          17|          17|
    |ret_V_17_fu_726_p2                |     -    |      0|  0|  28|          21|          21|
    |ret_V_3_fu_802_p2                 |     -    |      0|  0|  24|          17|          17|
    |ret_V_5_fu_399_p2                 |     -    |      0|  0|  26|          19|          19|
    |ret_V_8_fu_952_p2                 |     -    |      0|  0|  21|          21|          21|
    |ret_V_fu_253_p2                   |     -    |      0|  0|  21|          14|          14|
    |sub_ln1192_2_fu_965_p2            |     -    |      0|  0|  21|          21|          21|
    |sub_ln1192_4_fu_513_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1192_5_fu_1015_p2           |     -    |      0|  0|  21|          17|          17|
    |sub_ln1192_6_fu_674_p2            |     -    |      0|  0|  21|          17|          17|
    |sub_ln1192_7_fu_743_p2            |     -    |      0|  0|  21|          21|          21|
    |sub_ln1192_fu_871_p2              |     -    |      0|  0|  21|          17|          17|
    |sub_ln728_fu_548_p2               |     -    |      0|  0|  15|           7|           7|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0|1039|         613|         611|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   80|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   83|        166|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |mul_ln728_3_reg_1140     |  12|   0|   12|          0|
    |mul_ln728_4_reg_1160     |  12|   0|   12|          0|
    |mul_ln728_reg_1120       |  12|   0|   12|          0|
    |r_V_24_reg_1110          |  10|   0|   10|          0|
    |r_V_28_reg_1125          |  11|   0|   11|          0|
    |r_V_31_reg_1145          |   8|   0|    9|          1|
    |r_V_34_reg_1155          |  10|   0|   10|          0|
    |ret_V_1_reg_1115         |  15|   0|   15|          0|
    |ret_V_5_reg_1130         |  15|   0|   19|          4|
    |sext_ln1116_4_reg_1135   |  10|   0|   12|          2|
    |sub_ln1192_4_reg_1150    |  17|   0|   17|          0|
    |sub_ln728_reg_1165       |   7|   0|    7|          0|
    |tmp_1_reg_1097           |   5|   0|    5|          0|
    |tmp_2_reg_1103           |   5|   0|    5|          0|
    |trunc_ln708_3_reg_1170   |   5|   0|    5|          0|
    |trunc_ln708_4_reg_1175   |   5|   0|    5|          0|
    |x_V_ap_vld_preg          |   1|   0|    1|          0|
    |x_V_preg                 |  80|   0|   80|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 242|   0|  249|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |   80|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    5|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    5|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    5|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    5|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    5|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

