{
    "design_name": "bsg_mul_iterative",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",
        "basejump_stl/bsg_misc/bsg_mul_iterative.v"
    ],
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "4",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_250MHz_8",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3.63",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_275MHz_8",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3.33",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_300MHz_8",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3.076",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_325MHz_8",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "6.66",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_150MHz_16",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "5.71",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_175MHz_16",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "5",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_200MHz_16",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "10",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_100MHz_32",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "8",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_125MHz_32",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "6.67",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_150MHz_32",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        }
    ]
}