

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Wed Dec 21 16:46:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_fu_264  |single_lin_process_1  |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
        |grp_recvFrame_logic_1_fu_286     |recvFrame_logic_1     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_256_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 13 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [clu.c:22]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_addr"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_0, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %uart_addr"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_1, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_addr"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ps_ddr"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_22, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_17, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_can"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_uart"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_lin"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_en"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_en"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_24, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_en"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_21, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_7, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_12, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [clu.c:22]   --->   Operation 56 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%lin_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ddr" [clu.c:22]   --->   Operation 57 'read' 'lin_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%can_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ddr" [clu.c:22]   --->   Operation 58 'read' 'can_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%lin_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ptr" [clu.c:22]   --->   Operation 59 'read' 'lin_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%can_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ptr" [clu.c:22]   --->   Operation 60 'read' 'can_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mode_nr_load = load i2 %mode_nr" [clu.c:57]   --->   Operation 61 'load' 'mode_nr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.50ns)   --->   "%switch_ln57 = switch i2 %mode_nr_load, void %sw.bb, i2 2, void %sw.bb2, i2 1, void %sw.bb1" [clu.c:57]   --->   Operation 62 'switch' 'switch_ln57' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 63 [1/1] (1.32ns)   --->   "%store_ln64 = store i2 2, i2 %mode_nr" [clu.c:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = (mode_nr_load == 1)> <Delay = 1.32>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln65 = br void %sw.epilog" [clu.c:65]   --->   Operation 64 'br' 'br_ln65' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lin_nr = alloca i32 1"   --->   Operation 65 'alloca' 'lin_nr' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%lin_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %lin_en"   --->   Operation 66 'read' 'lin_en_read' <Predicate = (mode_nr_load == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %lin_en_read" [dlin.c:256]   --->   Operation 67 'trunc' 'trunc_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln256 = store i4 0, i4 %lin_nr" [dlin.c:256]   --->   Operation 68 'store' 'store_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 1.29>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i4" [dlin.c:256]   --->   Operation 69 'br' 'br_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 70 'alloca' 'jj' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%can_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %can_en"   --->   Operation 71 'read' 'can_en_read' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i32 %can_en_read" [can.c:275]   --->   Operation 72 'trunc' 'trunc_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln275 = store i4 0, i4 %jj" [can.c:275]   --->   Operation 73 'store' 'store_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.29>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc.i" [can.c:275]   --->   Operation 74 'br' 'br_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lin_nr_1 = load i4 %lin_nr" [dlin.c:256]   --->   Operation 75 'load' 'lin_nr_1' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.96ns)   --->   "%icmp_ln256 = icmp_eq  i4 %lin_nr_1, i4 10" [dlin.c:256]   --->   Operation 76 'icmp' 'icmp_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 77 'speclooptripcount' 'empty_70' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.99ns)   --->   "%lin_nr_2 = add i4 %lin_nr_1, i4 1" [dlin.c:256]   --->   Operation 78 'add' 'lin_nr_2' <Predicate = (mode_nr_load == 2)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc.i4.split, void %dlin.exit" [dlin.c:256]   --->   Operation 79 'br' 'br_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dlin.c:256]   --->   Operation 80 'specloopname' 'specloopname_ln256' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%zext_ln215 = zext i4 %lin_nr_1" [dlin.c:215]   --->   Operation 81 'zext' 'zext_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%shl_ln215 = shl i10 1, i10 %zext_ln215" [dlin.c:215]   --->   Operation 82 'shl' 'shl_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%and_ln215 = and i10 %trunc_ln256, i10 %shl_ln215" [dlin.c:215]   --->   Operation 83 'and' 'and_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln215 = icmp_eq  i10 %and_ln215, i10 0" [dlin.c:215]   --->   Operation 84 'icmp' 'icmp_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %if.then.i.i9, void %dlin_FSM.exit.i" [dlin.c:215]   --->   Operation 85 'br' 'br_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %lin_nr_1, i12 0" [dlin.c:217]   --->   Operation 86 'bitconcatenate' 'shl_ln4' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i16 %shl_ln4" [dlin.c:217]   --->   Operation 87 'zext' 'zext_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.89ns)   --->   "%linbase_mod = add i32 %zext_ln217, i32 %lin_ptr_read" [dlin.c:217]   --->   Operation 88 'add' 'linbase_mod' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 89 'call' 'call_ln218' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (1.32ns)   --->   "%store_ln68 = store i2 0, i2 %mode_nr" [clu.c:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = (mode_nr_load == 2 & icmp_ln256)> <Delay = 1.32>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln69 = br void %sw.epilog" [clu.c:69]   --->   Operation 91 'br' 'br_ln69' <Predicate = (mode_nr_load == 2 & icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [can.c:275]   --->   Operation 92 'load' 'jj_1' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.96ns)   --->   "%icmp_ln275 = icmp_eq  i4 %jj_1, i4 12" [can.c:275]   --->   Operation 93 'icmp' 'icmp_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.99ns)   --->   "%add_ln275 = add i4 %jj_1, i4 1" [can.c:275]   --->   Operation 95 'add' 'add_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %for.inc.i.split, void %can.exit" [can.c:275]   --->   Operation 96 'br' 'br_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [can.c:275]   --->   Operation 97 'specloopname' 'specloopname_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%zext_ln245 = zext i4 %jj_1" [can.c:245]   --->   Operation 98 'zext' 'zext_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%shl_ln245 = shl i12 1, i12 %zext_ln245" [can.c:245]   --->   Operation 99 'shl' 'shl_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%and_ln245 = and i12 %trunc_ln275, i12 %shl_ln245" [can.c:245]   --->   Operation 100 'and' 'and_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln245 = icmp_eq  i12 %and_ln245, i12 0" [can.c:245]   --->   Operation 101 'icmp' 'icmp_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %if.then.i.i, void %CanFd_Recv_Sequential.exit.i" [can.c:245]   --->   Operation 102 'br' 'br_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %jj_1, i16 0" [can.c:247]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i20 %shl_ln" [can.c:247]   --->   Operation 104 'zext' 'zext_ln247' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.89ns)   --->   "%canaddr_mod = add i32 %zext_ln247, i32 %can_ptr_read" [can.c:247]   --->   Operation 105 'add' 'canaddr_mod' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln248)   --->   "%or_ln248 = or i20 %shl_ln, i20 232" [can.c:248]   --->   Operation 106 'or' 'or_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln248)   --->   "%zext_ln248 = zext i20 %or_ln248" [can.c:248]   --->   Operation 107 'zext' 'zext_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln248 = add i32 %zext_ln248, i32 %can_ptr_read" [can.c:248]   --->   Operation 108 'add' 'add_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln248, i32 2, i32 31" [can.c:248]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.32ns)   --->   "%store_ln60 = store i2 1, i2 %mode_nr" [clu.c:60]   --->   Operation 110 'store' 'store_ln60' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln275)> <Delay = 1.32>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln61 = br void %sw.epilog" [clu.c:61]   --->   Operation 111 'br' 'br_ln61' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [clu.c:73]   --->   Operation 112 'ret' 'ret_ln73' <Predicate = (mode_nr_load != 2 & icmp_ln275) | (mode_nr_load != 2 & mode_nr_load == 1) | (mode_nr_load == 2 & icmp_ln256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 113 [1/2] (1.89ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 113 'call' 'call_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln221 = br void %dlin_FSM.exit.i" [dlin.c:221]   --->   Operation 114 'br' 'br_ln221' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln256 = store i4 %lin_nr_2, i4 %lin_nr" [dlin.c:256]   --->   Operation 115 'store' 'store_ln256' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i4" [dlin.c:256]   --->   Operation 116 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i30 %trunc_ln" [can.c:248]   --->   Operation 117 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln248" [can.c:248]   --->   Operation 118 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [7/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 119 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 120 [6/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 120 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 121 [5/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 121 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 122 [4/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 122 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 123 [3/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 123 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 124 [2/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 124 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 125 [1/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:248]   --->   Operation 125 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 126 [1/1] (7.30ns)   --->   "%result = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [can.c:248]   --->   Operation 126 'read' 'result' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i32 %result" [can.c:248]   --->   Operation 127 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:250]   --->   Operation 128 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:250]   --->   Operation 129 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:250]   --->   Operation 130 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:250]   --->   Operation 131 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 6.99>
ST_12 : Operation 132 [1/1] (1.06ns)   --->   "%icmp_ln250 = icmp_ne  i7 %tmp_9, i7 0" [can.c:250]   --->   Operation 132 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.06ns)   --->   "%icmp_ln250_1 = icmp_ne  i7 %tmp_10, i7 0" [can.c:250]   --->   Operation 133 'icmp' 'icmp_ln250_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8, i7 %tmp, i9 0, i7 %tmp_8, i8 0" [can.c:250]   --->   Operation 134 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (1.96ns)   --->   "%icmp_ln250_2 = icmp_eq  i31 %and_ln, i31 0" [can.c:250]   --->   Operation 135 'icmp' 'icmp_ln250_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250_2, void %if.then6.i.i, void %if.end17.i.i" [can.c:250]   --->   Operation 136 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex = select i1 %icmp_ln250, i6 %trunc_ln248, i6 0" [can.c:252]   --->   Operation 137 'select' 'readIndex' <Predicate = (!icmp_ln250_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%zext_ln249 = zext i6 %readIndex" [can.c:249]   --->   Operation 138 'zext' 'zext_ln249' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 23" [can.c:257]   --->   Operation 139 'bitselect' 'tmp_11' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_11, i7 0" [can.c:257]   --->   Operation 140 'bitconcatenate' 'readIndex_1' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%readIndex_2 = select i1 %icmp_ln250_1, i8 %readIndex_1, i8 %zext_ln249" [can.c:256]   --->   Operation 141 'select' 'readIndex_2' <Predicate = (!icmp_ln250_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [2/2] (4.96ns)   --->   "%call_ln260 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:260]   --->   Operation 142 'call' 'call_ln260' <Predicate = (!icmp_ln250_2)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 1.89>
ST_13 : Operation 143 [1/2] (1.89ns)   --->   "%call_ln260 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:260]   --->   Operation 143 'call' 'call_ln260' <Predicate = (!icmp_ln245 & !icmp_ln250_2)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln261 = br void %if.end17.i.i" [can.c:261]   --->   Operation 144 'br' 'br_ln261' <Predicate = (!icmp_ln245 & !icmp_ln250_2)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln262 = br void %CanFd_Recv_Sequential.exit.i" [can.c:262]   --->   Operation 145 'br' 'br_ln262' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln275 = store i4 %add_ln275, i4 %jj" [can.c:275]   --->   Operation 146 'store' 'store_ln275' <Predicate = true> <Delay = 1.29>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc.i" [can.c:275]   --->   Operation 147 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ uart_addr]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ lin_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ptr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_uart]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_lin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ddr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_nr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ PLIN_Ctrl_run_state]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ internal_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln22 (spectopmodule    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
timestamp_read     (read             ) [ 00111111111111]
lin_ddr_read       (read             ) [ 00111111111111]
can_ddr_read       (read             ) [ 00111111111111]
lin_ptr_read       (read             ) [ 00111111111111]
can_ptr_read       (read             ) [ 00111111111111]
mode_nr_load       (load             ) [ 01111111111111]
switch_ln57        (switch           ) [ 00000000000000]
store_ln64         (store            ) [ 00000000000000]
br_ln65            (br               ) [ 00000000000000]
lin_nr             (alloca           ) [ 01111111111111]
lin_en_read        (read             ) [ 00000000000000]
trunc_ln256        (trunc            ) [ 00111111111111]
store_ln256        (store            ) [ 00000000000000]
br_ln256           (br               ) [ 00000000000000]
jj                 (alloca           ) [ 01111111111111]
can_en_read        (read             ) [ 00000000000000]
trunc_ln275        (trunc            ) [ 00111111111111]
store_ln275        (store            ) [ 00000000000000]
br_ln275           (br               ) [ 00000000000000]
lin_nr_1           (load             ) [ 00010000000000]
icmp_ln256         (icmp             ) [ 00111111111111]
empty_70           (speclooptripcount) [ 00000000000000]
lin_nr_2           (add              ) [ 00010000000000]
br_ln256           (br               ) [ 00000000000000]
specloopname_ln256 (specloopname     ) [ 00000000000000]
zext_ln215         (zext             ) [ 00000000000000]
shl_ln215          (shl              ) [ 00000000000000]
and_ln215          (and              ) [ 00000000000000]
icmp_ln215         (icmp             ) [ 00111111111111]
br_ln215           (br               ) [ 00000000000000]
shl_ln4            (bitconcatenate   ) [ 00000000000000]
zext_ln217         (zext             ) [ 00000000000000]
linbase_mod        (add              ) [ 00010000000000]
store_ln68         (store            ) [ 00000000000000]
br_ln69            (br               ) [ 00000000000000]
jj_1               (load             ) [ 00001111111111]
icmp_ln275         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
add_ln275          (add              ) [ 00001111111111]
br_ln275           (br               ) [ 00000000000000]
specloopname_ln275 (specloopname     ) [ 00000000000000]
zext_ln245         (zext             ) [ 00000000000000]
shl_ln245          (shl              ) [ 00000000000000]
and_ln245          (and              ) [ 00000000000000]
icmp_ln245         (icmp             ) [ 00111111111111]
br_ln245           (br               ) [ 00000000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000]
zext_ln247         (zext             ) [ 00000000000000]
canaddr_mod        (add              ) [ 00001111111111]
or_ln248           (or               ) [ 00000000000000]
zext_ln248         (zext             ) [ 00000000000000]
add_ln248          (add              ) [ 00000000000000]
trunc_ln           (partselect       ) [ 00001000000000]
store_ln60         (store            ) [ 00000000000000]
br_ln61            (br               ) [ 00000000000000]
ret_ln73           (ret              ) [ 00000000000000]
call_ln218         (call             ) [ 00000000000000]
br_ln221           (br               ) [ 00000000000000]
store_ln256        (store            ) [ 00000000000000]
br_ln256           (br               ) [ 00000000000000]
sext_ln248         (sext             ) [ 00000000000000]
can_addr_addr      (getelementptr    ) [ 00000111111100]
result_req         (readreq          ) [ 00000000000000]
result             (read             ) [ 00000000000010]
trunc_ln248        (trunc            ) [ 00000000000010]
tmp_9              (partselect       ) [ 00000000000010]
tmp_10             (partselect       ) [ 00000000000010]
tmp                (partselect       ) [ 00000000000010]
tmp_8              (partselect       ) [ 00000000000010]
icmp_ln250         (icmp             ) [ 00000000000000]
icmp_ln250_1       (icmp             ) [ 00000000000000]
and_ln             (bitconcatenate   ) [ 00000000000000]
icmp_ln250_2       (icmp             ) [ 00111111111111]
br_ln250           (br               ) [ 00000000000000]
readIndex          (select           ) [ 00000000000000]
zext_ln249         (zext             ) [ 00000000000000]
tmp_11             (bitselect        ) [ 00000000000000]
readIndex_1        (bitconcatenate   ) [ 00000000000000]
readIndex_2        (select           ) [ 00110000000001]
call_ln260         (call             ) [ 00000000000000]
br_ln261           (br               ) [ 00000000000000]
br_ln262           (br               ) [ 00000000000000]
store_ln275        (store            ) [ 00000000000000]
br_ln275           (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uart_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lin_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ps_ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_ptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ptr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="uart_ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ptr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lin_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="received_can">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="received_uart">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_uart"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="received_lin">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_lin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_en">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_en"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="uart_en">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_en"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lin_en">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_en"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="can_ddr">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ddr"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="uart_ddr">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ddr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lin_ddr">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ddr"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="timestamp">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mode_nr">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_nr"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="internal_can_counter">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="PLIN_Ctrl_run_state">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PLIN_Ctrl_run_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="PL_Data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="internal_lin_counter">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dropped_lin_counter">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_lin_process.1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i16"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="lin_nr_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lin_nr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="jj_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="timestamp_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lin_ddr_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ddr_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="can_ddr_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ddr_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lin_ptr_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ptr_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="can_ptr_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ptr_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lin_en_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_en_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="can_en_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_en_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="result_req/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="result_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="7"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_single_lin_process_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="0" index="4" bw="32" slack="1"/>
<pin id="270" dir="0" index="5" bw="64" slack="1"/>
<pin id="271" dir="0" index="6" bw="4" slack="0"/>
<pin id="272" dir="0" index="7" bw="32" slack="0"/>
<pin id="273" dir="0" index="8" bw="1" slack="0"/>
<pin id="274" dir="0" index="9" bw="6" slack="0"/>
<pin id="275" dir="0" index="10" bw="32" slack="0"/>
<pin id="276" dir="0" index="11" bw="16" slack="0"/>
<pin id="277" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_recvFrame_logic_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="9"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="0" index="4" bw="32" slack="10"/>
<pin id="292" dir="0" index="5" bw="8" slack="0"/>
<pin id="293" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="294" dir="0" index="7" bw="64" slack="10"/>
<pin id="295" dir="0" index="8" bw="32" slack="0"/>
<pin id="296" dir="0" index="9" bw="32" slack="0"/>
<pin id="297" dir="0" index="10" bw="16" slack="0"/>
<pin id="298" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln260/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mode_nr_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mode_nr_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln64_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln256_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln256_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln275_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln275/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln275_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="lin_nr_1_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lin_nr_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln256_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lin_nr_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lin_nr_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln215_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="shl_ln215_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln215/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln215_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln215_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln217_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="linbase_mod_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="linbase_mod/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln68_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="jj_1_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln275_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln275/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln275_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln275/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln245_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln245_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln245/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="and_ln245_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="1"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln245/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln245_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="20" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln247_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="20" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="canaddr_mod_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="20" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="canaddr_mod/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln248_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="20" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln248/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln248_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="20" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln248_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="30" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="3" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln60_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln256_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="1"/>
<pin id="480" dir="0" index="1" bw="4" slack="2"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln248_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="30" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln248/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="can_addr_addr_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="30" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln248_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln248/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_9_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="0" index="3" bw="5" slack="0"/>
<pin id="531" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln250_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln250_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_1/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="7" slack="1"/>
<pin id="551" dir="0" index="4" bw="1" slack="0"/>
<pin id="552" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln250_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250_2/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="readIndex_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="6" slack="1"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln249_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_11_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="readIndex_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="readIndex_1/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="readIndex_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex_2/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln275_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="10"/>
<pin id="599" dir="0" index="1" bw="4" slack="11"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln275/13 "/>
</bind>
</comp>

<comp id="601" class="1005" name="timestamp_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="lin_ddr_read_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ddr_read "/>
</bind>
</comp>

<comp id="612" class="1005" name="can_ddr_read_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="10"/>
<pin id="614" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="can_ddr_read "/>
</bind>
</comp>

<comp id="617" class="1005" name="lin_ptr_read_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ptr_read "/>
</bind>
</comp>

<comp id="622" class="1005" name="can_ptr_read_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_ptr_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="mode_nr_load_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_nr_load "/>
</bind>
</comp>

<comp id="632" class="1005" name="lin_nr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lin_nr "/>
</bind>
</comp>

<comp id="639" class="1005" name="trunc_ln256_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln256 "/>
</bind>
</comp>

<comp id="644" class="1005" name="jj_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln275_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="1"/>
<pin id="653" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln275 "/>
</bind>
</comp>

<comp id="662" class="1005" name="lin_nr_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lin_nr_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln215_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="671" class="1005" name="linbase_mod_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linbase_mod "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln275_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="10"/>
<pin id="684" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln275 "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln245_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="10"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln245 "/>
</bind>
</comp>

<comp id="691" class="1005" name="canaddr_mod_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="9"/>
<pin id="693" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="canaddr_mod "/>
</bind>
</comp>

<comp id="696" class="1005" name="trunc_ln_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="30" slack="1"/>
<pin id="698" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="701" class="1005" name="can_addr_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="result_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="712" class="1005" name="trunc_ln248_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="1"/>
<pin id="714" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln248 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_9_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="1"/>
<pin id="719" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_10_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="1"/>
<pin id="724" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="1"/>
<pin id="729" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_8_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="1"/>
<pin id="734" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="737" class="1005" name="icmp_ln250_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln250_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="readIndex_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="readIndex_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="60" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="112" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="114" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="114" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="114" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="114" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="120" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="120" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="168" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="170" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="144" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="264" pin=8"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="264" pin=9"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="264" pin=10"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="264" pin=11"/></net>

<net id="299"><net_src comp="200" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="286" pin=8"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="286" pin=9"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="286" pin=10"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="116" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="240" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="122" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="246" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="122" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="264" pin=6"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="124" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="333" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="130" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="333" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="136" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="138" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="140" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="333" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="142" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="382" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="392"><net_src comp="146" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="148" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="130" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="394" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="154" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="142" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="156" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="394" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="158" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="430" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="160" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="162" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="164" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="166" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="118" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="34" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="485" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="495"><net_src comp="259" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="172" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="259" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="174" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="176" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="512"><net_src comp="172" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="259" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="178" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="180" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="522"><net_src comp="172" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="259" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="178" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="180" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="532"><net_src comp="172" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="259" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="174" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="176" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="540"><net_src comp="182" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="182" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="184" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="186" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="188" pin="0"/><net_sink comp="546" pin=4"/></net>

<net id="560"><net_src comp="546" pin="5"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="190" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="536" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="192" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="562" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="194" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="196" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="198" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="573" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="182" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="541" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="569" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="588" pin="3"/><net_sink comp="286" pin=5"/></net>

<net id="604"><net_src comp="210" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="610"><net_src comp="216" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="615"><net_src comp="222" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="620"><net_src comp="228" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="625"><net_src comp="234" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="631"><net_src comp="305" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="202" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="642"><net_src comp="315" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="647"><net_src comp="206" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="654"><net_src comp="324" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="665"><net_src comp="343" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="670"><net_src comp="364" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="382" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="685"><net_src comp="403" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="690"><net_src comp="424" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="442" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="699"><net_src comp="462" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="704"><net_src comp="485" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="710"><net_src comp="259" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="715"><net_src comp="492" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="720"><net_src comp="496" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="725"><net_src comp="506" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="730"><net_src comp="516" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="735"><net_src comp="526" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="546" pin=3"/></net>

<net id="740"><net_src comp="556" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="588" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="286" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {12 13 }
	Port: lin_addr | {2 3 }
	Port: ps_ddr | {2 3 12 13 }
	Port: received_can | {12 13 }
	Port: received_lin | {2 3 }
	Port: mode_nr | {1 2 }
	Port: internal_can_counter | {12 13 }
	Port: dropped_can_counter | {12 13 }
	Port: PLIN_Ctrl_run_state | {2 3 }
	Port: PL_Data | {2 3 }
	Port: internal_lin_counter | {2 3 }
	Port: dropped_lin_counter | {2 3 }
 - Input state : 
	Port: clu : can_addr | {4 5 6 7 8 9 10 11 12 13 }
	Port: clu : lin_addr | {2 3 }
	Port: clu : ps_ddr | {2 3 12 13 }
	Port: clu : can_ptr | {1 }
	Port: clu : lin_ptr | {1 }
	Port: clu : can_en | {1 }
	Port: clu : lin_en | {1 }
	Port: clu : can_ddr | {1 }
	Port: clu : lin_ddr | {1 }
	Port: clu : timestamp | {1 }
	Port: clu : mode_nr | {1 }
	Port: clu : internal_can_counter | {12 13 }
	Port: clu : dropped_can_counter | {12 13 }
	Port: clu : PLIN_Ctrl_run_state | {2 3 }
	Port: clu : PL_Data | {2 3 }
	Port: clu : internal_lin_counter | {2 3 }
	Port: clu : dropped_lin_counter | {2 3 }
  - Chain level:
	State 1
		switch_ln57 : 1
		store_ln256 : 1
		store_ln275 : 1
	State 2
		icmp_ln256 : 1
		lin_nr_2 : 1
		br_ln256 : 2
		zext_ln215 : 1
		shl_ln215 : 2
		and_ln215 : 3
		icmp_ln215 : 3
		br_ln215 : 4
		shl_ln4 : 1
		zext_ln217 : 2
		linbase_mod : 3
		call_ln218 : 4
		icmp_ln275 : 1
		add_ln275 : 1
		br_ln275 : 2
		zext_ln245 : 1
		shl_ln245 : 2
		and_ln245 : 3
		icmp_ln245 : 3
		br_ln245 : 4
		shl_ln : 1
		zext_ln247 : 2
		canaddr_mod : 3
		or_ln248 : 2
		zext_ln248 : 2
		add_ln248 : 3
		trunc_ln : 4
	State 3
	State 4
		can_addr_addr : 1
		result_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln250_2 : 1
		br_ln250 : 2
		readIndex : 1
		zext_ln249 : 2
		readIndex_1 : 1
		readIndex_2 : 3
		call_ln260 : 4
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_single_lin_process_1_fu_264 |    0    |    0    | 34.9662 |   1359  |   1019  |    0    |
|          |   grp_recvFrame_logic_1_fu_286  |    0    |    1    | 48.1899 |   1828  |   1958  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         lin_nr_2_fu_343         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        linbase_mod_fu_382       |    0    |    0    |    0    |    0    |    32   |    0    |
|    add   |         add_ln275_fu_403        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        canaddr_mod_fu_442       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln248_fu_457        |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln256_fu_337        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        icmp_ln215_fu_364        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln275_fu_397        |    0    |    0    |    0    |    0    |    2    |    0    |
|   icmp   |        icmp_ln245_fu_424        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln250_fu_536        |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln250_1_fu_541       |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln250_2_fu_556       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |         and_ln215_fu_359        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         and_ln245_fu_419        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln215_fu_353        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         shl_ln245_fu_413        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |         readIndex_fu_562        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        readIndex_2_fu_588       |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    timestamp_read_read_fu_210   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_ddr_read_read_fu_216    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ddr_read_read_fu_222    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     lin_ptr_read_read_fu_228    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ptr_read_read_fu_234    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_en_read_read_fu_240     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_en_read_read_fu_246     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        result_read_fu_259       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_252       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln256_fu_315       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln275_fu_324       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln248_fu_492       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln215_fu_349        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln217_fu_378        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln245_fu_409        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln247_fu_438        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln248_fu_453        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln249_fu_569        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          shl_ln4_fu_370         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_430          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          and_ln_fu_546          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        readIndex_1_fu_580       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |         or_ln248_fu_447         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         trunc_ln_fu_462         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_9_fu_496          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_10_fu_506          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_516           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_526          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln248_fu_482        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_11_fu_573          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    1    | 83.1561 |   3187  |   3170  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|PLIN_Ctrl_run_state|    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln275_reg_682  |    4   |
| can_addr_addr_reg_701|   32   |
| can_ddr_read_reg_612 |   32   |
| can_ptr_read_reg_622 |   32   |
|  canaddr_mod_reg_691 |   32   |
|  icmp_ln215_reg_667  |    1   |
|  icmp_ln245_reg_687  |    1   |
| icmp_ln250_2_reg_737 |    1   |
|      jj_reg_644      |    4   |
| lin_ddr_read_reg_607 |   32   |
|   lin_nr_2_reg_662   |    4   |
|    lin_nr_reg_632    |    4   |
| lin_ptr_read_reg_617 |   32   |
|  linbase_mod_reg_671 |   32   |
| mode_nr_load_reg_628 |    2   |
|  readIndex_2_reg_741 |    8   |
|    result_reg_707    |   32   |
|timestamp_read_reg_601|   64   |
|    tmp_10_reg_722    |    7   |
|     tmp_8_reg_732    |    7   |
|     tmp_9_reg_717    |    7   |
|      tmp_reg_727     |    7   |
|  trunc_ln248_reg_712 |    6   |
|  trunc_ln256_reg_639 |   10   |
|  trunc_ln275_reg_651 |   12   |
|   trunc_ln_reg_696   |   30   |
+----------------------+--------+
|         Total        |   435  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_252       |  p1  |   2  |  32  |   64   ||    9    |
| grp_single_lin_process_1_fu_264 |  p2  |   2  |  32  |   64   ||    9    |
|   grp_recvFrame_logic_1_fu_286  |  p5  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   144  ||  3.894  ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   83   |  3187  |  3170  |    0   |
|   Memory  |    0   |    -   |    -   |    1   |    1   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   435  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   87   |  3623  |  3198  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
