(edif Master_Test
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 3 18 9 36 30)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Master_Test.ngc Master_Test.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Master_Test_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Master_Test
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port MISO
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port p1
              (direction INPUT)
            )
            (port MOSI
              (direction OUTPUT)
            )
            (port SCLK
              (direction OUTPUT)
            )
            (port SS_n
              (direction OUTPUT)
            )
            (designator "xc6slx9-3-tqg144")
            (property TYPE (string "Master_Test") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Master_Test_Master_Test") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mem_addr_0
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance mem_addr_1
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Begin_state_FSM_FFd2_renamed_0 "Begin_state_FSM_FFd2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Begin_state_FSM_FFd1_renamed_1 "Begin_state_FSM_FFd1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Write_state_FSM_FFd2_renamed_2 "Write_state_FSM_FFd2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Write_state_FSM_FFd1_renamed_3 "Write_state_FSM_FFd1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Read_state_FSM_FFd1_renamed_4 "Read_state_FSM_FFd1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename master_Mcount_slowcount_xor_1__ "master/Mcount_slowcount_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_Mcount_slowcount_xor_0__ "master/Mcount_slowcount_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_Mcount_slowcount_cy_0___renamed_5 "master/Mcount_slowcount_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_slowcount_1 "master/slowcount_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_slowcount_0 "master/slowcount_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_7 "master/shift_reg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_6 "master/shift_reg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_5 "master/shift_reg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_4 "master/shift_reg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_3 "master/shift_reg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_2 "master/shift_reg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_1 "master/shift_reg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_shift_reg_0 "master/shift_reg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Begin_state_FSM_FFd2_In1 "Begin_state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Begin_state_FSM_FFd2-In1") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename Begin_state_FSM_FFd1_In1 "Begin_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Begin_state_FSM_FFd2-In1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename master_n0195_0__inv1 "master/n0195<0>_inv1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___master/wr_strobe_rstpot") (owner "Xilinx"))
              (property INIT (string "51") (owner "Xilinx"))
            )
            (instance (rename master__n0315_inv1 "master/_n0315_inv1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF20") (owner "Xilinx"))
            )
            (instance (rename master__n026411 "master/_n026411")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00020000") (owner "Xilinx"))
            )
            (instance (rename MISO_IBUF_renamed_6 "MISO_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance MOSI_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SCLK_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SS_n_OBUF_renamed_7 "SS_n_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename read_n_renamed_8 "read_n")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename write_n_renamed_9 "write_n")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename master_Mcount_slowcount_xor_1__rt_renamed_10 "master/Mcount_slowcount_xor<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename master_wr_strobe_renamed_11 "master/wr_strobe")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_tx_holding_reg_1 "master/tx_holding_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_stateZero_renamed_12 "master/stateZero")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_SSO_reg_renamed_13 "master/SSO_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_MISO_reg_renamed_14 "master/MISO_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_tx_holding_primed_renamed_15 "master/tx_holding_primed")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11 "Mmux_mem_addr[2]_mem_addr[2]_mux_27_OUT11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEFFFEFFFEFFF") (owner "Xilinx"))
            )
            (instance data_to_spi_reg_1
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_state_FSM_FFd2_In11 "Read_state_FSM_FFd2-In11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename data_to_spi_reg_1_rstpot_renamed_16 "data_to_spi_reg_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8") (owner "Xilinx"))
            )
            (instance (rename Write_state_FSM_FFd2_In1 "Write_state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000100010001000") (owner "Xilinx"))
            )
            (instance (rename master_transmitting_slowclock_AND_20_o_inv1 "master/transmitting_slowclock_AND_20_o_inv1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "73") (owner "Xilinx"))
            )
            (instance (rename &_n0143_inv1 "_n0143_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000F100F100F100F") (owner "Xilinx"))
            )
            (instance (rename master__n0294_inv1 "master/_n0294_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2200F2F0") (owner "Xilinx"))
            )
            (instance (rename master_RRDY_renamed_17 "master/RRDY")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_transmitting_renamed_18 "master/transmitting")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_4 "master/state_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_3 "master/state_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_2 "master/state_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_1 "master/state_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_0 "master/state_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_SCLK_reg_renamed_19 "master/SCLK_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_RRDY_rstpot1_renamed_20 "master/RRDY_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0CAE00AA") (owner "Xilinx"))
            )
            (instance (rename master_SCLK_reg_rstpot_SW0 "master/SCLK_reg_rstpot_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename master_SCLK_reg_rstpot_SW1 "master/SCLK_reg_rstpot_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename master_SCLK_reg_rstpot1_renamed_21 "master/SCLK_reg_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00006C3CCCCCCCCC") (owner "Xilinx"))
            )
            (instance (rename master_SSO_reg_rstpot_renamed_22 "master/SSO_reg_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAEAAA") (owner "Xilinx"))
            )
            (instance (rename master_tx_holding_primed_rstpot_renamed_23 "master/tx_holding_primed_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___master/tx_holding_primed_rstpot") (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename master_wr_strobe_rstpot_renamed_24 "master/wr_strobe_rstpot")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___master/wr_strobe_rstpot") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename master_state_4_rstpot_SW0 "master/state_4_rstpot_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DF") (owner "Xilinx"))
            )
            (instance (rename master_state_4_rstpot_renamed_25 "master/state_4_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA6AA8AAAA") (owner "Xilinx"))
            )
            (instance (rename master_state_1_rstpot_renamed_26 "master/state_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCC44CCCCCC6CCC") (owner "Xilinx"))
            )
            (instance (rename master_transmitting_rstpot1_renamed_27 "master/transmitting_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE0EEEEE") (owner "Xilinx"))
            )
            (instance (rename write_n_glue_rst_renamed_28 "write_n_glue_rst")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEFC0000") (owner "Xilinx"))
            )
            (instance (rename read_n_glue_rst_renamed_29 "read_n_glue_rst")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BFFF5555") (owner "Xilinx"))
            )
            (instance (rename master_mux1211 "master/mux1211")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename master_mux911 "master/mux911")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename master_mux1511 "master/mux1511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___master/mux1511") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_mux1411 "master/mux1411")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___master/mux1411") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_mux1111 "master/mux1111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___master/mux1411") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_mux1311 "master/mux1311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___master/mux1311") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_mux811 "master/mux811")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___master/mux1511") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_mux1011 "master/mux1011")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___master/mux1311") (owner "Xilinx"))
              (property INIT (string "0800") (owner "Xilinx"))
            )
            (instance (rename master_tx_holding_reg_1_rstpot_renamed_30 "master/tx_holding_reg_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___master/tx_holding_primed_rstpot") (owner "Xilinx"))
              (property INIT (string "FDDD0888") (owner "Xilinx"))
            )
            (instance (rename master_MISO_reg_rstpot_renamed_31 "master/MISO_reg_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAEAAA2") (owner "Xilinx"))
            )
            (instance (rename master_stateZero_rstpot_renamed_32 "master/stateZero_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename master_state_0_rstpot_renamed_33 "master/state_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA6A") (owner "Xilinx"))
            )
            (instance (rename master_state_2_rstpot_renamed_34 "master/state_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename master_slowcount_0_1_renamed_35 "master/slowcount_0_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_slowcount_1_1_renamed_36 "master/slowcount_1_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_3_rstpot_G "master/state_3_rstpot_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_37 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_Mcount_slowcount_lut_0__INV_0 "master/Mcount_slowcount_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance read_n_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename master_state_3_rstpot1 "master/state_3_rstpot1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (net MISO_IBUF
              (joined
                (portRef O (instanceRef MISO_IBUF_renamed_6))
                (portRef I4 (instanceRef master_MISO_reg_rstpot_renamed_31))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef mem_addr_0))
                (portRef C (instanceRef mem_addr_1))
                (portRef C (instanceRef Begin_state_FSM_FFd2_renamed_0))
                (portRef C (instanceRef Begin_state_FSM_FFd1_renamed_1))
                (portRef C (instanceRef Write_state_FSM_FFd2_renamed_2))
                (portRef C (instanceRef Write_state_FSM_FFd1_renamed_3))
                (portRef C (instanceRef Read_state_FSM_FFd1_renamed_4))
                (portRef C (instanceRef master_shift_reg_0))
                (portRef C (instanceRef master_shift_reg_1))
                (portRef C (instanceRef master_shift_reg_2))
                (portRef C (instanceRef master_shift_reg_3))
                (portRef C (instanceRef master_shift_reg_4))
                (portRef C (instanceRef master_shift_reg_5))
                (portRef C (instanceRef master_shift_reg_6))
                (portRef C (instanceRef master_shift_reg_7))
                (portRef C (instanceRef master_slowcount_0))
                (portRef C (instanceRef master_slowcount_1))
                (portRef C (instanceRef read_n_renamed_8))
                (portRef C (instanceRef write_n_renamed_9))
                (portRef C (instanceRef master_wr_strobe_renamed_11))
                (portRef C (instanceRef master_tx_holding_reg_1))
                (portRef C (instanceRef master_stateZero_renamed_12))
                (portRef C (instanceRef master_SSO_reg_renamed_13))
                (portRef C (instanceRef master_MISO_reg_renamed_14))
                (portRef C (instanceRef master_tx_holding_primed_renamed_15))
                (portRef C (instanceRef data_to_spi_reg_1))
                (portRef C (instanceRef master_RRDY_renamed_17))
                (portRef C (instanceRef master_transmitting_renamed_18))
                (portRef C (instanceRef master_state_4))
                (portRef C (instanceRef master_state_3))
                (portRef C (instanceRef master_state_2))
                (portRef C (instanceRef master_state_1))
                (portRef C (instanceRef master_state_0))
                (portRef C (instanceRef master_SCLK_reg_renamed_19))
                (portRef C (instanceRef master_slowcount_0_1_renamed_35))
                (portRef C (instanceRef master_slowcount_1_1_renamed_36))
                (portRef O (instanceRef clk_BUFGP_renamed_37))
              )
            )
            (net (rename master_shift_reg_7__ "master/shift_reg<7>")
              (joined
                (portRef Q (instanceRef master_shift_reg_7))
                (portRef I (instanceRef MOSI_OBUF))
              )
            )
            (net (rename master_SCLK_reg "master/SCLK_reg")
              (joined
                (portRef I (instanceRef SCLK_OBUF))
                (portRef Q (instanceRef master_SCLK_reg_renamed_19))
                (portRef I1 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
                (portRef I3 (instanceRef master_mux1211))
                (portRef I3 (instanceRef master_mux911))
                (portRef I0 (instanceRef master_mux1511))
                (portRef I0 (instanceRef master_mux1411))
                (portRef I0 (instanceRef master_mux1111))
                (portRef I0 (instanceRef master_mux1311))
                (portRef I0 (instanceRef master_mux811))
                (portRef I0 (instanceRef master_mux1011))
                (portRef I3 (instanceRef master_MISO_reg_rstpot_renamed_31))
                (portRef I3 (instanceRef master__n0294_inv1))
              )
            )
            (net SS_n_OBUF
              (joined
                (portRef O (instanceRef master_n0195_0__inv1))
                (portRef I (instanceRef SS_n_OBUF_renamed_7))
              )
            )
            (net (rename master_RRDY "master/RRDY")
              (joined
                (portRef Q (instanceRef master_RRDY_renamed_17))
                (portRef I2 (instanceRef read_n_glue_rst_renamed_29))
                (portRef I1 (instanceRef Read_state_FSM_FFd2_In11))
                (portRef I0 (instanceRef master_RRDY_rstpot1_renamed_20))
              )
            )
            (net read_n
              (joined
                (portRef Q (instanceRef read_n_renamed_8))
                (portRef I4 (instanceRef read_n_glue_rst_renamed_29))
                (portRef I (instanceRef read_n_inv1_INV_0))
                (portRef I2 (instanceRef Read_state_FSM_FFd2_In11))
              )
            )
            (net Begin_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef Begin_state_FSM_FFd1_renamed_1))
                (portRef I1 (instanceRef Begin_state_FSM_FFd2_In1))
                (portRef I0 (instanceRef Begin_state_FSM_FFd1_In1))
                (portRef I2 (instanceRef data_to_spi_reg_1_rstpot_renamed_16))
                (portRef I2 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I2 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I2 (instanceRef &_n0143_inv1))
                (portRef I3 (instanceRef write_n_glue_rst_renamed_28))
              )
            )
            (net Begin_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef Begin_state_FSM_FFd2_renamed_0))
                (portRef I0 (instanceRef Begin_state_FSM_FFd2_In1))
                (portRef I1 (instanceRef Begin_state_FSM_FFd1_In1))
                (portRef I1 (instanceRef data_to_spi_reg_1_rstpot_renamed_16))
                (portRef I2 (instanceRef write_n_glue_rst_renamed_28))
                (portRef I3 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I3 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I3 (instanceRef &_n0143_inv1))
              )
            )
            (net Write_state_FSM_FFd2
              (joined
                (portRef Q (instanceRef Write_state_FSM_FFd2_renamed_2))
                (portRef D (instanceRef Write_state_FSM_FFd1_renamed_3))
                (portRef I1 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I1 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I1 (instanceRef &_n0143_inv1))
                (portRef I1 (instanceRef write_n_glue_rst_renamed_28))
              )
            )
            (net (rename mem_addr_1__ "mem_addr<1>")
              (joined
                (portRef Q (instanceRef mem_addr_1))
                (portRef I0 (instanceRef master__n0315_inv1))
                (portRef I1 (instanceRef master_SSO_reg_rstpot_renamed_22))
              )
            )
            (net (rename mem_addr_0__ "mem_addr<0>")
              (joined
                (portRef Q (instanceRef mem_addr_0))
                (portRef I1 (instanceRef master__n0315_inv1))
                (portRef I2 (instanceRef master_SSO_reg_rstpot_renamed_22))
              )
            )
            (net write_n
              (joined
                (portRef Q (instanceRef write_n_renamed_9))
                (portRef I1 (instanceRef master_wr_strobe_rstpot_renamed_24))
                (portRef I0 (instanceRef write_n_glue_rst_renamed_28))
              )
            )
            (net (rename data_to_spi_reg_1__ "data_to_spi_reg<1>")
              (joined
                (portRef Q (instanceRef data_to_spi_reg_1))
                (portRef I0 (instanceRef data_to_spi_reg_1_rstpot_renamed_16))
                (portRef I4 (instanceRef master_SSO_reg_rstpot_renamed_22))
                (portRef I1 (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
              )
            )
            (net (rename data_to_spi_reg_0__ "data_to_spi_reg<0>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef master_Mcount_slowcount_cy_0___renamed_5))
                (portRef CI (instanceRef master_Mcount_slowcount_xor_0__))
              )
            )
            (net (rename mem_addr_2__mem_addr_2__mux_27_OUT_1__ "mem_addr[2]_mem_addr[2]_mux_27_OUT<1>")
              (joined
                (portRef D (instanceRef mem_addr_1))
                (portRef O (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I4 (instanceRef write_n_glue_rst_renamed_28))
              )
            )
            (net reset_n
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef mem_addr_0))
                (portRef DI (instanceRef master_Mcount_slowcount_cy_0___renamed_5))
              )
            )
            (net (rename &_n0143_inv "_n0143_inv")
              (joined
                (portRef CE (instanceRef mem_addr_0))
                (portRef CE (instanceRef mem_addr_1))
                (portRef O (instanceRef &_n0143_inv1))
              )
            )
            (net (rename Begin_state_FSM_FFd2_In "Begin_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef Begin_state_FSM_FFd2_renamed_0))
                (portRef O (instanceRef Begin_state_FSM_FFd2_In1))
              )
            )
            (net (rename Begin_state_FSM_FFd1_In "Begin_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef Begin_state_FSM_FFd1_renamed_1))
                (portRef O (instanceRef Begin_state_FSM_FFd1_In1))
              )
            )
            (net (rename Write_state_FSM_FFd2_In "Write_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef Write_state_FSM_FFd2_renamed_2))
                (portRef I3 (instanceRef data_to_spi_reg_1_rstpot_renamed_16))
                (portRef O (instanceRef Write_state_FSM_FFd2_In1))
              )
            )
            (net Write_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef Write_state_FSM_FFd1_renamed_3))
                (portRef I2 (instanceRef master_tx_holding_primed_rstpot_renamed_23))
                (portRef I0 (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
                (portRef I0 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I0 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I0 (instanceRef &_n0143_inv1))
              )
            )
            (net (rename Read_state_FSM_FFd2_In "Read_state_FSM_FFd2-In")
              (joined
                (portRef R (instanceRef mem_addr_0))
                (portRef R (instanceRef mem_addr_1))
                (portRef O (instanceRef Read_state_FSM_FFd2_In11))
              )
            )
            (net (rename master__n02641 "master/_n02641")
              (joined
                (portRef O (instanceRef master__n026411))
                (portRef I5 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I4 (instanceRef master_stateZero_rstpot_renamed_32))
                (portRef I4 (instanceRef master_RRDY_rstpot1_renamed_20))
                (portRef I4 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
                (portRef I4 (instanceRef master_transmitting_rstpot1_renamed_27))
              )
            )
            (net (rename master_Mcount_slowcount_cy_0__ "master/Mcount_slowcount_cy<0>")
              (joined
                (portRef O (instanceRef master_Mcount_slowcount_cy_0___renamed_5))
                (portRef CI (instanceRef master_Mcount_slowcount_xor_1__))
              )
            )
            (net (rename master_Mcount_slowcount_lut_0__ "master/Mcount_slowcount_lut<0>")
              (joined
                (portRef S (instanceRef master_Mcount_slowcount_cy_0___renamed_5))
                (portRef LI (instanceRef master_Mcount_slowcount_xor_0__))
                (portRef O (instanceRef master_Mcount_slowcount_lut_0__INV_0))
              )
            )
            (net (rename master_state_4__ "master/state<4>")
              (joined
                (portRef Q (instanceRef master_state_4))
                (portRef I0 (instanceRef master_state_4_rstpot_renamed_25))
                (portRef I0 (instanceRef master__n026411))
                (portRef I0 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
              )
            )
            (net (rename master_state_3__ "master/state<3>")
              (joined
                (portRef Q (instanceRef master_state_3))
                (portRef I0 (instanceRef master_SCLK_reg_rstpot_SW0))
                (portRef I0 (instanceRef master_state_3_rstpot_G))
                (portRef I1 (instanceRef master_state_3_rstpot1))
                (portRef I1 (instanceRef master__n026411))
                (portRef I1 (instanceRef master_state_4_rstpot_renamed_25))
              )
            )
            (net (rename master_state_2__ "master/state<2>")
              (joined
                (portRef I2 (instanceRef master__n026411))
                (portRef Q (instanceRef master_state_2))
                (portRef I1 (instanceRef master_SCLK_reg_rstpot_SW0))
                (portRef I0 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I1 (instanceRef master_state_3_rstpot_G))
                (portRef I2 (instanceRef master_state_4_rstpot_renamed_25))
              )
            )
            (net (rename master_state_1__ "master/state<1>")
              (joined
                (portRef Q (instanceRef master_state_1))
                (portRef I2 (instanceRef master_SCLK_reg_rstpot_SW0))
                (portRef I1 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I2 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I2 (instanceRef master_state_3_rstpot_G))
                (portRef I3 (instanceRef master__n026411))
                (portRef I3 (instanceRef master_state_4_rstpot_renamed_25))
              )
            )
            (net (rename master_state_0__ "master/state<0>")
              (joined
                (portRef Q (instanceRef master_state_0))
                (portRef I3 (instanceRef master_SCLK_reg_rstpot_SW0))
                (portRef I0 (instanceRef master_state_4_rstpot_SW0))
                (portRef I2 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I0 (instanceRef master_state_0_rstpot_renamed_33))
                (portRef I3 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I3 (instanceRef master_state_3_rstpot_G))
                (portRef I4 (instanceRef master__n026411))
              )
            )
            (net (rename master_Result_1__ "master/Result<1>")
              (joined
                (portRef D (instanceRef master_slowcount_1))
                (portRef O (instanceRef master_Mcount_slowcount_xor_1__))
                (portRef D (instanceRef master_slowcount_1_1_renamed_36))
              )
            )
            (net (rename master_Result_0__ "master/Result<0>")
              (joined
                (portRef D (instanceRef master_slowcount_0))
                (portRef O (instanceRef master_Mcount_slowcount_xor_0__))
                (portRef D (instanceRef master_slowcount_0_1_renamed_35))
              )
            )
            (net (rename master_transmitting_slowclock_AND_20_o_inv "master/transmitting_slowclock_AND_20_o_inv")
              (joined
                (portRef R (instanceRef master_slowcount_0))
                (portRef R (instanceRef master_slowcount_1))
                (portRef O (instanceRef master_transmitting_slowclock_AND_20_o_inv1))
                (portRef R (instanceRef master_slowcount_0_1_renamed_35))
                (portRef R (instanceRef master_slowcount_1_1_renamed_36))
              )
            )
            (net (rename master__n0294_inv "master/_n0294_inv")
              (joined
                (portRef CE (instanceRef master_shift_reg_0))
                (portRef CE (instanceRef master_shift_reg_1))
                (portRef CE (instanceRef master_shift_reg_2))
                (portRef CE (instanceRef master_shift_reg_3))
                (portRef CE (instanceRef master_shift_reg_4))
                (portRef CE (instanceRef master_shift_reg_5))
                (portRef CE (instanceRef master_shift_reg_6))
                (portRef CE (instanceRef master_shift_reg_7))
                (portRef O (instanceRef master__n0294_inv1))
              )
            )
            (net (rename master__n0315_inv "master/_n0315_inv")
              (joined
                (portRef O (instanceRef master__n0315_inv1))
                (portRef I3 (instanceRef master_RRDY_rstpot1_renamed_20))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_0__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<0>")
              (joined
                (portRef D (instanceRef master_shift_reg_0))
                (portRef O (instanceRef master_mux811))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_1__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<1>")
              (joined
                (portRef D (instanceRef master_shift_reg_1))
                (portRef O (instanceRef master_mux911))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_2__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<2>")
              (joined
                (portRef D (instanceRef master_shift_reg_2))
                (portRef O (instanceRef master_mux1011))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_3__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<3>")
              (joined
                (portRef D (instanceRef master_shift_reg_3))
                (portRef O (instanceRef master_mux1111))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_4__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<4>")
              (joined
                (portRef D (instanceRef master_shift_reg_4))
                (portRef O (instanceRef master_mux1211))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_5__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<5>")
              (joined
                (portRef D (instanceRef master_shift_reg_5))
                (portRef O (instanceRef master_mux1311))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_6__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<6>")
              (joined
                (portRef D (instanceRef master_shift_reg_6))
                (portRef O (instanceRef master_mux1411))
              )
            )
            (net (rename master_shift_reg_7__shift_reg_7__mux_62_OUT_7__ "master/shift_reg[7]_shift_reg[7]_mux_62_OUT<7>")
              (joined
                (portRef D (instanceRef master_shift_reg_7))
                (portRef O (instanceRef master_mux1511))
              )
            )
            (net (rename master_transmitting "master/transmitting")
              (joined
                (portRef I1 (instanceRef master_n0195_0__inv1))
                (portRef I5 (instanceRef &_n0143_inv1))
                (portRef I4 (instanceRef master__n0294_inv1))
                (portRef Q (instanceRef master_transmitting_renamed_18))
                (portRef I2 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
                (portRef I1 (instanceRef master_tx_holding_primed_rstpot_renamed_23))
                (portRef I0 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I1 (instanceRef read_n_glue_rst_renamed_29))
                (portRef I3 (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
                (portRef I3 (instanceRef master_stateZero_rstpot_renamed_32))
                (portRef I2 (instanceRef master_state_0_rstpot_renamed_33))
                (portRef I1 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I0 (instanceRef master_state_3_rstpot1))
                (portRef I5 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I4 (instanceRef Read_state_FSM_FFd2_In11))
                (portRef I5 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I1 (instanceRef master_transmitting_slowclock_AND_20_o_inv1))
                (portRef I4 (instanceRef master_state_4_rstpot_renamed_25))
                (portRef I1 (instanceRef master_transmitting_rstpot1_renamed_27))
              )
            )
            (net (rename master_tx_holding_reg_1__ "master/tx_holding_reg<1>")
              (joined
                (portRef Q (instanceRef master_tx_holding_reg_1))
                (portRef I0 (instanceRef master_mux1211))
                (portRef I0 (instanceRef master_mux911))
                (portRef I4 (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
              )
            )
            (net (rename master_shift_reg_0__ "master/shift_reg<0>")
              (joined
                (portRef Q (instanceRef master_shift_reg_0))
                (portRef I4 (instanceRef master_mux911))
              )
            )
            (net (rename master_shift_reg_1__ "master/shift_reg<1>")
              (joined
                (portRef Q (instanceRef master_shift_reg_1))
                (portRef I3 (instanceRef master_mux1011))
              )
            )
            (net (rename master_shift_reg_2__ "master/shift_reg<2>")
              (joined
                (portRef Q (instanceRef master_shift_reg_2))
                (portRef I3 (instanceRef master_mux1111))
              )
            )
            (net (rename master_shift_reg_3__ "master/shift_reg<3>")
              (joined
                (portRef Q (instanceRef master_shift_reg_3))
                (portRef I4 (instanceRef master_mux1211))
              )
            )
            (net (rename master_shift_reg_4__ "master/shift_reg<4>")
              (joined
                (portRef Q (instanceRef master_shift_reg_4))
                (portRef I3 (instanceRef master_mux1311))
              )
            )
            (net (rename master_shift_reg_5__ "master/shift_reg<5>")
              (joined
                (portRef Q (instanceRef master_shift_reg_5))
                (portRef I3 (instanceRef master_mux1411))
              )
            )
            (net (rename master_shift_reg_6__ "master/shift_reg<6>")
              (joined
                (portRef Q (instanceRef master_shift_reg_6))
                (portRef I3 (instanceRef master_mux1511))
              )
            )
            (net (rename master_stateZero "master/stateZero")
              (joined
                (portRef I2 (instanceRef master_n0195_0__inv1))
                (portRef Q (instanceRef master_stateZero_renamed_12))
                (portRef I0 (instanceRef master_stateZero_rstpot_renamed_32))
              )
            )
            (net (rename master_SSO_reg "master/SSO_reg")
              (joined
                (portRef I0 (instanceRef master_n0195_0__inv1))
                (portRef Q (instanceRef master_SSO_reg_renamed_13))
                (portRef I0 (instanceRef master_SSO_reg_rstpot_renamed_22))
              )
            )
            (net (rename master_tx_holding_primed "master/tx_holding_primed")
              (joined
                (portRef Q (instanceRef master_tx_holding_primed_renamed_15))
                (portRef I4 (instanceRef Mmux_mem_addr_2__mem_addr_2__mux_27_OUT11))
                (portRef I4 (instanceRef &_n0143_inv1))
                (portRef I0 (instanceRef master_tx_holding_primed_rstpot_renamed_23))
                (portRef I0 (instanceRef master_transmitting_rstpot1_renamed_27))
                (portRef I3 (instanceRef read_n_glue_rst_renamed_29))
                (portRef I2 (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
                (portRef I3 (instanceRef Read_state_FSM_FFd2_In11))
                (portRef I4 (instanceRef Write_state_FSM_FFd2_In1))
                (portRef I2 (instanceRef master__n0294_inv1))
              )
            )
            (net (rename master_slowcount_0__ "master/slowcount<0>")
              (joined
                (portRef Q (instanceRef master_slowcount_0))
                (portRef I0 (instanceRef master_SCLK_reg_rstpot_SW1))
                (portRef I1 (instanceRef master_state_4_rstpot_SW0))
                (portRef I4 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I1 (instanceRef master_mux1211))
                (portRef I1 (instanceRef master_mux911))
                (portRef I2 (instanceRef master_mux1511))
                (portRef I2 (instanceRef master_mux1411))
                (portRef I2 (instanceRef master_mux1111))
                (portRef I2 (instanceRef master_mux1311))
                (portRef I2 (instanceRef master_mux811))
                (portRef I2 (instanceRef master_mux1011))
                (portRef I2 (instanceRef master_MISO_reg_rstpot_renamed_31))
                (portRef I1 (instanceRef master_stateZero_rstpot_renamed_32))
                (portRef I3 (instanceRef master_state_0_rstpot_renamed_33))
                (portRef I5 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I5 (instanceRef master_state_3_rstpot_G))
                (portRef I (instanceRef master_Mcount_slowcount_lut_0__INV_0))
                (portRef I2 (instanceRef master_RRDY_rstpot1_renamed_20))
                (portRef I3 (instanceRef master_transmitting_rstpot1_renamed_27))
              )
            )
            (net (rename master_slowcount_1__ "master/slowcount<1>")
              (joined
                (portRef Q (instanceRef master_slowcount_1))
                (portRef I0 (instanceRef master_Mcount_slowcount_xor_1__rt_renamed_10))
                (portRef I2 (instanceRef master_transmitting_slowclock_AND_20_o_inv1))
                (portRef I1 (instanceRef master_SCLK_reg_rstpot_SW1))
                (portRef I2 (instanceRef master_state_4_rstpot_SW0))
                (portRef I3 (instanceRef master_state_1_rstpot_renamed_26))
                (portRef I2 (instanceRef master_mux1211))
                (portRef I2 (instanceRef master_mux911))
                (portRef I1 (instanceRef master_mux1511))
                (portRef I1 (instanceRef master_mux1411))
                (portRef I1 (instanceRef master_mux1111))
                (portRef I1 (instanceRef master_mux1311))
                (portRef I1 (instanceRef master_mux811))
                (portRef I1 (instanceRef master_mux1011))
                (portRef I1 (instanceRef master_MISO_reg_rstpot_renamed_31))
                (portRef I2 (instanceRef master_stateZero_rstpot_renamed_32))
                (portRef I1 (instanceRef master_state_0_rstpot_renamed_33))
                (portRef I4 (instanceRef master_state_2_rstpot_renamed_34))
                (portRef I4 (instanceRef master_state_3_rstpot_G))
                (portRef I1 (instanceRef master_RRDY_rstpot1_renamed_20))
                (portRef I2 (instanceRef master_transmitting_rstpot1_renamed_27))
              )
            )
            (net (rename master_wr_strobe "master/wr_strobe")
              (joined
                (portRef I2 (instanceRef master__n0315_inv1))
                (portRef Q (instanceRef master_wr_strobe_renamed_11))
                (portRef I3 (instanceRef master_SSO_reg_rstpot_renamed_22))
                (portRef I0 (instanceRef master_wr_strobe_rstpot_renamed_24))
              )
            )
            (net Read_state_FSM_FFd1
              (joined
                (portRef Q (instanceRef Read_state_FSM_FFd1_renamed_4))
                (portRef I3 (instanceRef master__n0315_inv1))
                (portRef I0 (instanceRef read_n_glue_rst_renamed_29))
                (portRef I0 (instanceRef Read_state_FSM_FFd2_In11))
              )
            )
            (net (rename master_MISO_reg "master/MISO_reg")
              (joined
                (portRef Q (instanceRef master_MISO_reg_renamed_14))
                (portRef I3 (instanceRef master_mux811))
                (portRef I0 (instanceRef master_MISO_reg_rstpot_renamed_31))
              )
            )
            (net read_n_inv
              (joined
                (portRef D (instanceRef Read_state_FSM_FFd1_renamed_4))
                (portRef O (instanceRef read_n_inv1_INV_0))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_37))
              )
            )
            (net MISO
              (joined
                (portRef MISO)
                (portRef I (instanceRef MISO_IBUF_renamed_6))
              )
            )
            (net MOSI
              (joined
                (portRef MOSI)
                (portRef O (instanceRef MOSI_OBUF))
              )
            )
            (net SCLK
              (joined
                (portRef SCLK)
                (portRef O (instanceRef SCLK_OBUF))
              )
            )
            (net SS_n
              (joined
                (portRef SS_n)
                (portRef O (instanceRef SS_n_OBUF_renamed_7))
              )
            )
            (net read_n_glue_rst
              (joined
                (portRef D (instanceRef read_n_renamed_8))
                (portRef O (instanceRef read_n_glue_rst_renamed_29))
              )
            )
            (net write_n_glue_rst
              (joined
                (portRef D (instanceRef write_n_renamed_9))
                (portRef O (instanceRef write_n_glue_rst_renamed_28))
              )
            )
            (net (rename master_Mcount_slowcount_xor_1__rt "master/Mcount_slowcount_xor<1>_rt")
              (joined
                (portRef O (instanceRef master_Mcount_slowcount_xor_1__rt_renamed_10))
                (portRef LI (instanceRef master_Mcount_slowcount_xor_1__))
              )
            )
            (net (rename master_wr_strobe_rstpot "master/wr_strobe_rstpot")
              (joined
                (portRef D (instanceRef master_wr_strobe_renamed_11))
                (portRef O (instanceRef master_wr_strobe_rstpot_renamed_24))
              )
            )
            (net (rename master_tx_holding_reg_1_rstpot "master/tx_holding_reg_1_rstpot")
              (joined
                (portRef D (instanceRef master_tx_holding_reg_1))
                (portRef O (instanceRef master_tx_holding_reg_1_rstpot_renamed_30))
              )
            )
            (net (rename master_stateZero_rstpot "master/stateZero_rstpot")
              (joined
                (portRef D (instanceRef master_stateZero_renamed_12))
                (portRef O (instanceRef master_stateZero_rstpot_renamed_32))
              )
            )
            (net (rename master_SSO_reg_rstpot "master/SSO_reg_rstpot")
              (joined
                (portRef D (instanceRef master_SSO_reg_renamed_13))
                (portRef O (instanceRef master_SSO_reg_rstpot_renamed_22))
              )
            )
            (net (rename master_MISO_reg_rstpot "master/MISO_reg_rstpot")
              (joined
                (portRef D (instanceRef master_MISO_reg_renamed_14))
                (portRef O (instanceRef master_MISO_reg_rstpot_renamed_31))
              )
            )
            (net (rename master_tx_holding_primed_rstpot "master/tx_holding_primed_rstpot")
              (joined
                (portRef D (instanceRef master_tx_holding_primed_renamed_15))
                (portRef O (instanceRef master_tx_holding_primed_rstpot_renamed_23))
              )
            )
            (net data_to_spi_reg_1_rstpot
              (joined
                (portRef D (instanceRef data_to_spi_reg_1))
                (portRef O (instanceRef data_to_spi_reg_1_rstpot_renamed_16))
              )
            )
            (net (rename master_RRDY_rstpot1 "master/RRDY_rstpot1")
              (joined
                (portRef D (instanceRef master_RRDY_renamed_17))
                (portRef O (instanceRef master_RRDY_rstpot1_renamed_20))
              )
            )
            (net (rename master_transmitting_rstpot1 "master/transmitting_rstpot1")
              (joined
                (portRef D (instanceRef master_transmitting_renamed_18))
                (portRef O (instanceRef master_transmitting_rstpot1_renamed_27))
              )
            )
            (net (rename master_state_4_rstpot "master/state_4_rstpot")
              (joined
                (portRef D (instanceRef master_state_4))
                (portRef O (instanceRef master_state_4_rstpot_renamed_25))
              )
            )
            (net (rename master_state_3_rstpot "master/state_3_rstpot")
              (joined
                (portRef D (instanceRef master_state_3))
                (portRef O (instanceRef master_state_3_rstpot1))
              )
            )
            (net (rename master_state_2_rstpot "master/state_2_rstpot")
              (joined
                (portRef D (instanceRef master_state_2))
                (portRef O (instanceRef master_state_2_rstpot_renamed_34))
              )
            )
            (net (rename master_state_1_rstpot "master/state_1_rstpot")
              (joined
                (portRef D (instanceRef master_state_1))
                (portRef O (instanceRef master_state_1_rstpot_renamed_26))
              )
            )
            (net (rename master_state_0_rstpot "master/state_0_rstpot")
              (joined
                (portRef D (instanceRef master_state_0))
                (portRef O (instanceRef master_state_0_rstpot_renamed_33))
              )
            )
            (net (rename master_SCLK_reg_rstpot1 "master/SCLK_reg_rstpot1")
              (joined
                (portRef D (instanceRef master_SCLK_reg_renamed_19))
                (portRef O (instanceRef master_SCLK_reg_rstpot1_renamed_21))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef master_SCLK_reg_rstpot_SW0))
                (portRef I3 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef master_SCLK_reg_rstpot_SW1))
                (portRef I5 (instanceRef master_SCLK_reg_rstpot1_renamed_21))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef master_state_4_rstpot_SW0))
                (portRef I5 (instanceRef master_state_4_rstpot_renamed_25))
              )
            )
            (net (rename master_slowcount_0_1 "master/slowcount_0_1")
              (joined
                (portRef Q (instanceRef master_slowcount_0_1_renamed_35))
                (portRef I1 (instanceRef master__n0294_inv1))
                (portRef I0 (instanceRef master_transmitting_slowclock_AND_20_o_inv1))
              )
            )
            (net (rename master_slowcount_1_1 "master/slowcount_1_1")
              (joined
                (portRef Q (instanceRef master_slowcount_1_1_renamed_36))
                (portRef I0 (instanceRef master__n0294_inv1))
              )
            )
            (net N13
              (joined
                (portRef O (instanceRef master_state_3_rstpot_G))
                (portRef I2 (instanceRef master_state_3_rstpot1))
              )
            )
          )
      )
    )
  )

  (design Master_Test
    (cellRef Master_Test
      (libraryRef Master_Test_lib)
    )
    (property PART (string "xc6slx9-3-tqg144") (owner "Xilinx"))
  )
)

