Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 13 14:46:59 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file ex4_wrapper_control_sets_placed.rpt
| Design       : ex4_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     2 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ex4_i/BinToBCD16_0/U0/get_outputs          |                  |                6 |             16 |
|  clk_IBUF_BUFG | ex4_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                  |                2 |             16 |
|  clk_IBUF_BUFG |                                            |                  |               34 |             94 |
+----------------+--------------------------------------------+------------------+------------------+----------------+


