// Seed: 2535083968
module module_0 (
    input wire id_0,
    input wand id_1
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri id_11,
    input wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    input supply0 id_16,
    output logic id_17,
    output tri0 id_18,
    output supply1 id_19,
    input supply0 id_20
);
  always @(id_13) id_17 <= -1;
  module_0 modCall_1 (
      id_20,
      id_15
  );
endmodule
