

================================================================
== Vitis HLS Report for 'batchnorm_5'
================================================================
* Date:           Thu Aug 29 18:13:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.589 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |       50|       50|        36|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln60 = store i5 0, i5 %i" [vitis_test/nnet/core.cpp:60]   --->   Operation 40 'store' 'store_ln60' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body" [vitis_test/nnet/core.cpp:60]   --->   Operation 41 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [vitis_test/nnet/core.cpp:60]   --->   Operation 42 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%icmp_ln60 = icmp_eq  i5 %i_6, i5 16" [vitis_test/nnet/core.cpp:60]   --->   Operation 44 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln60 = add i5 %i_6, i5 1" [vitis_test/nnet/core.cpp:60]   --->   Operation 46 'add' 'add_ln60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body.split, void %for.end" [vitis_test/nnet/core.cpp:60]   --->   Operation 47 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_6" [vitis_test/nnet/core.cpp:60]   --->   Operation 48 'zext' 'i_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bn_moving_variance_5_V_addr = getelementptr i8 %bn_moving_variance_5_V, i64 0, i64 %i_cast"   --->   Operation 49 'getelementptr' 'bn_moving_variance_5_V_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.67ns)   --->   "%lhs_3 = load i4 %bn_moving_variance_5_V_addr"   --->   Operation 50 'load' 'lhs_3' <Predicate = (!icmp_ln60)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln60 = store i5 %add_ln60, i5 %i" [vitis_test/nnet/core.cpp:60]   --->   Operation 51 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 52 [1/2] (0.67ns)   --->   "%lhs_3 = load i4 %bn_moving_variance_5_V_addr"   --->   Operation 52 'load' 'lhs_3' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 53 [4/4] (4.30ns)   --->   "%sext_ln1303_2 = call i9 @sqrt_fixed<17, 9>, i8 %lhs_3"   --->   Operation 53 'call' 'sext_ln1303_2' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 54 [3/4] (6.58ns)   --->   "%sext_ln1303_2 = call i9 @sqrt_fixed<17, 9>, i8 %lhs_3"   --->   Operation 54 'call' 'sext_ln1303_2' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 55 [2/4] (6.58ns)   --->   "%sext_ln1303_2 = call i9 @sqrt_fixed<17, 9>, i8 %lhs_3"   --->   Operation 55 'call' 'sext_ln1303_2' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.58>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i15 %input_r, i64 0, i64 %i_cast"   --->   Operation 56 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (0.67ns)   --->   "%lhs = load i4 %input_addr"   --->   Operation 57 'load' 'lhs' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%bn_moving_mean_5_V_addr = getelementptr i9 %bn_moving_mean_5_V, i64 0, i64 %i_cast"   --->   Operation 58 'getelementptr' 'bn_moving_mean_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.67ns)   --->   "%rhs = load i4 %bn_moving_mean_5_V_addr"   --->   Operation 59 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_5 : Operation 60 [1/4] (6.58ns)   --->   "%sext_ln1303_2 = call i9 @sqrt_fixed<17, 9>, i8 %lhs_3"   --->   Operation 60 'call' 'sext_ln1303_2' <Predicate = true> <Delay = 6.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.01>
ST_6 : Operation 61 [1/2] (0.67ns)   --->   "%lhs = load i4 %input_addr"   --->   Operation 61 'load' 'lhs' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i15 %lhs"   --->   Operation 62 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.67ns)   --->   "%rhs = load i4 %bn_moving_mean_5_V_addr"   --->   Operation 63 'load' 'rhs' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i9 %rhs"   --->   Operation 64 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.84ns)   --->   "%ret_V_3 = sub i16 %zext_ln1348, i16 %zext_ln1348_1"   --->   Operation 65 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_3, i8 0"   --->   Operation 66 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1303 = zext i9 %sext_ln1303_2"   --->   Operation 67 'zext' 'zext_ln1303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [28/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 68 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 69 [27/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 69 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 70 [26/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 70 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 71 [25/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 71 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 72 [24/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 72 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 73 [23/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 73 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 74 [22/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 74 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 75 [21/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 75 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 76 [20/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 76 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 77 [19/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 77 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 78 [18/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 78 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 79 [17/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 79 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 80 [16/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 80 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 81 [15/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 81 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 82 [14/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 82 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 83 [13/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 83 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 84 [12/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 84 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 85 [11/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 85 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 86 [10/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 86 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 87 [9/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 87 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 88 [8/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 88 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 89 [7/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 89 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 90 [6/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 90 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.49>
ST_29 : Operation 91 [5/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 91 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.49>
ST_30 : Operation 92 [4/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 92 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.49>
ST_31 : Operation 93 [3/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 93 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.49>
ST_32 : Operation 94 [2/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 94 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 95 [1/1] (0.00ns)   --->   "%bn_gamma_5_V_addr = getelementptr i10 %bn_gamma_5_V, i64 0, i64 %i_cast"   --->   Operation 95 'getelementptr' 'bn_gamma_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 96 [2/2] (0.67ns)   --->   "%r_V_5 = load i4 %bn_gamma_5_V_addr"   --->   Operation 96 'load' 'r_V_5' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 33 <SV = 32> <Delay = 2.49>
ST_33 : Operation 97 [1/28] (1.49ns)   --->   "%r_V = sdiv i24 %t_2, i24 %zext_ln1303"   --->   Operation 97 'sdiv' 'r_V' <Predicate = true> <Delay = 1.49> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 98 [1/2] (0.67ns)   --->   "%r_V_5 = load i4 %bn_gamma_5_V_addr"   --->   Operation 98 'load' 'r_V_5' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_33 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %r_V_5"   --->   Operation 99 'zext' 'zext_ln837' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 100 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 100 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 0.99>
ST_34 : Operation 101 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 101 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 102 [1/1] (0.00ns)   --->   "%bn_beta_5_V_addr = getelementptr i8 %bn_beta_5_V, i64 0, i64 %i_cast"   --->   Operation 102 'getelementptr' 'bn_beta_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 103 [2/2] (0.67ns)   --->   "%rhs_2 = load i4 %bn_beta_5_V_addr"   --->   Operation 103 'load' 'rhs_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 35 <SV = 34> <Delay = 1.32>
ST_35 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln837 = mul i24 %r_V, i24 %zext_ln837"   --->   Operation 104 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 105 [1/2] (0.67ns)   --->   "%rhs_2 = load i4 %bn_beta_5_V_addr"   --->   Operation 105 'load' 'rhs_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rhs_2, i8 0"   --->   Operation 106 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %rhs_3"   --->   Operation 107 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 108 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %mul_ln837, i24 %sext_ln1347"   --->   Operation 108 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [vitis_test/nnet/core.cpp:63]   --->   Operation 115 'ret' 'ret_ln63' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 1.32>
ST_36 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [vitis_test/nnet/core.cpp:60]   --->   Operation 109 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 110 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %mul_ln837, i24 %sext_ln1347"   --->   Operation 110 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 112 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %i_cast" [vitis_test/nnet/core.cpp:61]   --->   Operation 112 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln61 = store i16 %trunc_ln, i4 %output_addr" [vitis_test/nnet/core.cpp:61]   --->   Operation 113 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_36 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body" [vitis_test/nnet/core.cpp:60]   --->   Operation 114 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', vitis_test/nnet/core.cpp:60) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln60', vitis_test/nnet/core.cpp:60) [15]  (0.789 ns)
	'store' operation ('store_ln60', vitis_test/nnet/core.cpp:60) of variable 'add_ln60', vitis_test/nnet/core.cpp:60 on local variable 'i' [45]  (0.427 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'bn_moving_variance_5_V' [28]  (0.677 ns)
	'call' operation ('sext_ln1303_2') to 'sqrt_fixed<17, 9>' [29]  (4.31 ns)

 <State 3>: 6.59ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_2') to 'sqrt_fixed<17, 9>' [29]  (6.59 ns)

 <State 4>: 6.59ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_2') to 'sqrt_fixed<17, 9>' [29]  (6.59 ns)

 <State 5>: 6.59ns
The critical path consists of the following:
	'call' operation ('sext_ln1303_2') to 'sqrt_fixed<17, 9>' [29]  (6.59 ns)

 <State 6>: 3.02ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'input_r' [21]  (0.677 ns)
	'sub' operation ('ret.V') [26]  (0.842 ns)
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 7>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 8>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 9>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 10>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 11>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 12>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 13>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 14>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 15>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 16>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 17>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 18>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 19>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 20>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 21>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 22>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 23>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 24>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 25>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 26>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 27>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 28>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 29>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 30>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 31>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 32>: 1.5ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)

 <State 33>: 2.49ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [32]  (1.5 ns)
	'mul' operation of DSP[41] ('mul_ln837') [36]  (0.996 ns)

 <State 34>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[41] ('mul_ln837') [36]  (0.996 ns)

 <State 35>: 1.32ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'bn_beta_5_V' [38]  (0.677 ns)
	'add' operation of DSP[41] ('ret.V') [41]  (0.645 ns)

 <State 36>: 1.32ns
The critical path consists of the following:
	'add' operation of DSP[41] ('ret.V') [41]  (0.645 ns)
	'store' operation ('store_ln61', vitis_test/nnet/core.cpp:61) of variable 'trunc_ln' on array 'output_r' [44]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
