library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity neander is
	port (
		clk: in std_logic;
		reset: in std_logic;
		entrada: in std_logic
	);
end neander;

architecture arq of neander is
begin

end arq;