{
  "module_name": "rtl8723b_xmit.h",
  "hash_id": "366ab0d4af78c4f3064807ad857b19a45c5ad7c64754931ff7ad7bc9dc8ad0dd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/include/rtl8723b_xmit.h",
  "human_readable_source": " \n \n#ifndef __RTL8723B_XMIT_H__\n#define __RTL8723B_XMIT_H__\n\n \n \n \n#define QSLT_BK\t\t\t\t\t\t\t0x2 \n#define QSLT_BE\t\t\t\t\t\t\t0x0\n#define QSLT_VI\t\t\t\t\t\t\t0x5 \n#define QSLT_VO\t\t\t\t\t\t\t0x7 \n#define QSLT_BEACON\t\t\t\t\t\t0x10\n#define QSLT_HIGH\t\t\t\t\t\t0x11\n#define QSLT_MGNT\t\t\t\t\t\t0x12\n#define QSLT_CMD\t\t\t\t\t\t0x13\n\n#define MAX_TID (15)\n\n \n#define OFFSET_SZ\t0\n#define OFFSET_SHT\t16\n#define BMC\t\tBIT(24)\n#define LSG\t\tBIT(26)\n#define FSG\t\tBIT(27)\n#define OWN\t\tBIT(31)\n\n\n \n#define PKT_OFFSET_SZ\t0\n#define BK\t\tBIT(6)\n#define QSEL_SHT\t8\n#define Rate_ID_SHT\t16\n#define NAVUSEHDR\tBIT(20)\n#define PKT_OFFSET_SHT\t26\n#define HWPC\t\tBIT(31)\n\n \n#define AGG_EN\t\tBIT(29)\n\n \n#define SEQ_SHT\t\t16\n\n \n#define QoS\t\tBIT(6)\n#define HW_SEQ_EN\tBIT(7)\n#define USERATE\t\tBIT(8)\n#define DISDATAFB\tBIT(10)\n#define DATA_SHORT\tBIT(24)\n#define DATA_BW\t\tBIT(25)\n\n \n#define SGI\t\tBIT(6)\n\n \n \n \nstruct txdesc_8723b {\n\t \n\tu32 pktlen:16;\n\tu32 offset:8;\n\tu32 bmc:1;\n\tu32 htc:1;\n\tu32 rsvd0026:1;\n\tu32 rsvd0027:1;\n\tu32 linip:1;\n\tu32 noacm:1;\n\tu32 gf:1;\n\tu32 rsvd0031:1;\n\n\t \n\tu32 macid:7;\n\tu32 rsvd0407:1;\n\tu32 qsel:5;\n\tu32 rdg_nav_ext:1;\n\tu32 lsig_txop_en:1;\n\tu32 pifs:1;\n\tu32 rate_id:5;\n\tu32 en_desc_id:1;\n\tu32 sectype:2;\n\tu32 pkt_offset:5;  \n\tu32 moredata:1;\n\tu32 txop_ps_cap:1;\n\tu32 txop_ps_mode:1;\n\n\t \n\tu32 p_aid:9;\n\tu32 rsvd0809:1;\n\tu32 cca_rts:2;\n\tu32 agg_en:1;\n\tu32 rdg_en:1;\n\tu32 null_0:1;\n\tu32 null_1:1;\n\tu32 bk:1;\n\tu32 morefrag:1;\n\tu32 raw:1;\n\tu32 spe_rpt:1;\n\tu32 ampdu_density:3;\n\tu32 bt_null:1;\n\tu32 g_id:6;\n\tu32 rsvd0830:2;\n\n\t \n\tu32 wheader_len:4;\n\tu32 chk_en:1;\n\tu32 early_rate:1;\n\tu32 hw_ssn_sel:2;\n\tu32 userate:1;\n\tu32 disrtsfb:1;\n\tu32 disdatafb:1;\n\tu32 cts2self:1;\n\tu32 rtsen:1;\n\tu32 hw_rts_en:1;\n\tu32 port_id:1;\n\tu32 navusehdr:1;\n\tu32 use_max_len:1;\n\tu32 max_agg_num:5;\n\tu32 ndpa:2;\n\tu32 ampdu_max_time:8;\n\n\t \n\tu32 datarate:7;\n\tu32 try_rate:1;\n\tu32 data_ratefb_lmt:5;\n\tu32 rts_ratefb_lmt:4;\n\tu32 rty_lmt_en:1;\n\tu32 data_rt_lmt:6;\n\tu32 rtsrate:5;\n\tu32 pcts_en:1;\n\tu32 pcts_mask_idx:2;\n\n\t \n\tu32 data_sc:4;\n\tu32 data_short:1;\n\tu32 data_bw:2;\n\tu32 data_ldpc:1;\n\tu32 data_stbc:2;\n\tu32 vcs_stbc:2;\n\tu32 rts_short:1;\n\tu32 rts_sc:4;\n\tu32 rsvd2016:7;\n\tu32 tx_ant:4;\n\tu32 txpwr_offset:3;\n\tu32 rsvd2031:1;\n\n\t \n\tu32 sw_define:12;\n\tu32 mbssid:4;\n\tu32 antsel_A:3;\n\tu32 antsel_B:3;\n\tu32 antsel_C:3;\n\tu32 antsel_D:3;\n\tu32 rsvd2428:4;\n\n\t \n\tu32 checksum:16;\n\tu32 rsvd2816:8;\n\tu32 usb_txagg_num:8;\n\n\t \n\tu32 rts_rc:6;\n\tu32 bar_rty_th:2;\n\tu32 data_rc:6;\n\tu32 rsvd3214:1;\n\tu32 en_hwseq:1;\n\tu32 nextneadpage:8;\n\tu32 tailpage:8;\n\n\t \n\tu32 padding_len:11;\n\tu32 txbf_path:1;\n\tu32 seq:12;\n\tu32 final_data_rate:8;\n};\n\n#ifndef __INC_HAL8723BDESC_H\n#define __INC_HAL8723BDESC_H\n\n#define RX_STATUS_DESC_SIZE_8723B\t\t24\n#define RX_DRV_INFO_SIZE_UNIT_8723B 8\n\n\n \n#define SET_RX_STATUS_DESC_PKT_LEN_8723B(__pRxStatusDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 0, 14, __Value)\n#define SET_RX_STATUS_DESC_EOR_8723B(__pRxStatusDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 30, 1, __Value)\n#define SET_RX_STATUS_DESC_OWN_8723B(__pRxStatusDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pRxStatusDesc, 31, 1, __Value)\n\n#define GET_RX_STATUS_DESC_PKT_LEN_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 0, 14)\n#define GET_RX_STATUS_DESC_CRC32_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 14, 1)\n#define GET_RX_STATUS_DESC_ICV_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 15, 1)\n#define GET_RX_STATUS_DESC_DRVINFO_SIZE_8723B(__pRxStatusDesc)\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 16, 4)\n#define GET_RX_STATUS_DESC_SECURITY_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 20, 3)\n#define GET_RX_STATUS_DESC_QOS_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 23, 1)\n#define GET_RX_STATUS_DESC_SHIFT_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 24, 2)\n#define GET_RX_STATUS_DESC_PHY_STATUS_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 26, 1)\n#define GET_RX_STATUS_DESC_SWDEC_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 27, 1)\n#define GET_RX_STATUS_DESC_LAST_SEG_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 28, 1)\n#define GET_RX_STATUS_DESC_FIRST_SEG_8723B(__pRxStatusDesc)\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 29, 1)\n#define GET_RX_STATUS_DESC_EOR_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 30, 1)\n#define GET_RX_STATUS_DESC_OWN_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc, 31, 1)\n\n \n#define GET_RX_STATUS_DESC_MACID_8723B(__pRxDesc)\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 0, 7)\n#define GET_RX_STATUS_DESC_TID_8723B(__pRxDesc)\t\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 8, 4)\n#define GET_RX_STATUS_DESC_AMSDU_8723B(__pRxDesc)\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 13, 1)\n#define GET_RX_STATUS_DESC_RXID_MATCH_8723B(__pRxDesc)\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 14, 1)\n#define GET_RX_STATUS_DESC_PAGGR_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 15, 1)\n#define GET_RX_STATUS_DESC_A1_FIT_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 16, 4)\n#define GET_RX_STATUS_DESC_CHKERR_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 20, 1)\n#define GET_RX_STATUS_DESC_IPVER_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 21, 1)\n#define GET_RX_STATUS_DESC_IS_TCPUDP__8723B(__pRxDesc)\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 22, 1)\n#define GET_RX_STATUS_DESC_CHK_VLD_8723B(__pRxDesc)\tLE_BITS_TO_4BYTE(__pRxDesc+4, 23, 1)\n#define GET_RX_STATUS_DESC_PAM_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 24, 1)\n#define GET_RX_STATUS_DESC_PWR_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 25, 1)\n#define GET_RX_STATUS_DESC_MORE_DATA_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 26, 1)\n#define GET_RX_STATUS_DESC_MORE_FRAG_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 27, 1)\n#define GET_RX_STATUS_DESC_TYPE_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 28, 2)\n#define GET_RX_STATUS_DESC_MC_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 30, 1)\n#define GET_RX_STATUS_DESC_BC_8723B(__pRxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+4, 31, 1)\n\n \n#define GET_RX_STATUS_DESC_SEQ_8723B(__pRxStatusDesc)\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+8, 0, 12)\n#define GET_RX_STATUS_DESC_FRAG_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+8, 12, 4)\n#define GET_RX_STATUS_DESC_RX_IS_QOS_8723B(__pRxStatusDesc)\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+8, 16, 1)\n#define GET_RX_STATUS_DESC_WLANHD_IV_LEN_8723B(__pRxStatusDesc)\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+8, 18, 6)\n#define GET_RX_STATUS_DESC_RPT_SEL_8723B(__pRxStatusDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+8, 28, 1)\n\n \n#define GET_RX_STATUS_DESC_RX_RATE_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+12, 0, 7)\n#define GET_RX_STATUS_DESC_HTC_8723B(__pRxStatusDesc)\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+12, 10, 1)\n#define GET_RX_STATUS_DESC_EOSP_8723B(__pRxStatusDesc)\t\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+12, 11, 1)\n#define GET_RX_STATUS_DESC_BSSID_FIT_8723B(__pRxStatusDesc)\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+12, 12, 2)\n#define GET_RX_STATUS_DESC_PATTERN_MATCH_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+12, 29, 1)\n#define GET_RX_STATUS_DESC_UNICAST_MATCH_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+12, 30, 1)\n#define GET_RX_STATUS_DESC_MAGIC_MATCH_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+12, 31, 1)\n\n \n#define GET_RX_STATUS_DESC_SPLCP_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+16, 0, 1)\n#define GET_RX_STATUS_DESC_LDPC_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+16, 1, 1)\n#define GET_RX_STATUS_DESC_STBC_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+16, 2, 1)\n#define GET_RX_STATUS_DESC_BW_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+16, 4, 2)\n\n \n#define GET_RX_STATUS_DESC_TSFL_8723B(__pRxStatusDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pRxStatusDesc+20, 0, 32)\n\n#define GET_RX_STATUS_DESC_BUFF_ADDR_8723B(__pRxDesc)\t\tLE_BITS_TO_4BYTE(__pRxDesc+24, 0, 32)\n#define GET_RX_STATUS_DESC_BUFF_ADDR64_8723B(__pRxDesc)\t\t\tLE_BITS_TO_4BYTE(__pRxDesc+28, 0, 32)\n\n#define SET_RX_STATUS_DESC_BUFF_ADDR_8723B(__pRxDesc, __Value)\tSET_BITS_TO_LE_4BYTE(__pRxDesc+24, 0, 32, __Value)\n\n\n \n#define GET_TX_DESC_OWN_8723B(__pTxDesc)\t\t\t\tLE_BITS_TO_4BYTE(__pTxDesc, 31, 1)\n\n#define SET_TX_DESC_PKT_SIZE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value)\n#define SET_TX_DESC_OFFSET_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value)\n#define SET_TX_DESC_BMC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value)\n#define SET_TX_DESC_HTC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value)\n#define SET_TX_DESC_LAST_SEG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value)\n#define SET_TX_DESC_FIRST_SEG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value)\n#define SET_TX_DESC_LINIP_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value)\n#define SET_TX_DESC_NO_ACM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value)\n#define SET_TX_DESC_GF_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value)\n#define SET_TX_DESC_OWN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value)\n\n \n#define SET_TX_DESC_MACID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value)\n#define SET_TX_DESC_QUEUE_SEL_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value)\n#define SET_TX_DESC_RDG_NAV_EXT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value)\n#define SET_TX_DESC_LSIG_TXOP_EN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value)\n#define SET_TX_DESC_PIFS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value)\n#define SET_TX_DESC_RATE_ID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value)\n#define SET_TX_DESC_EN_DESC_ID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value)\n#define SET_TX_DESC_SEC_TYPE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value)\n#define SET_TX_DESC_PKT_OFFSET_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value)\n\n\n \n#define SET_TX_DESC_PAID_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0,  9, __Value)\n#define SET_TX_DESC_CCA_RTS_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value)\n#define SET_TX_DESC_AGG_ENABLE_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value)\n#define SET_TX_DESC_RDG_ENABLE_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value)\n#define SET_TX_DESC_AGG_BREAK_8723B(__pTxDesc, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value)\n#define SET_TX_DESC_MORE_FRAG_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value)\n#define SET_TX_DESC_RAW_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value)\n#define SET_TX_DESC_SPE_RPT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value)\n#define SET_TX_DESC_AMPDU_DENSITY_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value)\n#define SET_TX_DESC_BT_INT_8723B(__pTxDesc, __Value)\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value)\n#define SET_TX_DESC_GID_8723B(__pTxDesc, __Value)\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value)\n\n\n \n#define SET_TX_DESC_WHEADER_LEN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value)\n#define SET_TX_DESC_CHK_EN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value)\n#define SET_TX_DESC_EARLY_MODE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value)\n#define SET_TX_DESC_HWSEQ_SEL_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value)\n#define SET_TX_DESC_USE_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value)\n#define SET_TX_DESC_DISABLE_RTS_FB_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value)\n#define SET_TX_DESC_DISABLE_FB_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value)\n#define SET_TX_DESC_CTS2SELF_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value)\n#define SET_TX_DESC_RTS_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value)\n#define SET_TX_DESC_HW_RTS_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value)\n#define SET_TX_DESC_NAV_USE_HDR_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value)\n#define SET_TX_DESC_USE_MAX_LEN_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value)\n#define SET_TX_DESC_MAX_AGG_NUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value)\n#define SET_TX_DESC_NDPA_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value)\n#define SET_TX_DESC_AMPDU_MAX_TIME_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value)\n\n \n#define SET_TX_DESC_TX_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value)\n#define SET_TX_DESC_DATA_RATE_FB_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value)\n#define SET_TX_DESC_RTS_RATE_FB_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value)\n#define SET_TX_DESC_RETRY_LIMIT_ENABLE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value)\n#define SET_TX_DESC_DATA_RETRY_LIMIT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value)\n#define SET_TX_DESC_RTS_RATE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value)\n\n\n \n#define SET_TX_DESC_DATA_SC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value)\n#define SET_TX_DESC_DATA_SHORT_8723B(__pTxDesc, __Value)\tSET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value)\n#define SET_TX_DESC_DATA_BW_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value)\n#define SET_TX_DESC_DATA_LDPC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value)\n#define SET_TX_DESC_DATA_STBC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value)\n#define SET_TX_DESC_CTROL_STBC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value)\n#define SET_TX_DESC_RTS_SHORT_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value)\n#define SET_TX_DESC_RTS_SC_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value)\n\n\n \n#define SET_TX_DESC_SW_DEFINE_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 0, 12, __Value)\n#define SET_TX_DESC_ANTSEL_A_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 16, 3, __Value)\n#define SET_TX_DESC_ANTSEL_B_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 19, 3, __Value)\n#define SET_TX_DESC_ANTSEL_C_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 22, 3, __Value)\n#define SET_TX_DESC_ANTSEL_D_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 25, 3, __Value)\n\n \n#define SET_TX_DESC_TX_DESC_CHECKSUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value)\n#define SET_TX_DESC_USB_TXAGG_NUM_8723B(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value)\n#define SET_TX_DESC_SDIO_TXSEQ_8723B(__pTxDesc, __Value)\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value)\n\n \n#define SET_TX_DESC_HWSEQ_EN_8723B(__pTxDesc, __Value)\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value)\n\n \n#define SET_TX_DESC_SEQ_8723B(__pTxDesc, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value)\n\n \n#define SET_TX_DESC_TX_BUFFER_ADDRESS_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value)\n#define GET_TX_DESC_TX_BUFFER_ADDRESS_8723B(__pTxDesc)\tLE_BITS_TO_4BYTE(__pTxDesc+40, 0, 32)\n\n \n#define SET_TX_DESC_NEXT_DESC_ADDRESS_8723B(__pTxDesc, __Value)\t\tSET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value)\n\n\n#define SET_EARLYMODE_PKTNUM_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value)\n#define SET_EARLYMODE_LEN0_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value)\n#define SET_EARLYMODE_LEN1_1_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value)\n#define SET_EARLYMODE_LEN1_2_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value)\n#define SET_EARLYMODE_LEN2_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15,\t__Value)\n#define SET_EARLYMODE_LEN3_8723B(__pAddr, __Value)\t\t\t\t\tSET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value)\n\n#endif\n \n \n \n \n \n \n#define DESC8723B_RATE1M\t\t\t\t0x00\n#define DESC8723B_RATE2M\t\t\t\t0x01\n#define DESC8723B_RATE5_5M\t\t\t\t0x02\n#define DESC8723B_RATE11M\t\t\t\t0x03\n\n \n#define DESC8723B_RATE6M\t\t\t\t0x04\n#define DESC8723B_RATE9M\t\t\t\t0x05\n#define DESC8723B_RATE12M\t\t\t\t0x06\n#define DESC8723B_RATE18M\t\t\t\t0x07\n#define DESC8723B_RATE24M\t\t\t\t0x08\n#define DESC8723B_RATE36M\t\t\t\t0x09\n#define DESC8723B_RATE48M\t\t\t\t0x0a\n#define DESC8723B_RATE54M\t\t\t\t0x0b\n\n \n#define DESC8723B_RATEMCS0\t\t\t\t0x0c\n#define DESC8723B_RATEMCS1\t\t\t\t0x0d\n#define DESC8723B_RATEMCS2\t\t\t\t0x0e\n#define DESC8723B_RATEMCS3\t\t\t\t0x0f\n#define DESC8723B_RATEMCS4\t\t\t\t0x10\n#define DESC8723B_RATEMCS5\t\t\t\t0x11\n#define DESC8723B_RATEMCS6\t\t\t\t0x12\n#define DESC8723B_RATEMCS7\t\t\t\t0x13\n\n#define\t\tRX_HAL_IS_CCK_RATE_8723B(pDesc)\\\n\t\t\t(GET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE1M ||\\\n\t\t\tGET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE2M ||\\\n\t\t\tGET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE5_5M ||\\\n\t\t\tGET_RX_STATUS_DESC_RX_RATE_8723B(pDesc) == DESC8723B_RATE11M)\n\n\nvoid rtl8723b_update_txdesc(struct xmit_frame *pxmitframe, u8 *pmem);\nvoid rtl8723b_fill_fake_txdesc(struct adapter *padapter, u8 *pDesc, u32 BufferLen, u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame);\n\ns32 rtl8723bs_init_xmit_priv(struct adapter *padapter);\nvoid rtl8723bs_free_xmit_priv(struct adapter *padapter);\ns32 rtl8723bs_hal_xmit(struct adapter *padapter, struct xmit_frame *pxmitframe);\ns32 rtl8723bs_mgnt_xmit(struct adapter *padapter, struct xmit_frame *pmgntframe);\ns32\trtl8723bs_hal_xmitframe_enqueue(struct adapter *padapter, struct xmit_frame *pxmitframe);\ns32 rtl8723bs_xmit_buf_handler(struct adapter *padapter);\nint rtl8723bs_xmit_thread(void *context);\n#define hal_xmit_handler rtl8723bs_xmit_buf_handler\n\nu8 BWMapping_8723B(struct adapter *Adapter, struct pkt_attrib *pattrib);\nu8 SCMapping_8723B(struct adapter *Adapter, struct pkt_attrib *pattrib);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}