# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_proj1.srcs/sources_1/imports/new/uart_tx.vhd" \
"../../../../final_proj1.srcs/sim_1/new/tb_cnn.vhd" \

# Do not sort compile order
nosort
