---
queue_id: mit-ocw-d4a9435c
source_id: mit-ocw
source_name: MIT OpenCourseWare
category: free_course_transcripts
tier: green
link_type: transcript_html
priority: high
domain_tags: electricians,microelectronics,electrical-engineering
rights_status: approved
rights_policy: full_text_with_attribution
url: https://ocw.mit.edu/courses/6-374-analysis-and-design-of-digital-integrated-circuits-fall-2003/pages/calendar/
fetched_at: 2026-02-26T04:36:20.259Z
content_type: text/html
---

Calendar | Analysis and Design of Digital Integrated Circuits | Electrical Engineering and Computer Science | MIT OpenCourseWare

    Browse Course Material

          Syllabus

          Calendar

          Readings

          Lecture Notes

          Assignments

          Projects

          Tools

          Exams

      Course Info

            Instructor

     Prof. Anantha Chandrakasan

                Departments

     Electrical Engineering and Computer Science

            As Taught In

            Fall

              2003

            Level

                 Graduate

    Topics

     Engineering

         Computer Science

           Computer Design and Engineering

         Electrical Engineering

           Digital Systems

           Electronics

    Learning Resource Types

     grading
     Exam Solutions

     grading
     Exams

     assignment
     Problem Sets

     group_work
     Projects

     Download Course

       menu

       search

           Give Now

           About OCW

           Help & Faqs

           Contact Us

       search

         GIVE NOW

       about ocw
       help & faqs
       contact us

       6.374 | Fall 2003 | Graduate

         Analysis and Design of Digital Integrated Circuits

     Menu

    More Info

          Syllabus

          Calendar

          Readings

          Lecture Notes

          Assignments

          Projects

          Tools

          Exams

       Calendar

LEC #

TOPICS

KEY DATES

1

 Challenges in Digital IC Design

Course Overview

2

 CMOS Inverter I

MOS Device Model with Sub-micron Effects

VTC Parameters - DC Characteristics

Problem Set #1 Out

3

 CMOS Inverter II

CMOS Propagation Delay

Parasitic Capacitance Estimation

Layout of an Inverter

Supply and Threshold Voltage Scaling

SPICE Simulation Techniques

Tutorial on Design Tools - Layout of a CMOS Gate, Extraction, SPICE, IRSIM

4

 CMOS Inverter III

Components of Energy and Power

Switching, Short-Circuit and Leakage Components

SPICE Simulation Techniques

5

 Combinational Logic I

Static CMOS Construction

Ratioed Logic

Problem Set #1 Due

Problem Set #2 Out

6

 Combinational Logic II

Pass Transistor / Transmission Gate Logic

DCVSL

Introduction to Dynamic Logic

7

 Combinational Logic III

Dynamic Logic Design Considerations

Power Dissipation in CMOS

8

 Combinational Logic IV

Power Consumption in CMOS Logic (cont.)

Leakage Power Dissipation

Logical Effort Sizing - Performance Optimization of Digital Circuits

Problem Set #2 Due

Problem Set #3 Out

9

  Arithmetic Structures / Bit Slice Design

Adders, Multipliers, Shifters

Design Methodology

Layout Techniques and Mapping

  Project Schedule and Guidelines

10

 Evening Session on Exploring Project Ideas

Finish Arithmetic Structures and Project Ideas

11

 Guest Lecture by Prof. Tayo Akinwande

Integrated CMOS Processing

12

 Sequential Circuits I

Classification / Parameters

Static Latches and Register

Problem Set #3 Due

Problem Set #4 Out

13

 Sequential Circuits II

Race Condition

Dynamic Latches and Registers

Two Phase vs. Single Phase

1-Page Project Proposal Due

 Quiz #1

Covers Inverter, Combinational Logic

14

 Sequential Circuits III

Pulse Based Registers

Latch vs. Register Systems

Metastability

15

 Interconnect

Capacitance Estimation

Buffer Chains

Low Swing Drivers

Power Distribution

Problem Set #4 Due

Problem Set #5 Out

16

 Interconnect (cont.)

Issues in Timing - Impact of Clock Skew and Jitter

17

 Clock Distribution

Origins of Clock Skew / Jitter and Impact on Performance

Clock Distribution Techniques

Self-timed Circuits

18

 Memory I: ROM / EPROM / PLA Design

Organization / Architecture

Cell Design

Sense-amplifiers

PLA Folding Techniques

Self-timing

Problem Set #5 Due

19

 Memory II: SRAM Design

Cell Design

Differential Sense Amplifiers

Self-timing

20

 Memory III

DRAM Design

Single Ended Sense Amplifier

CMOS Scaling

 Quiz #2

Covers Arithmetic Structures, Inter-connect, Sequential Circuits and Memory

21

 Advanced Voltage Scaling Techniques

DC-DC Converter Design

Performance Feedback

Dynamic Voltage / Frequency Scaling

22

  Power Reduction Through Switching Activity Reduction

  Testing in VLSI

Defects, Fault Models, Path Sensitization

Scan, Built-in-self Test, IDDQ

23

Presentation of Final Projects

Project Report Due

24

Presentation of Final Projects (cont.)

      Course Info

            Instructor

     Prof. Anantha Chandrakasan

                Departments

     Electrical Engineering and Computer Science

            As Taught In

            Fall

              2003

            Level

                 Graduate

    Topics

     Engineering

         Computer Science

           Computer Design and Engineering

         Electrical Engineering

           Digital Systems

           Electronics

    Learning Resource Types

     grading
     Exam Solutions

     grading
     Exams

     assignment
     Problem Sets

     group_work
     Projects

     Download Course

								Over 2,500 courses & materials

								Freely sharing knowledge with learners and educators around the world.  Learn more

							© 2001–2026 Massachusetts Institute of Technology

							 Accessibility

							 Creative Commons License

							 Terms and Conditions

						Proud member of:

			© 2001–2026 Massachusetts Institute of Technology

            You are leaving MIT OpenCourseWare

           close

        Please be advised that external sites may have terms and conditions,
        including license rights, that differ from ours. MIT OCW is not responsible
        for any content on third party sites, nor does a link suggest an endorsement
        of those sites and/or their content.

            Stay Here

          Continue
