
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c7fc  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ac  20000000  0000c7fc  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000027fc  200001ac  0000c9a8  000181ac  2**2
                  ALLOC
  3 .stack        00002000  200029a8  0000f1a4  000181ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006801a  00000000  00000000  0001822f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007e52  00000000  00000000  00080249  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e08e  00000000  00000000  0008809b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000bc8  00000000  00000000  00096129  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001000  00000000  00000000  00096cf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000237ba  00000000  00000000  00097cf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00024863  00000000  00000000  000bb4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d98d  00000000  00000000  000dfd0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002d94  00000000  00000000  0016d69c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	200049a8 	.word	0x200049a8
       4:	000040d5 	.word	0x000040d5
       8:	000040d1 	.word	0x000040d1
       c:	000040d1 	.word	0x000040d1
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	000040d1 	.word	0x000040d1
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	000040d1 	.word	0x000040d1
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	000040d1 	.word	0x000040d1

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	000040d1 	.word	0x000040d1
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	000040d1 	.word	0x000040d1
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	000040d1 	.word	0x000040d1
	
	//zero reading
	volt -= zero_point;
      4c:	00000f21 	.word	0x00000f21
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	000040d1 	.word	0x000040d1
      54:	000040d1 	.word	0x000040d1
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	000040d1 	.word	0x000040d1
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	000040d1 	.word	0x000040d1
      60:	000040d1 	.word	0x000040d1
      64:	00003065 	.word	0x00003065
      68:	00003075 	.word	0x00003075
      6c:	00003085 	.word	0x00003085
      70:	00003095 	.word	0x00003095
	...
      7c:	000040d1 	.word	0x000040d1
      80:	000040d1 	.word	0x000040d1
      84:	000040d1 	.word	0x000040d1
      88:	000040a1 	.word	0x000040a1
      8c:	000040b1 	.word	0x000040b1
      90:	000040c1 	.word	0x000040c1
	...
      9c:	00002429 	.word	0x00002429
      a0:	000040d1 	.word	0x000040d1
      a4:	000040d1 	.word	0x000040d1
      a8:	000040d1 	.word	0x000040d1
      ac:	000040d1 	.word	0x000040d1

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001ac 	.word	0x200001ac
      d0:	00000000 	.word	0x00000000
      d4:	0000c7fc 	.word	0x0000c7fc

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000c7fc 	.word	0x0000c7fc
     104:	200001b0 	.word	0x200001b0
     108:	0000c7fc 	.word	0x0000c7fc
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200001c8 	.word	0x200001c8
     168:	200028c8 	.word	0x200028c8
     16c:	20000224 	.word	0x20000224
     170:	20000000 	.word	0x20000000
     174:	00008341 	.word	0x00008341
     178:	0000a860 	.word	0x0000a860
     17c:	20002874 	.word	0x20002874
     180:	000024f9 	.word	0x000024f9

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	00001fa9 	.word	0x00001fa9
     260:	20002874 	.word	0x20002874
     264:	42004000 	.word	0x42004000
     268:	00001ff1 	.word	0x00001ff1
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	000024e5 	.word	0x000024e5
     278:	00003d09 	.word	0x00003d09
     27c:	20000000 	.word	0x20000000
     280:	200028c8 	.word	0x200028c8
     284:	20000224 	.word	0x20000224
     288:	000024f9 	.word	0x000024f9

0000028c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     28c:	b5f0      	push	{r4, r5, r6, r7, lr}
     28e:	b083      	sub	sp, #12
     290:	466f      	mov	r7, sp
     292:	71f8      	strb	r0, [r7, #7]
     294:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     296:	4c0b      	ldr	r4, [pc, #44]	; (2c4 <ssd1306_write_command+0x38>)
     298:	4e0b      	ldr	r6, [pc, #44]	; (2c8 <ssd1306_write_command+0x3c>)
     29a:	1c20      	adds	r0, r4, #0
     29c:	1c31      	adds	r1, r6, #0
     29e:	2201      	movs	r2, #1
     2a0:	4d0a      	ldr	r5, [pc, #40]	; (2cc <ssd1306_write_command+0x40>)
     2a2:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     2a4:	2280      	movs	r2, #128	; 0x80
     2a6:	03d2      	lsls	r2, r2, #15
     2a8:	4b09      	ldr	r3, [pc, #36]	; (2d0 <ssd1306_write_command+0x44>)
     2aa:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     2ac:	1c20      	adds	r0, r4, #0
     2ae:	1c39      	adds	r1, r7, #0
     2b0:	2201      	movs	r2, #1
     2b2:	4b08      	ldr	r3, [pc, #32]	; (2d4 <ssd1306_write_command+0x48>)
     2b4:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     2b6:	1c20      	adds	r0, r4, #0
     2b8:	1c31      	adds	r1, r6, #0
     2ba:	2200      	movs	r2, #0
     2bc:	47a8      	blx	r5
}
     2be:	b003      	add	sp, #12
     2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2c2:	46c0      	nop			; (mov r8, r8)
     2c4:	200028cc 	.word	0x200028cc
     2c8:	20002908 	.word	0x20002908
     2cc:	00002af5 	.word	0x00002af5
     2d0:	41004400 	.word	0x41004400
     2d4:	00002be1 	.word	0x00002be1

000002d8 <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     2d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     2da:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     2dc:	4b64      	ldr	r3, [pc, #400]	; (470 <ssd1306_init+0x198>)
     2de:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     2e0:	2000      	movs	r0, #0
     2e2:	4b64      	ldr	r3, [pc, #400]	; (474 <ssd1306_init+0x19c>)
     2e4:	4798      	blx	r3
     2e6:	4964      	ldr	r1, [pc, #400]	; (478 <ssd1306_init+0x1a0>)
     2e8:	4b64      	ldr	r3, [pc, #400]	; (47c <ssd1306_init+0x1a4>)
     2ea:	4798      	blx	r3
     2ec:	0083      	lsls	r3, r0, #2
     2ee:	1818      	adds	r0, r3, r0
     2f0:	0040      	lsls	r0, r0, #1
     2f2:	2280      	movs	r2, #128	; 0x80
     2f4:	0412      	lsls	r2, r2, #16
     2f6:	4b62      	ldr	r3, [pc, #392]	; (480 <ssd1306_init+0x1a8>)
     2f8:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     2fa:	2800      	cmp	r0, #0
     2fc:	d100      	bne.n	300 <ssd1306_init+0x28>
     2fe:	e0a3      	b.n	448 <ssd1306_init+0x170>
		SysTick->LOAD = n;
     300:	4b60      	ldr	r3, [pc, #384]	; (484 <ssd1306_init+0x1ac>)
     302:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     304:	2200      	movs	r2, #0
     306:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     308:	1c19      	adds	r1, r3, #0
     30a:	2280      	movs	r2, #128	; 0x80
     30c:	0252      	lsls	r2, r2, #9
     30e:	680b      	ldr	r3, [r1, #0]
     310:	4213      	tst	r3, r2
     312:	d0fc      	beq.n	30e <ssd1306_init+0x36>
     314:	e09d      	b.n	452 <ssd1306_init+0x17a>
     316:	680b      	ldr	r3, [r1, #0]
     318:	4213      	tst	r3, r2
     31a:	d0fc      	beq.n	316 <ssd1306_init+0x3e>
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     31c:	4c5a      	ldr	r4, [pc, #360]	; (488 <ssd1306_init+0x1b0>)
     31e:	2318      	movs	r3, #24
     320:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     322:	2300      	movs	r3, #0
     324:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     326:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     328:	a902      	add	r1, sp, #8
     32a:	2201      	movs	r2, #1
     32c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     32e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     330:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     332:	2018      	movs	r0, #24
     334:	4b55      	ldr	r3, [pc, #340]	; (48c <ssd1306_init+0x1b4>)
     336:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     338:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     33c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     33e:	2900      	cmp	r1, #0
     340:	d103      	bne.n	34a <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     342:	095a      	lsrs	r2, r3, #5
     344:	01d2      	lsls	r2, r2, #7
     346:	494e      	ldr	r1, [pc, #312]	; (480 <ssd1306_init+0x1a8>)
     348:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     34a:	271f      	movs	r7, #31
     34c:	403b      	ands	r3, r7
     34e:	2401      	movs	r4, #1
     350:	1c21      	adds	r1, r4, #0
     352:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     354:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     356:	aa02      	add	r2, sp, #8
     358:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     35a:	2300      	movs	r3, #0
     35c:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     35e:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
     360:	2180      	movs	r1, #128	; 0x80
     362:	0249      	lsls	r1, r1, #9
     364:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     366:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     368:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     36a:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     36c:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     36e:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     370:	2124      	movs	r1, #36	; 0x24
     372:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     374:	9309      	str	r3, [sp, #36]	; 0x24
     376:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
     378:	4b3f      	ldr	r3, [pc, #252]	; (478 <ssd1306_init+0x1a0>)
     37a:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     37c:	4b44      	ldr	r3, [pc, #272]	; (490 <ssd1306_init+0x1b8>)
     37e:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     380:	4b44      	ldr	r3, [pc, #272]	; (494 <ssd1306_init+0x1bc>)
     382:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     384:	4b44      	ldr	r3, [pc, #272]	; (498 <ssd1306_init+0x1c0>)
     386:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     388:	4b44      	ldr	r3, [pc, #272]	; (49c <ssd1306_init+0x1c4>)
     38a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     38c:	4e44      	ldr	r6, [pc, #272]	; (4a0 <ssd1306_init+0x1c8>)
     38e:	1c30      	adds	r0, r6, #0
     390:	4944      	ldr	r1, [pc, #272]	; (4a4 <ssd1306_init+0x1cc>)
     392:	4b45      	ldr	r3, [pc, #276]	; (4a8 <ssd1306_init+0x1d0>)
     394:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     396:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     398:	1c28      	adds	r0, r5, #0
     39a:	4b44      	ldr	r3, [pc, #272]	; (4ac <ssd1306_init+0x1d4>)
     39c:	4798      	blx	r3
     39e:	4007      	ands	r7, r0
     3a0:	40bc      	lsls	r4, r7
     3a2:	4b43      	ldr	r3, [pc, #268]	; (4b0 <ssd1306_init+0x1d8>)
     3a4:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3a6:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     3a8:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     3aa:	2b00      	cmp	r3, #0
     3ac:	d1fc      	bne.n	3a8 <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     3ae:	682a      	ldr	r2, [r5, #0]
     3b0:	2302      	movs	r3, #2
     3b2:	4313      	orrs	r3, r2
     3b4:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     3b6:	ac01      	add	r4, sp, #4
     3b8:	2301      	movs	r3, #1
     3ba:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     3bc:	2200      	movs	r2, #0
     3be:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     3c0:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     3c2:	2016      	movs	r0, #22
     3c4:	1c21      	adds	r1, r4, #0
     3c6:	4d31      	ldr	r5, [pc, #196]	; (48c <ssd1306_init+0x1b4>)
     3c8:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     3ca:	2017      	movs	r0, #23
     3cc:	1c21      	adds	r1, r4, #0
     3ce:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     3d0:	2280      	movs	r2, #128	; 0x80
     3d2:	0412      	lsls	r2, r2, #16
     3d4:	4b2a      	ldr	r3, [pc, #168]	; (480 <ssd1306_init+0x1a8>)
     3d6:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     3d8:	20d5      	movs	r0, #213	; 0xd5
     3da:	4c36      	ldr	r4, [pc, #216]	; (4b4 <ssd1306_init+0x1dc>)
     3dc:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     3de:	2080      	movs	r0, #128	; 0x80
     3e0:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     3e2:	20a8      	movs	r0, #168	; 0xa8
     3e4:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     3e6:	203f      	movs	r0, #63	; 0x3f
     3e8:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     3ea:	20d3      	movs	r0, #211	; 0xd3
     3ec:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     3ee:	2000      	movs	r0, #0
     3f0:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     3f2:	2040      	movs	r0, #64	; 0x40
     3f4:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     3f6:	208d      	movs	r0, #141	; 0x8d
     3f8:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     3fa:	2014      	movs	r0, #20
     3fc:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     3fe:	2020      	movs	r0, #32
     400:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     406:	20a1      	movs	r0, #161	; 0xa1
     408:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     40a:	20c8      	movs	r0, #200	; 0xc8
     40c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     40e:	20da      	movs	r0, #218	; 0xda
     410:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     412:	2012      	movs	r0, #18
     414:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     416:	2081      	movs	r0, #129	; 0x81
     418:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     41a:	20ff      	movs	r0, #255	; 0xff
     41c:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     41e:	20a4      	movs	r0, #164	; 0xa4
     420:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     422:	20a6      	movs	r0, #166	; 0xa6
     424:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     426:	20db      	movs	r0, #219	; 0xdb
     428:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     42a:	2040      	movs	r0, #64	; 0x40
     42c:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     42e:	20d9      	movs	r0, #217	; 0xd9
     430:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     432:	20f1      	movs	r0, #241	; 0xf1
     434:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     436:	4820      	ldr	r0, [pc, #128]	; (4b8 <ssd1306_init+0x1e0>)
     438:	2100      	movs	r1, #0
     43a:	2280      	movs	r2, #128	; 0x80
     43c:	00d2      	lsls	r2, r2, #3
     43e:	4b1f      	ldr	r3, [pc, #124]	; (4bc <ssd1306_init+0x1e4>)
     440:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     442:	20af      	movs	r0, #175	; 0xaf
     444:	47a0      	blx	r4
     446:	e010      	b.n	46a <ssd1306_init+0x192>
     448:	2280      	movs	r2, #128	; 0x80
     44a:	0412      	lsls	r2, r2, #16
     44c:	4b0c      	ldr	r3, [pc, #48]	; (480 <ssd1306_init+0x1a8>)
     44e:	619a      	str	r2, [r3, #24]
     450:	e764      	b.n	31c <ssd1306_init+0x44>
     452:	2280      	movs	r2, #128	; 0x80
     454:	0412      	lsls	r2, r2, #16
     456:	4b0a      	ldr	r3, [pc, #40]	; (480 <ssd1306_init+0x1a8>)
     458:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     45a:	4b0a      	ldr	r3, [pc, #40]	; (484 <ssd1306_init+0x1ac>)
     45c:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     45e:	2200      	movs	r2, #0
     460:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     462:	1c19      	adds	r1, r3, #0
     464:	2280      	movs	r2, #128	; 0x80
     466:	0252      	lsls	r2, r2, #9
     468:	e755      	b.n	316 <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     46a:	b011      	add	sp, #68	; 0x44
     46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     46e:	46c0      	nop			; (mov r8, r8)
     470:	00001f41 	.word	0x00001f41
     474:	00003b15 	.word	0x00003b15
     478:	000f4240 	.word	0x000f4240
     47c:	000082b9 	.word	0x000082b9
     480:	41004400 	.word	0x41004400
     484:	e000e010 	.word	0xe000e010
     488:	20002908 	.word	0x20002908
     48c:	00002545 	.word	0x00002545
     490:	00100002 	.word	0x00100002
     494:	00110002 	.word	0x00110002
     498:	00120002 	.word	0x00120002
     49c:	00130002 	.word	0x00130002
     4a0:	200028cc 	.word	0x200028cc
     4a4:	42000c00 	.word	0x42000c00
     4a8:	000028dd 	.word	0x000028dd
     4ac:	00003039 	.word	0x00003039
     4b0:	e000e100 	.word	0xe000e100
     4b4:	0000028d 	.word	0x0000028d
     4b8:	20000268 	.word	0x20000268
     4bc:	0000446f 	.word	0x0000446f

000004c0 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4c2:	b083      	sub	sp, #12
     4c4:	466f      	mov	r7, sp
     4c6:	71f8      	strb	r0, [r7, #7]
     4c8:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     4ca:	4c0b      	ldr	r4, [pc, #44]	; (4f8 <ssd1306_write_data+0x38>)
     4cc:	4e0b      	ldr	r6, [pc, #44]	; (4fc <ssd1306_write_data+0x3c>)
     4ce:	1c20      	adds	r0, r4, #0
     4d0:	1c31      	adds	r1, r6, #0
     4d2:	2201      	movs	r2, #1
     4d4:	4d0a      	ldr	r5, [pc, #40]	; (500 <ssd1306_write_data+0x40>)
     4d6:	47a8      	blx	r5
     4d8:	2280      	movs	r2, #128	; 0x80
     4da:	03d2      	lsls	r2, r2, #15
     4dc:	4b09      	ldr	r3, [pc, #36]	; (504 <ssd1306_write_data+0x44>)
     4de:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     4e0:	1c20      	adds	r0, r4, #0
     4e2:	1c39      	adds	r1, r7, #0
     4e4:	2201      	movs	r2, #1
     4e6:	4b08      	ldr	r3, [pc, #32]	; (508 <ssd1306_write_data+0x48>)
     4e8:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     4ea:	1c20      	adds	r0, r4, #0
     4ec:	1c31      	adds	r1, r6, #0
     4ee:	2200      	movs	r2, #0
     4f0:	47a8      	blx	r5
}
     4f2:	b003      	add	sp, #12
     4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	200028cc 	.word	0x200028cc
     4fc:	20002908 	.word	0x20002908
     500:	00002af5 	.word	0x00002af5
     504:	41004400 	.word	0x41004400
     508:	00002be1 	.word	0x00002be1

0000050c <ssd1306_write_display>:





void ssd1306_write_display() {
     50c:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     50e:	480e      	ldr	r0, [pc, #56]	; (548 <ssd1306_write_display+0x3c>)
     510:	490e      	ldr	r1, [pc, #56]	; (54c <ssd1306_write_display+0x40>)
     512:	2201      	movs	r2, #1
     514:	4b0e      	ldr	r3, [pc, #56]	; (550 <ssd1306_write_display+0x44>)
     516:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     518:	2021      	movs	r0, #33	; 0x21
     51a:	4c0e      	ldr	r4, [pc, #56]	; (554 <ssd1306_write_display+0x48>)
     51c:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     51e:	2000      	movs	r0, #0
     520:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     522:	207f      	movs	r0, #127	; 0x7f
     524:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     526:	2022      	movs	r0, #34	; 0x22
     528:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     52a:	2000      	movs	r0, #0
     52c:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     52e:	2007      	movs	r0, #7
     530:	47a0      	blx	r4
     532:	4c09      	ldr	r4, [pc, #36]	; (558 <ssd1306_write_display+0x4c>)
     534:	2380      	movs	r3, #128	; 0x80
     536:	00db      	lsls	r3, r3, #3
     538:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     53a:	4d08      	ldr	r5, [pc, #32]	; (55c <ssd1306_write_display+0x50>)
     53c:	7820      	ldrb	r0, [r4, #0]
     53e:	47a8      	blx	r5
     540:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     542:	42b4      	cmp	r4, r6
     544:	d1fa      	bne.n	53c <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     546:	bd70      	pop	{r4, r5, r6, pc}
     548:	200028cc 	.word	0x200028cc
     54c:	20002908 	.word	0x20002908
     550:	00002af5 	.word	0x00002af5
     554:	0000028d 	.word	0x0000028d
     558:	200006e0 	.word	0x200006e0
     55c:	000004c1 	.word	0x000004c1

00000560 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     560:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     562:	480e      	ldr	r0, [pc, #56]	; (59c <ssd1306_clear_display+0x3c>)
     564:	490e      	ldr	r1, [pc, #56]	; (5a0 <ssd1306_clear_display+0x40>)
     566:	2201      	movs	r2, #1
     568:	4b0e      	ldr	r3, [pc, #56]	; (5a4 <ssd1306_clear_display+0x44>)
     56a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     56c:	2021      	movs	r0, #33	; 0x21
     56e:	4c0e      	ldr	r4, [pc, #56]	; (5a8 <ssd1306_clear_display+0x48>)
     570:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     572:	2000      	movs	r0, #0
     574:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     576:	207f      	movs	r0, #127	; 0x7f
     578:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     57a:	2022      	movs	r0, #34	; 0x22
     57c:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     57e:	2000      	movs	r0, #0
     580:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     582:	2007      	movs	r0, #7
     584:	47a0      	blx	r4
     586:	2480      	movs	r4, #128	; 0x80
     588:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     58a:	4d08      	ldr	r5, [pc, #32]	; (5ac <ssd1306_clear_display+0x4c>)
     58c:	2000      	movs	r0, #0
     58e:	47a8      	blx	r5
     590:	3c01      	subs	r4, #1
     592:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     594:	2c00      	cmp	r4, #0
     596:	d1f9      	bne.n	58c <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     598:	bd38      	pop	{r3, r4, r5, pc}
     59a:	46c0      	nop			; (mov r8, r8)
     59c:	200028cc 	.word	0x200028cc
     5a0:	20002908 	.word	0x20002908
     5a4:	00002af5 	.word	0x00002af5
     5a8:	0000028d 	.word	0x0000028d
     5ac:	000004c1 	.word	0x000004c1

000005b0 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     5b0:	b538      	push	{r3, r4, r5, lr}
     5b2:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     5b4:	1c08      	adds	r0, r1, #0
     5b6:	3850      	subs	r0, #80	; 0x50
     5b8:	b2c0      	uxtb	r0, r0
     5ba:	4c06      	ldr	r4, [pc, #24]	; (5d4 <ssd1306_set_coordinate+0x24>)
     5bc:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     5be:	0928      	lsrs	r0, r5, #4
     5c0:	2310      	movs	r3, #16
     5c2:	4318      	orrs	r0, r3
     5c4:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     5c6:	200e      	movs	r0, #14
     5c8:	4005      	ands	r5, r0
     5ca:	2301      	movs	r3, #1
     5cc:	1c28      	adds	r0, r5, #0
     5ce:	4318      	orrs	r0, r3
     5d0:	47a0      	blx	r4
}
     5d2:	bd38      	pop	{r3, r4, r5, pc}
     5d4:	0000028d 	.word	0x0000028d

000005d8 <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5da:	465f      	mov	r7, fp
     5dc:	4656      	mov	r6, sl
     5de:	464d      	mov	r5, r9
     5e0:	4644      	mov	r4, r8
     5e2:	b4f0      	push	{r4, r5, r6, r7}
     5e4:	b085      	sub	sp, #20
     5e6:	4683      	mov	fp, r0
     5e8:	9101      	str	r1, [sp, #4]
     5ea:	1c14      	adds	r4, r2, #0
     5ec:	2a63      	cmp	r2, #99	; 0x63
     5ee:	d900      	bls.n	5f2 <ssd1306_draw_huge_number+0x1a>
     5f0:	2463      	movs	r4, #99	; 0x63
     5f2:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     5f4:	1c20      	adds	r0, r4, #0
     5f6:	210a      	movs	r1, #10
     5f8:	4b24      	ldr	r3, [pc, #144]	; (68c <ssd1306_draw_huge_number+0xb4>)
     5fa:	4798      	blx	r3
     5fc:	b2c9      	uxtb	r1, r1
     5fe:	ab03      	add	r3, sp, #12
     600:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     602:	2c09      	cmp	r4, #9
     604:	d82c      	bhi.n	660 <ssd1306_draw_huge_number+0x88>
     606:	2200      	movs	r2, #0
     608:	701a      	strb	r2, [r3, #0]
     60a:	e02f      	b.n	66c <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     60c:	4658      	mov	r0, fp
     60e:	4651      	mov	r1, sl
     610:	4b1f      	ldr	r3, [pc, #124]	; (690 <ssd1306_draw_huge_number+0xb8>)
     612:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     614:	464d      	mov	r5, r9
     616:	2400      	movs	r4, #0
     618:	ab03      	add	r3, sp, #12
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	011a      	lsls	r2, r3, #4
     61e:	18d2      	adds	r2, r2, r3
     620:	0112      	lsls	r2, r2, #4
     622:	18d3      	adds	r3, r2, r3
     624:	4443      	add	r3, r8
     626:	191b      	adds	r3, r3, r4
     628:	5d58      	ldrb	r0, [r3, r5]
     62a:	47b8      	blx	r7
     62c:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     62e:	2c27      	cmp	r4, #39	; 0x27
     630:	d1f2      	bne.n	618 <ssd1306_draw_huge_number+0x40>
     632:	4653      	mov	r3, sl
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	469a      	mov	sl, r3
     63a:	2327      	movs	r3, #39	; 0x27
     63c:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     63e:	2312      	movs	r3, #18
     640:	33ff      	adds	r3, #255	; 0xff
     642:	4599      	cmp	r9, r3
     644:	d1e2      	bne.n	60c <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     646:	465b      	mov	r3, fp
     648:	3334      	adds	r3, #52	; 0x34
     64a:	b2db      	uxtb	r3, r3
     64c:	469b      	mov	fp, r3
     64e:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     650:	9b00      	ldr	r3, [sp, #0]
     652:	459b      	cmp	fp, r3
     654:	d013      	beq.n	67e <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     656:	9b01      	ldr	r3, [sp, #4]
     658:	469a      	mov	sl, r3
     65a:	2300      	movs	r3, #0
     65c:	4699      	mov	r9, r3
     65e:	e7d5      	b.n	60c <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     660:	1a60      	subs	r0, r4, r1
     662:	210a      	movs	r1, #10
     664:	4b0b      	ldr	r3, [pc, #44]	; (694 <ssd1306_draw_huge_number+0xbc>)
     666:	4798      	blx	r3
     668:	ab03      	add	r3, sp, #12
     66a:	7018      	strb	r0, [r3, #0]
     66c:	465b      	mov	r3, fp
     66e:	3368      	adds	r3, #104	; 0x68
     670:	b2db      	uxtb	r3, r3
     672:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     674:	2600      	movs	r6, #0
     676:	4b08      	ldr	r3, [pc, #32]	; (698 <ssd1306_draw_huge_number+0xc0>)
     678:	4698      	mov	r8, r3
     67a:	4f08      	ldr	r7, [pc, #32]	; (69c <ssd1306_draw_huge_number+0xc4>)
     67c:	e7eb      	b.n	656 <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     67e:	b005      	add	sp, #20
     680:	bc3c      	pop	{r2, r3, r4, r5}
     682:	4690      	mov	r8, r2
     684:	4699      	mov	r9, r3
     686:	46a2      	mov	sl, r4
     688:	46ab      	mov	fp, r5
     68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     68c:	00008341 	.word	0x00008341
     690:	000005b1 	.word	0x000005b1
     694:	00008355 	.word	0x00008355
     698:	0000a864 	.word	0x0000a864
     69c:	000004c1 	.word	0x000004c1

000006a0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     6a0:	4b01      	ldr	r3, [pc, #4]	; (6a8 <gfx_mono_set_framebuffer+0x8>)
     6a2:	6018      	str	r0, [r3, #0]
}
     6a4:	4770      	bx	lr
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	200001cc 	.word	0x200001cc

000006ac <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     6ac:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     6ae:	01c9      	lsls	r1, r1, #7
     6b0:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     6b2:	4906      	ldr	r1, [pc, #24]	; (6cc <gfx_mono_framebuffer_put_page+0x20>)
     6b4:	6809      	ldr	r1, [r1, #0]
     6b6:	188a      	adds	r2, r1, r2
     6b8:	1e5c      	subs	r4, r3, #1
     6ba:	b2e4      	uxtb	r4, r4
     6bc:	3401      	adds	r4, #1
     6be:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     6c0:	5cc1      	ldrb	r1, [r0, r3]
     6c2:	54d1      	strb	r1, [r2, r3]
     6c4:	3301      	adds	r3, #1
	} while (--width > 0);
     6c6:	42a3      	cmp	r3, r4
     6c8:	d1fa      	bne.n	6c0 <gfx_mono_framebuffer_put_page+0x14>
}
     6ca:	bd10      	pop	{r4, pc}
     6cc:	200001cc 	.word	0x200001cc

000006d0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     6d0:	4b02      	ldr	r3, [pc, #8]	; (6dc <gfx_mono_framebuffer_put_byte+0xc>)
     6d2:	681b      	ldr	r3, [r3, #0]
     6d4:	01c0      	lsls	r0, r0, #7
     6d6:	1841      	adds	r1, r0, r1
     6d8:	54ca      	strb	r2, [r1, r3]
}
     6da:	4770      	bx	lr
     6dc:	200001cc 	.word	0x200001cc

000006e0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     6e0:	4b02      	ldr	r3, [pc, #8]	; (6ec <gfx_mono_framebuffer_get_byte+0xc>)
     6e2:	681b      	ldr	r3, [r3, #0]
     6e4:	01c0      	lsls	r0, r0, #7
     6e6:	1840      	adds	r0, r0, r1
     6e8:	5c18      	ldrb	r0, [r3, r0]
}
     6ea:	4770      	bx	lr
     6ec:	200001cc 	.word	0x200001cc

000006f0 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6f2:	4647      	mov	r7, r8
     6f4:	b480      	push	{r7}
     6f6:	1c04      	adds	r4, r0, #0
     6f8:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     6fa:	b243      	sxtb	r3, r0
     6fc:	2b00      	cmp	r3, #0
     6fe:	db22      	blt.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
     700:	293f      	cmp	r1, #63	; 0x3f
     702:	d820      	bhi.n	746 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     704:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     706:	00f7      	lsls	r7, r6, #3
     708:	1bc9      	subs	r1, r1, r7
     70a:	2701      	movs	r7, #1
     70c:	408f      	lsls	r7, r1
     70e:	b2fb      	uxtb	r3, r7
     710:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     712:	1c30      	adds	r0, r6, #0
     714:	1c21      	adds	r1, r4, #0
     716:	4b0d      	ldr	r3, [pc, #52]	; (74c <gfx_mono_framebuffer_draw_pixel+0x5c>)
     718:	4798      	blx	r3
     71a:	1c02      	adds	r2, r0, #0

	switch (color) {
     71c:	2d01      	cmp	r5, #1
     71e:	d004      	beq.n	72a <gfx_mono_framebuffer_draw_pixel+0x3a>
     720:	2d00      	cmp	r5, #0
     722:	d006      	beq.n	732 <gfx_mono_framebuffer_draw_pixel+0x42>
     724:	2d02      	cmp	r5, #2
     726:	d007      	beq.n	738 <gfx_mono_framebuffer_draw_pixel+0x48>
     728:	e009      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     72a:	4643      	mov	r3, r8
     72c:	4318      	orrs	r0, r3
     72e:	b2c2      	uxtb	r2, r0
		break;
     730:	e005      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     732:	43b8      	bics	r0, r7
     734:	b2c2      	uxtb	r2, r0
		break;
     736:	e002      	b.n	73e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     738:	4643      	mov	r3, r8
     73a:	4058      	eors	r0, r3
     73c:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     73e:	1c30      	adds	r0, r6, #0
     740:	1c21      	adds	r1, r4, #0
     742:	4b03      	ldr	r3, [pc, #12]	; (750 <gfx_mono_framebuffer_draw_pixel+0x60>)
     744:	4798      	blx	r3
}
     746:	bc04      	pop	{r2}
     748:	4690      	mov	r8, r2
     74a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     74c:	000006e1 	.word	0x000006e1
     750:	000006d1 	.word	0x000006d1

00000754 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     754:	b5f0      	push	{r4, r5, r6, r7, lr}
     756:	4657      	mov	r7, sl
     758:	464e      	mov	r6, r9
     75a:	4645      	mov	r5, r8
     75c:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     75e:	1884      	adds	r4, r0, r2
     760:	2c80      	cmp	r4, #128	; 0x80
     762:	dd03      	ble.n	76c <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     764:	2280      	movs	r2, #128	; 0x80
     766:	4252      	negs	r2, r2
     768:	1a12      	subs	r2, r2, r0
     76a:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     76c:	2a00      	cmp	r2, #0
     76e:	d053      	beq.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     770:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     772:	00e5      	lsls	r5, r4, #3
     774:	1b49      	subs	r1, r1, r5
     776:	2501      	movs	r5, #1
     778:	408d      	lsls	r5, r1
     77a:	46a8      	mov	r8, r5
     77c:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     77e:	2b01      	cmp	r3, #1
     780:	d00b      	beq.n	79a <gfx_mono_generic_draw_horizontal_line+0x46>
     782:	2b00      	cmp	r3, #0
     784:	d011      	beq.n	7aa <gfx_mono_generic_draw_horizontal_line+0x56>
     786:	2b02      	cmp	r3, #2
     788:	d146      	bne.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     78a:	1c15      	adds	r5, r2, #0
     78c:	3801      	subs	r0, #1
     78e:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     790:	4b24      	ldr	r3, [pc, #144]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     792:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     794:	4924      	ldr	r1, [pc, #144]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     796:	4688      	mov	r8, r1
     798:	e02f      	b.n	7fa <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     79a:	1c15      	adds	r5, r2, #0
     79c:	3801      	subs	r0, #1
     79e:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7a0:	4b20      	ldr	r3, [pc, #128]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7a2:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7a4:	4920      	ldr	r1, [pc, #128]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7a6:	4688      	mov	r8, r1
     7a8:	e006      	b.n	7b8 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     7aa:	1c15      	adds	r5, r2, #0
     7ac:	3801      	subs	r0, #1
     7ae:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7b0:	4b1c      	ldr	r3, [pc, #112]	; (824 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     7b2:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     7b4:	4f1c      	ldr	r7, [pc, #112]	; (828 <gfx_mono_generic_draw_horizontal_line+0xd4>)
     7b6:	e00f      	b.n	7d8 <gfx_mono_generic_draw_horizontal_line+0x84>
     7b8:	4651      	mov	r1, sl
     7ba:	186e      	adds	r6, r5, r1
     7bc:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7be:	1c20      	adds	r0, r4, #0
     7c0:	1c31      	adds	r1, r6, #0
     7c2:	47c8      	blx	r9
			temp |= pixelmask;
     7c4:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     7c6:	b2c2      	uxtb	r2, r0
     7c8:	1c20      	adds	r0, r4, #0
     7ca:	1c31      	adds	r1, r6, #0
     7cc:	47c0      	blx	r8
     7ce:	3d01      	subs	r5, #1
     7d0:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     7d2:	2d00      	cmp	r5, #0
     7d4:	d1f0      	bne.n	7b8 <gfx_mono_generic_draw_horizontal_line+0x64>
     7d6:	e01f      	b.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     7d8:	4653      	mov	r3, sl
     7da:	18ee      	adds	r6, r5, r3
     7dc:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     7de:	1c20      	adds	r0, r4, #0
     7e0:	1c31      	adds	r1, r6, #0
     7e2:	47c8      	blx	r9
			temp &= ~pixelmask;
     7e4:	4641      	mov	r1, r8
     7e6:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     7e8:	b2c2      	uxtb	r2, r0
     7ea:	1c20      	adds	r0, r4, #0
     7ec:	1c31      	adds	r1, r6, #0
     7ee:	47b8      	blx	r7
     7f0:	3d01      	subs	r5, #1
     7f2:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     7f4:	2d00      	cmp	r5, #0
     7f6:	d1ef      	bne.n	7d8 <gfx_mono_generic_draw_horizontal_line+0x84>
     7f8:	e00e      	b.n	818 <gfx_mono_generic_draw_horizontal_line+0xc4>
     7fa:	4653      	mov	r3, sl
     7fc:	18ee      	adds	r6, r5, r3
     7fe:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     800:	1c20      	adds	r0, r4, #0
     802:	1c31      	adds	r1, r6, #0
     804:	47c8      	blx	r9
			temp ^= pixelmask;
     806:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     808:	b2c2      	uxtb	r2, r0
     80a:	1c20      	adds	r0, r4, #0
     80c:	1c31      	adds	r1, r6, #0
     80e:	47c0      	blx	r8
     810:	3d01      	subs	r5, #1
     812:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     814:	2d00      	cmp	r5, #0
     816:	d1f0      	bne.n	7fa <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     818:	bc1c      	pop	{r2, r3, r4}
     81a:	4690      	mov	r8, r2
     81c:	4699      	mov	r9, r3
     81e:	46a2      	mov	sl, r4
     820:	bdf0      	pop	{r4, r5, r6, r7, pc}
     822:	46c0      	nop			; (mov r8, r8)
     824:	000006e1 	.word	0x000006e1
     828:	000006d1 	.word	0x000006d1

0000082c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     82e:	464f      	mov	r7, r9
     830:	4646      	mov	r6, r8
     832:	b4c0      	push	{r6, r7}
     834:	1c05      	adds	r5, r0, #0
     836:	1c16      	adds	r6, r2, #0
     838:	aa08      	add	r2, sp, #32
     83a:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     83c:	2b00      	cmp	r3, #0
     83e:	d00f      	beq.n	860 <gfx_mono_generic_draw_filled_rect+0x34>
     840:	1c1c      	adds	r4, r3, #0
     842:	3901      	subs	r1, #1
     844:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     846:	4b08      	ldr	r3, [pc, #32]	; (868 <gfx_mono_generic_draw_filled_rect+0x3c>)
     848:	4698      	mov	r8, r3
     84a:	464b      	mov	r3, r9
     84c:	18e1      	adds	r1, r4, r3
     84e:	b2c9      	uxtb	r1, r1
     850:	1c28      	adds	r0, r5, #0
     852:	1c32      	adds	r2, r6, #0
     854:	1c3b      	adds	r3, r7, #0
     856:	47c0      	blx	r8
     858:	3c01      	subs	r4, #1
     85a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     85c:	2c00      	cmp	r4, #0
     85e:	d1f4      	bne.n	84a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     860:	bc0c      	pop	{r2, r3}
     862:	4690      	mov	r8, r2
     864:	4699      	mov	r9, r3
     866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     868:	00000755 	.word	0x00000755

0000086c <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     86e:	465f      	mov	r7, fp
     870:	4656      	mov	r6, sl
     872:	464d      	mov	r5, r9
     874:	4644      	mov	r4, r8
     876:	b4f0      	push	{r4, r5, r6, r7}
     878:	1c05      	adds	r5, r0, #0
     87a:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     87c:	7843      	ldrb	r3, [r0, #1]
     87e:	08db      	lsrs	r3, r3, #3
     880:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     882:	08d2      	lsrs	r2, r2, #3
     884:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     886:	7883      	ldrb	r3, [r0, #2]
     888:	2b00      	cmp	r3, #0
     88a:	d008      	beq.n	89e <gfx_mono_generic_put_bitmap+0x32>
     88c:	2b01      	cmp	r3, #1
     88e:	d134      	bne.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     890:	4650      	mov	r0, sl
     892:	2800      	cmp	r0, #0
     894:	d031      	beq.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
     896:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     898:	491b      	ldr	r1, [pc, #108]	; (908 <gfx_mono_generic_put_bitmap+0x9c>)
     89a:	4689      	mov	r9, r1
     89c:	e015      	b.n	8ca <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     89e:	2400      	movs	r4, #0
     8a0:	4652      	mov	r2, sl
     8a2:	2a00      	cmp	r2, #0
     8a4:	d11a      	bne.n	8dc <gfx_mono_generic_put_bitmap+0x70>
     8a6:	e028      	b.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
     8a8:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8aa:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     8ac:	4373      	muls	r3, r6
     8ae:	6868      	ldr	r0, [r5, #4]
     8b0:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8b2:	5cd2      	ldrb	r2, [r2, r3]
     8b4:	4640      	mov	r0, r8
     8b6:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     8b8:	3401      	adds	r4, #1
     8ba:	b2e4      	uxtb	r4, r4
     8bc:	782b      	ldrb	r3, [r5, #0]
     8be:	42a3      	cmp	r3, r4
     8c0:	d8f2      	bhi.n	8a8 <gfx_mono_generic_put_bitmap+0x3c>
     8c2:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     8c4:	b2f3      	uxtb	r3, r6
     8c6:	4553      	cmp	r3, sl
     8c8:	d217      	bcs.n	8fa <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     8ca:	782b      	ldrb	r3, [r5, #0]
     8cc:	2b00      	cmp	r3, #0
     8ce:	d0f8      	beq.n	8c2 <gfx_mono_generic_put_bitmap+0x56>
     8d0:	2400      	movs	r4, #0
     8d2:	4659      	mov	r1, fp
     8d4:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     8d6:	b2d2      	uxtb	r2, r2
     8d8:	4690      	mov	r8, r2
     8da:	e7e5      	b.n	8a8 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     8dc:	4e0b      	ldr	r6, [pc, #44]	; (90c <gfx_mono_generic_put_bitmap+0xa0>)
     8de:	782b      	ldrb	r3, [r5, #0]
     8e0:	1c18      	adds	r0, r3, #0
     8e2:	4360      	muls	r0, r4
     8e4:	686a      	ldr	r2, [r5, #4]
     8e6:	1810      	adds	r0, r2, r0
     8e8:	465a      	mov	r2, fp
     8ea:	1911      	adds	r1, r2, r4
     8ec:	b2c9      	uxtb	r1, r1
     8ee:	1c3a      	adds	r2, r7, #0
     8f0:	47b0      	blx	r6
     8f2:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     8f4:	b2e3      	uxtb	r3, r4
     8f6:	459a      	cmp	sl, r3
     8f8:	d8f1      	bhi.n	8de <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     8fa:	bc3c      	pop	{r2, r3, r4, r5}
     8fc:	4690      	mov	r8, r2
     8fe:	4699      	mov	r9, r3
     900:	46a2      	mov	sl, r4
     902:	46ab      	mov	fp, r5
     904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     906:	46c0      	nop			; (mov r8, r8)
     908:	000006d1 	.word	0x000006d1
     90c:	000006ad 	.word	0x000006ad

00000910 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     910:	b5f0      	push	{r4, r5, r6, r7, lr}
     912:	464f      	mov	r7, r9
     914:	4646      	mov	r6, r8
     916:	b4c0      	push	{r6, r7}
     918:	b083      	sub	sp, #12
     91a:	1c06      	adds	r6, r0, #0
     91c:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     91e:	7c40      	ldrb	r0, [r0, #17]
     920:	2103      	movs	r1, #3
     922:	4b2a      	ldr	r3, [pc, #168]	; (9cc <menu_draw+0xbc>)
     924:	4798      	blx	r3
     926:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     928:	7cb3      	ldrb	r3, [r6, #18]
     92a:	42bb      	cmp	r3, r7
     92c:	d101      	bne.n	932 <menu_draw+0x22>
     92e:	2c00      	cmp	r4, #0
     930:	d00a      	beq.n	948 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     932:	2300      	movs	r3, #0
     934:	9300      	str	r3, [sp, #0]
     936:	2000      	movs	r0, #0
     938:	2110      	movs	r1, #16
     93a:	2280      	movs	r2, #128	; 0x80
     93c:	2330      	movs	r3, #48	; 0x30
     93e:	4c24      	ldr	r4, [pc, #144]	; (9d0 <menu_draw+0xc0>)
     940:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     942:	2201      	movs	r2, #1
     944:	4b23      	ldr	r3, [pc, #140]	; (9d4 <menu_draw+0xc4>)
     946:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     948:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     94a:	2300      	movs	r3, #0
     94c:	9300      	str	r3, [sp, #0]
     94e:	2000      	movs	r0, #0
     950:	2110      	movs	r1, #16
     952:	2206      	movs	r2, #6
     954:	2330      	movs	r3, #48	; 0x30
     956:	4c1e      	ldr	r4, [pc, #120]	; (9d0 <menu_draw+0xc0>)
     958:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     95a:	7c70      	ldrb	r0, [r6, #17]
     95c:	2103      	movs	r1, #3
     95e:	4b1e      	ldr	r3, [pc, #120]	; (9d8 <menu_draw+0xc8>)
     960:	4798      	blx	r3
     962:	b2ca      	uxtb	r2, r1
     964:	3201      	adds	r2, #1
     966:	0112      	lsls	r2, r2, #4
     968:	b2d2      	uxtb	r2, r2
     96a:	481c      	ldr	r0, [pc, #112]	; (9dc <menu_draw+0xcc>)
     96c:	2100      	movs	r1, #0
     96e:	4b1c      	ldr	r3, [pc, #112]	; (9e0 <menu_draw+0xd0>)
     970:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     972:	4b18      	ldr	r3, [pc, #96]	; (9d4 <menu_draw+0xc4>)
     974:	781b      	ldrb	r3, [r3, #0]
     976:	2b00      	cmp	r3, #0
     978:	d022      	beq.n	9c0 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     97a:	007c      	lsls	r4, r7, #1
     97c:	193c      	adds	r4, r7, r4
     97e:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     980:	3701      	adds	r7, #1
     982:	007b      	lsls	r3, r7, #1
     984:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     986:	42bc      	cmp	r4, r7
     988:	da17      	bge.n	9ba <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     98a:	7a33      	ldrb	r3, [r6, #8]
     98c:	42a3      	cmp	r3, r4
     98e:	d914      	bls.n	9ba <menu_draw+0xaa>
     990:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     992:	4a14      	ldr	r2, [pc, #80]	; (9e4 <menu_draw+0xd4>)
     994:	4691      	mov	r9, r2
     996:	4b14      	ldr	r3, [pc, #80]	; (9e8 <menu_draw+0xd8>)
     998:	4698      	mov	r8, r3
     99a:	00a3      	lsls	r3, r4, #2
     99c:	6872      	ldr	r2, [r6, #4]
     99e:	5898      	ldr	r0, [r3, r2]
     9a0:	2107      	movs	r1, #7
     9a2:	1c2a      	adds	r2, r5, #0
     9a4:	464b      	mov	r3, r9
     9a6:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     9a8:	3401      	adds	r4, #1
     9aa:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     9ac:	42bc      	cmp	r4, r7
     9ae:	da04      	bge.n	9ba <menu_draw+0xaa>
     9b0:	3510      	adds	r5, #16
     9b2:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     9b4:	7a33      	ldrb	r3, [r6, #8]
     9b6:	42a3      	cmp	r3, r4
     9b8:	d8ef      	bhi.n	99a <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     9ba:	2200      	movs	r2, #0
     9bc:	4b05      	ldr	r3, [pc, #20]	; (9d4 <menu_draw+0xc4>)
     9be:	701a      	strb	r2, [r3, #0]
	}
}
     9c0:	b003      	add	sp, #12
     9c2:	bc0c      	pop	{r2, r3}
     9c4:	4690      	mov	r8, r2
     9c6:	4699      	mov	r9, r3
     9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	000082b9 	.word	0x000082b9
     9d0:	0000082d 	.word	0x0000082d
     9d4:	200001d0 	.word	0x200001d0
     9d8:	00008341 	.word	0x00008341
     9dc:	20000004 	.word	0x20000004
     9e0:	0000086d 	.word	0x0000086d
     9e4:	2000000c 	.word	0x2000000c
     9e8:	00000ba9 	.word	0x00000ba9

000009ec <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
     9ec:	b530      	push	{r4, r5, lr}
     9ee:	b083      	sub	sp, #12
     9f0:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
     9f2:	2300      	movs	r3, #0
     9f4:	9300      	str	r3, [sp, #0]
     9f6:	2000      	movs	r0, #0
     9f8:	2100      	movs	r1, #0
     9fa:	2280      	movs	r2, #128	; 0x80
     9fc:	2340      	movs	r3, #64	; 0x40
     9fe:	4d07      	ldr	r5, [pc, #28]	; (a1c <gfx_mono_menu_init+0x30>)
     a00:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
     a02:	6820      	ldr	r0, [r4, #0]
     a04:	2100      	movs	r1, #0
     a06:	2200      	movs	r2, #0
     a08:	4b05      	ldr	r3, [pc, #20]	; (a20 <gfx_mono_menu_init+0x34>)
     a0a:	4d06      	ldr	r5, [pc, #24]	; (a24 <gfx_mono_menu_init+0x38>)
     a0c:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
     a0e:	1c20      	adds	r0, r4, #0
     a10:	2101      	movs	r1, #1
     a12:	4b05      	ldr	r3, [pc, #20]	; (a28 <gfx_mono_menu_init+0x3c>)
     a14:	4798      	blx	r3
}
     a16:	b003      	add	sp, #12
     a18:	bd30      	pop	{r4, r5, pc}
     a1a:	46c0      	nop			; (mov r8, r8)
     a1c:	0000082d 	.word	0x0000082d
     a20:	2000000c 	.word	0x2000000c
     a24:	00000ba9 	.word	0x00000ba9
     a28:	00000911 	.word	0x00000911

00000a2c <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
     a2c:	b508      	push	{r3, lr}
	switch (keycode) {
     a2e:	290d      	cmp	r1, #13
     a30:	d025      	beq.n	a7e <gfx_mono_menu_process_key+0x52>
     a32:	d803      	bhi.n	a3c <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
     a34:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
     a36:	2908      	cmp	r1, #8
     a38:	d024      	beq.n	a84 <gfx_mono_menu_process_key+0x58>
     a3a:	e022      	b.n	a82 <gfx_mono_menu_process_key+0x56>
     a3c:	2926      	cmp	r1, #38	; 0x26
     a3e:	d010      	beq.n	a62 <gfx_mono_menu_process_key+0x36>
     a40:	2928      	cmp	r1, #40	; 0x28
     a42:	d11e      	bne.n	a82 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
     a44:	7c43      	ldrb	r3, [r0, #17]
     a46:	7a02      	ldrb	r2, [r0, #8]
     a48:	3a01      	subs	r2, #1
     a4a:	4293      	cmp	r3, r2
     a4c:	d102      	bne.n	a54 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
     a4e:	2300      	movs	r3, #0
     a50:	7443      	strb	r3, [r0, #17]
     a52:	e001      	b.n	a58 <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
     a54:	3301      	adds	r3, #1
     a56:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     a58:	2100      	movs	r1, #0
     a5a:	4b0b      	ldr	r3, [pc, #44]	; (a88 <gfx_mono_menu_process_key+0x5c>)
     a5c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     a5e:	20ff      	movs	r0, #255	; 0xff
     a60:	e010      	b.n	a84 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
     a62:	7c43      	ldrb	r3, [r0, #17]
     a64:	2b00      	cmp	r3, #0
     a66:	d002      	beq.n	a6e <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
     a68:	3b01      	subs	r3, #1
     a6a:	7443      	strb	r3, [r0, #17]
     a6c:	e002      	b.n	a74 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
     a6e:	7a03      	ldrb	r3, [r0, #8]
     a70:	3b01      	subs	r3, #1
     a72:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     a74:	2100      	movs	r1, #0
     a76:	4b04      	ldr	r3, [pc, #16]	; (a88 <gfx_mono_menu_process_key+0x5c>)
     a78:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     a7a:	20ff      	movs	r0, #255	; 0xff
     a7c:	e002      	b.n	a84 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
     a7e:	7c40      	ldrb	r0, [r0, #17]
     a80:	e000      	b.n	a84 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
     a82:	20ff      	movs	r0, #255	; 0xff
	}
}
     a84:	bd08      	pop	{r3, pc}
     a86:	46c0      	nop			; (mov r8, r8)
     a88:	00000911 	.word	0x00000911

00000a8c <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     a8c:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     a8e:	4802      	ldr	r0, [pc, #8]	; (a98 <gfx_mono_null_init+0xc>)
     a90:	4b02      	ldr	r3, [pc, #8]	; (a9c <gfx_mono_null_init+0x10>)
     a92:	4798      	blx	r3
}
     a94:	bd08      	pop	{r3, pc}
     a96:	46c0      	nop			; (mov r8, r8)
     a98:	200006e0 	.word	0x200006e0
     a9c:	000006a1 	.word	0x000006a1

00000aa0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
     aa2:	465f      	mov	r7, fp
     aa4:	4656      	mov	r6, sl
     aa6:	464d      	mov	r5, r9
     aa8:	4644      	mov	r4, r8
     aaa:	b4f0      	push	{r4, r5, r6, r7}
     aac:	b085      	sub	sp, #20
     aae:	1c06      	adds	r6, r0, #0
     ab0:	4688      	mov	r8, r1
     ab2:	1c14      	adds	r4, r2, #0
     ab4:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     ab6:	7a1a      	ldrb	r2, [r3, #8]
     ab8:	7a5b      	ldrb	r3, [r3, #9]
     aba:	2100      	movs	r1, #0
     abc:	9100      	str	r1, [sp, #0]
     abe:	4640      	mov	r0, r8
     ac0:	1c21      	adds	r1, r4, #0
     ac2:	4d23      	ldr	r5, [pc, #140]	; (b50 <gfx_mono_draw_char+0xb0>)
     ac4:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
     ac6:	9903      	ldr	r1, [sp, #12]
     ac8:	780b      	ldrb	r3, [r1, #0]
     aca:	2b00      	cmp	r3, #0
     acc:	d139      	bne.n	b42 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     ace:	7a0a      	ldrb	r2, [r1, #8]
     ad0:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     ad2:	0751      	lsls	r1, r2, #29
     ad4:	d000      	beq.n	ad8 <gfx_mono_draw_char+0x38>
		char_row_size++;
     ad6:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
     ad8:	9a03      	ldr	r2, [sp, #12]
     ada:	7a52      	ldrb	r2, [r2, #9]
     adc:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
     ade:	9903      	ldr	r1, [sp, #12]
     ae0:	7a8a      	ldrb	r2, [r1, #10]
     ae2:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     ae4:	465a      	mov	r2, fp
     ae6:	4356      	muls	r6, r2
     ae8:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     aea:	b2b6      	uxth	r6, r6
     aec:	684b      	ldr	r3, [r1, #4]
     aee:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
     af0:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     af2:	2107      	movs	r1, #7
     af4:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     af6:	9a03      	ldr	r2, [sp, #12]
     af8:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
     afa:	2f00      	cmp	r7, #0
     afc:	d017      	beq.n	b2e <gfx_mono_draw_char+0x8e>
     afe:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     b00:	2500      	movs	r5, #0
     b02:	b2e3      	uxtb	r3, r4
     b04:	4641      	mov	r1, r8
     b06:	1858      	adds	r0, r3, r1
     b08:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     b0a:	464a      	mov	r2, r9
     b0c:	421a      	tst	r2, r3
     b0e:	d101      	bne.n	b14 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     b10:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
     b12:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
     b14:	b26b      	sxtb	r3, r5
     b16:	2b00      	cmp	r3, #0
     b18:	da03      	bge.n	b22 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
     b1a:	4651      	mov	r1, sl
     b1c:	2201      	movs	r2, #1
     b1e:	4b0d      	ldr	r3, [pc, #52]	; (b54 <gfx_mono_draw_char+0xb4>)
     b20:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     b22:	006d      	lsls	r5, r5, #1
     b24:	b2ed      	uxtb	r5, r5
     b26:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     b28:	b2e3      	uxtb	r3, r4
     b2a:	429f      	cmp	r7, r3
     b2c:	d8e9      	bhi.n	b02 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     b2e:	4653      	mov	r3, sl
     b30:	3301      	adds	r3, #1
     b32:	b2db      	uxtb	r3, r3
     b34:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
     b36:	465b      	mov	r3, fp
     b38:	3b01      	subs	r3, #1
     b3a:	b2db      	uxtb	r3, r3
     b3c:	469b      	mov	fp, r3
	} while (rows_left > 0);
     b3e:	2b00      	cmp	r3, #0
     b40:	d1d9      	bne.n	af6 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     b42:	b005      	add	sp, #20
     b44:	bc3c      	pop	{r2, r3, r4, r5}
     b46:	4690      	mov	r8, r2
     b48:	4699      	mov	r9, r3
     b4a:	46a2      	mov	sl, r4
     b4c:	46ab      	mov	fp, r5
     b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b50:	0000082d 	.word	0x0000082d
     b54:	000006f1 	.word	0x000006f1

00000b58 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b5a:	464f      	mov	r7, r9
     b5c:	4646      	mov	r6, r8
     b5e:	b4c0      	push	{r6, r7}
     b60:	1c04      	adds	r4, r0, #0
     b62:	4688      	mov	r8, r1
     b64:	4691      	mov	r9, r2
     b66:	1c1f      	adds	r7, r3, #0
     b68:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     b6a:	7820      	ldrb	r0, [r4, #0]
     b6c:	280a      	cmp	r0, #10
     b6e:	d106      	bne.n	b7e <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
     b70:	7a7b      	ldrb	r3, [r7, #9]
     b72:	3301      	adds	r3, #1
     b74:	444b      	add	r3, r9
     b76:	b2db      	uxtb	r3, r3
     b78:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     b7a:	4646      	mov	r6, r8
     b7c:	e009      	b.n	b92 <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
     b7e:	280d      	cmp	r0, #13
     b80:	d007      	beq.n	b92 <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     b82:	1c31      	adds	r1, r6, #0
     b84:	464a      	mov	r2, r9
     b86:	1c3b      	adds	r3, r7, #0
     b88:	4d06      	ldr	r5, [pc, #24]	; (ba4 <gfx_mono_draw_string+0x4c>)
     b8a:	47a8      	blx	r5
			x += font->width;
     b8c:	7a3b      	ldrb	r3, [r7, #8]
     b8e:	18f6      	adds	r6, r6, r3
     b90:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
     b92:	3401      	adds	r4, #1
     b94:	7820      	ldrb	r0, [r4, #0]
     b96:	2800      	cmp	r0, #0
     b98:	d1e7      	bne.n	b6a <gfx_mono_draw_string+0x12>
}
     b9a:	bc0c      	pop	{r2, r3}
     b9c:	4690      	mov	r8, r2
     b9e:	4699      	mov	r9, r3
     ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ba2:	46c0      	nop			; (mov r8, r8)
     ba4:	00000aa1 	.word	0x00000aa1

00000ba8 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
     ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     baa:	464f      	mov	r7, r9
     bac:	4646      	mov	r6, r8
     bae:	b4c0      	push	{r6, r7}
     bb0:	1c04      	adds	r4, r0, #0
     bb2:	4688      	mov	r8, r1
     bb4:	4691      	mov	r9, r2
     bb6:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
     bb8:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
     bba:	2800      	cmp	r0, #0
     bbc:	d017      	beq.n	bee <gfx_mono_draw_progmem_string+0x46>
     bbe:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
     bc0:	280a      	cmp	r0, #10
     bc2:	d106      	bne.n	bd2 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     bc4:	7a7b      	ldrb	r3, [r7, #9]
     bc6:	3301      	adds	r3, #1
     bc8:	444b      	add	r3, r9
     bca:	b2db      	uxtb	r3, r3
     bcc:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
     bce:	4645      	mov	r5, r8
     bd0:	e009      	b.n	be6 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
     bd2:	280d      	cmp	r0, #13
     bd4:	d007      	beq.n	be6 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
     bd6:	1c29      	adds	r1, r5, #0
     bd8:	464a      	mov	r2, r9
     bda:	1c3b      	adds	r3, r7, #0
     bdc:	4e06      	ldr	r6, [pc, #24]	; (bf8 <gfx_mono_draw_progmem_string+0x50>)
     bde:	47b0      	blx	r6
			x += font->width;
     be0:	7a3b      	ldrb	r3, [r7, #8]
     be2:	18ed      	adds	r5, r5, r3
     be4:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
     be6:	3401      	adds	r4, #1
     be8:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
     bea:	2800      	cmp	r0, #0
     bec:	d1e8      	bne.n	bc0 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
     bee:	bc0c      	pop	{r2, r3}
     bf0:	4690      	mov	r8, r2
     bf2:	4699      	mov	r9, r3
     bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     bf6:	46c0      	nop			; (mov r8, r8)
     bf8:	00000aa1 	.word	0x00000aa1

00000bfc <display_view>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
     bfc:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     bfe:	4b04      	ldr	r3, [pc, #16]	; (c10 <display_view+0x14>)
     c00:	7819      	ldrb	r1, [r3, #0]
     c02:	4a04      	ldr	r2, [pc, #16]	; (c14 <display_view+0x18>)
     c04:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
     c06:	7018      	strb	r0, [r3, #0]
	
	ssd1306_clear_display();
     c08:	4b03      	ldr	r3, [pc, #12]	; (c18 <display_view+0x1c>)
     c0a:	4798      	blx	r3
}
     c0c:	bd08      	pop	{r3, pc}
     c0e:	46c0      	nop			; (mov r8, r8)
     c10:	20000265 	.word	0x20000265
     c14:	20000ae0 	.word	0x20000ae0
     c18:	00000561 	.word	0x00000561

00000c1c <draw_no_gps_view>:
			}
			break;
	}
}

void draw_no_gps_view() {
     c1c:	b538      	push	{r3, r4, r5, lr}
	ssd1306_clear_buffer();
     c1e:	4b08      	ldr	r3, [pc, #32]	; (c40 <draw_no_gps_view+0x24>)
     c20:	4798      	blx	r3
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
     c22:	4d08      	ldr	r5, [pc, #32]	; (c44 <draw_no_gps_view+0x28>)
     c24:	4808      	ldr	r0, [pc, #32]	; (c48 <draw_no_gps_view+0x2c>)
     c26:	210a      	movs	r1, #10
     c28:	2212      	movs	r2, #18
     c2a:	1c2b      	adds	r3, r5, #0
     c2c:	4c07      	ldr	r4, [pc, #28]	; (c4c <draw_no_gps_view+0x30>)
     c2e:	47a0      	blx	r4
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
     c30:	4807      	ldr	r0, [pc, #28]	; (c50 <draw_no_gps_view+0x34>)
     c32:	211e      	movs	r1, #30
     c34:	2220      	movs	r2, #32
     c36:	1c2b      	adds	r3, r5, #0
     c38:	47a0      	blx	r4
	ssd1306_write_display();
     c3a:	4b06      	ldr	r3, [pc, #24]	; (c54 <draw_no_gps_view+0x38>)
     c3c:	4798      	blx	r3
}
     c3e:	bd38      	pop	{r3, r4, r5, pc}
     c40:	00001e59 	.word	0x00001e59
     c44:	2000000c 	.word	0x2000000c
     c48:	0000bfec 	.word	0x0000bfec
     c4c:	00000b59 	.word	0x00000b59
     c50:	0000bff8 	.word	0x0000bff8
     c54:	0000050d 	.word	0x0000050d

00000c58 <draw_speed_view>:

void draw_speed_view() {
     c58:	b510      	push	{r4, lr}
	if(gps_data.status != 'A') {
     c5a:	4b15      	ldr	r3, [pc, #84]	; (cb0 <draw_speed_view+0x58>)
     c5c:	7b1b      	ldrb	r3, [r3, #12]
     c5e:	2b41      	cmp	r3, #65	; 0x41
     c60:	d002      	beq.n	c68 <draw_speed_view+0x10>
		display_view(NO_GPS_VIEW);
     c62:	2004      	movs	r0, #4
     c64:	4b13      	ldr	r3, [pc, #76]	; (cb4 <draw_speed_view+0x5c>)
     c66:	4798      	blx	r3
	}
	if(gps_data.ground_speed != device.speed) {
     c68:	4b11      	ldr	r3, [pc, #68]	; (cb0 <draw_speed_view+0x58>)
     c6a:	69dc      	ldr	r4, [r3, #28]
     c6c:	4b12      	ldr	r3, [pc, #72]	; (cb8 <draw_speed_view+0x60>)
     c6e:	7818      	ldrb	r0, [r3, #0]
     c70:	4b12      	ldr	r3, [pc, #72]	; (cbc <draw_speed_view+0x64>)
     c72:	4798      	blx	r3
     c74:	1c01      	adds	r1, r0, #0
     c76:	1c20      	adds	r0, r4, #0
     c78:	4b11      	ldr	r3, [pc, #68]	; (cc0 <draw_speed_view+0x68>)
     c7a:	4798      	blx	r3
     c7c:	2800      	cmp	r0, #0
     c7e:	d112      	bne.n	ca6 <draw_speed_view+0x4e>
		device.speed = gps_data.ground_speed;
     c80:	1c20      	adds	r0, r4, #0
     c82:	4b10      	ldr	r3, [pc, #64]	; (cc4 <draw_speed_view+0x6c>)
     c84:	4798      	blx	r3
     c86:	b2c0      	uxtb	r0, r0
     c88:	4b0b      	ldr	r3, [pc, #44]	; (cb8 <draw_speed_view+0x60>)
     c8a:	7018      	strb	r0, [r3, #0]
		ssd1306_draw_huge_number(15,1,(uint8_t)(device.speed + 0.5));
     c8c:	4b0e      	ldr	r3, [pc, #56]	; (cc8 <draw_speed_view+0x70>)
     c8e:	4798      	blx	r3
     c90:	4b06      	ldr	r3, [pc, #24]	; (cac <draw_speed_view+0x54>)
     c92:	4a05      	ldr	r2, [pc, #20]	; (ca8 <draw_speed_view+0x50>)
     c94:	4c0d      	ldr	r4, [pc, #52]	; (ccc <draw_speed_view+0x74>)
     c96:	47a0      	blx	r4
     c98:	4b0d      	ldr	r3, [pc, #52]	; (cd0 <draw_speed_view+0x78>)
     c9a:	4798      	blx	r3
     c9c:	b2c2      	uxtb	r2, r0
     c9e:	200f      	movs	r0, #15
     ca0:	2101      	movs	r1, #1
     ca2:	4b0c      	ldr	r3, [pc, #48]	; (cd4 <draw_speed_view+0x7c>)
     ca4:	4798      	blx	r3
	}
     ca6:	bd10      	pop	{r4, pc}
     ca8:	00000000 	.word	0x00000000
     cac:	3fe00000 	.word	0x3fe00000
     cb0:	20000b20 	.word	0x20000b20
     cb4:	00000bfd 	.word	0x00000bfd
     cb8:	2000286c 	.word	0x2000286c
     cbc:	00008a69 	.word	0x00008a69
     cc0:	000084ad 	.word	0x000084ad
     cc4:	0000854d 	.word	0x0000854d
     cc8:	0000a629 	.word	0x0000a629
     ccc:	00008b21 	.word	0x00008b21
     cd0:	00008581 	.word	0x00008581
     cd4:	000005d9 	.word	0x000005d9

00000cd8 <refresh_view>:
	
	ssd1306_clear_display();
}

//Redraws view and updates data
void refresh_view() {
     cd8:	b508      	push	{r3, lr}
	switch(gfx_mono_active_menu) {
     cda:	4b0a      	ldr	r3, [pc, #40]	; (d04 <refresh_view+0x2c>)
     cdc:	781b      	ldrb	r3, [r3, #0]
     cde:	2b00      	cmp	r3, #0
     ce0:	d002      	beq.n	ce8 <refresh_view+0x10>
     ce2:	2b04      	cmp	r3, #4
     ce4:	d003      	beq.n	cee <refresh_view+0x16>
     ce6:	e00c      	b.n	d02 <refresh_view+0x2a>
		case SPEED_VIEW:
			draw_speed_view();
     ce8:	4b07      	ldr	r3, [pc, #28]	; (d08 <refresh_view+0x30>)
     cea:	4798      	blx	r3
			break;
     cec:	e009      	b.n	d02 <refresh_view+0x2a>
			
		case NO_GPS_VIEW: 
			if(gps_data.status == 'A') {
     cee:	4b07      	ldr	r3, [pc, #28]	; (d0c <refresh_view+0x34>)
     cf0:	7b1b      	ldrb	r3, [r3, #12]
     cf2:	2b41      	cmp	r3, #65	; 0x41
     cf4:	d103      	bne.n	cfe <refresh_view+0x26>
				display_view(SPEED_VIEW);
     cf6:	2000      	movs	r0, #0
     cf8:	4b05      	ldr	r3, [pc, #20]	; (d10 <refresh_view+0x38>)
     cfa:	4798      	blx	r3
     cfc:	e001      	b.n	d02 <refresh_view+0x2a>
			}
			else {
				draw_no_gps_view();
     cfe:	4b05      	ldr	r3, [pc, #20]	; (d14 <refresh_view+0x3c>)
     d00:	4798      	blx	r3
			}
			break;
	}
}
     d02:	bd08      	pop	{r3, pc}
     d04:	20000265 	.word	0x20000265
     d08:	00000c59 	.word	0x00000c59
     d0c:	20000b20 	.word	0x20000b20
     d10:	00000bfd 	.word	0x00000bfd
     d14:	00000c1d 	.word	0x00000c1d

00000d18 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     d18:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     d1a:	88ca      	ldrh	r2, [r1, #6]
     d1c:	88c3      	ldrh	r3, [r0, #6]
     d1e:	1ad2      	subs	r2, r2, r3
     d20:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     d22:	790c      	ldrb	r4, [r1, #4]
     d24:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     d26:	794b      	ldrb	r3, [r1, #5]
     d28:	059b      	lsls	r3, r3, #22
     d2a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     d2c:	788c      	ldrb	r4, [r1, #2]
     d2e:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     d30:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     d32:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     d34:	7902      	ldrb	r2, [r0, #4]
     d36:	2a00      	cmp	r2, #0
     d38:	d105      	bne.n	d46 <_rtc_calendar_time_to_register_value+0x2e>
     d3a:	78ca      	ldrb	r2, [r1, #3]
     d3c:	2a00      	cmp	r2, #0
     d3e:	d002      	beq.n	d46 <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     d40:	2280      	movs	r2, #128	; 0x80
     d42:	0252      	lsls	r2, r2, #9
     d44:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     d46:	7848      	ldrb	r0, [r1, #1]
     d48:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     d4a:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     d4c:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     d4e:	4318      	orrs	r0, r3

	return register_value;
}
     d50:	bd10      	pop	{r4, pc}
     d52:	46c0      	nop			; (mov r8, r8)

00000d54 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     d54:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     d56:	0e8c      	lsrs	r4, r1, #26
     d58:	88c3      	ldrh	r3, [r0, #6]
     d5a:	18e3      	adds	r3, r4, r3
     d5c:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     d5e:	018b      	lsls	r3, r1, #6
     d60:	0f1b      	lsrs	r3, r3, #28
     d62:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     d64:	028b      	lsls	r3, r1, #10
     d66:	0edb      	lsrs	r3, r3, #27
     d68:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     d6a:	7903      	ldrb	r3, [r0, #4]
     d6c:	2b00      	cmp	r3, #0
     d6e:	d003      	beq.n	d78 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     d70:	03cb      	lsls	r3, r1, #15
     d72:	0edb      	lsrs	r3, r3, #27
     d74:	7093      	strb	r3, [r2, #2]
     d76:	e005      	b.n	d84 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     d78:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     d7a:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     d7c:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     d7e:	03cb      	lsls	r3, r1, #15
     d80:	0fdb      	lsrs	r3, r3, #31
     d82:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     d84:	050b      	lsls	r3, r1, #20
     d86:	0e9b      	lsrs	r3, r3, #26
     d88:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     d8a:	233f      	movs	r3, #63	; 0x3f
     d8c:	4019      	ands	r1, r3
     d8e:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     d90:	bd10      	pop	{r4, pc}
     d92:	46c0      	nop			; (mov r8, r8)

00000d94 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     d94:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d96:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     d98:	2408      	movs	r4, #8
     d9a:	2380      	movs	r3, #128	; 0x80
     d9c:	490b      	ldr	r1, [pc, #44]	; (dcc <rtc_calendar_reset+0x38>)
     d9e:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     da0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     da2:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     da4:	b25b      	sxtb	r3, r3
     da6:	2b00      	cmp	r3, #0
     da8:	dbfb      	blt.n	da2 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     daa:	8813      	ldrh	r3, [r2, #0]
     dac:	2102      	movs	r1, #2
     dae:	438b      	bics	r3, r1
     db0:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     db2:	2300      	movs	r3, #0
     db4:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     db6:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     db8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     dba:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     dbc:	b25b      	sxtb	r3, r3
     dbe:	2b00      	cmp	r3, #0
     dc0:	dbfb      	blt.n	dba <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     dc2:	8811      	ldrh	r1, [r2, #0]
     dc4:	2301      	movs	r3, #1
     dc6:	430b      	orrs	r3, r1
     dc8:	8013      	strh	r3, [r2, #0]
}
     dca:	bd10      	pop	{r4, pc}
     dcc:	e000e100 	.word	0xe000e100

00000dd0 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     dd0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     dd2:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     dd4:	4b03      	ldr	r3, [pc, #12]	; (de4 <rtc_calendar_set_time+0x14>)
     dd6:	4798      	blx	r3
     dd8:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     dda:	b25b      	sxtb	r3, r3
     ddc:	2b00      	cmp	r3, #0
     dde:	dbfb      	blt.n	dd8 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     de0:	6120      	str	r0, [r4, #16]
}
     de2:	bd10      	pop	{r4, pc}
     de4:	00000d19 	.word	0x00000d19

00000de8 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     de8:	b570      	push	{r4, r5, r6, lr}
     dea:	1c0e      	adds	r6, r1, #0
     dec:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     dee:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     df0:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     df2:	2a01      	cmp	r2, #1
     df4:	d80d      	bhi.n	e12 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     df6:	4b08      	ldr	r3, [pc, #32]	; (e18 <rtc_calendar_set_alarm+0x30>)
     df8:	4798      	blx	r3
     dfa:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     dfc:	b25b      	sxtb	r3, r3
     dfe:	2b00      	cmp	r3, #0
     e00:	dbfb      	blt.n	dfa <rtc_calendar_set_alarm+0x12>
     e02:	00e4      	lsls	r4, r4, #3
     e04:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     e06:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     e08:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     e0a:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     e0c:	2a06      	cmp	r2, #6
     e0e:	d800      	bhi.n	e12 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     e10:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     e12:	1c18      	adds	r0, r3, #0
     e14:	bd70      	pop	{r4, r5, r6, pc}
     e16:	46c0      	nop			; (mov r8, r8)
     e18:	00000d19 	.word	0x00000d19

00000e1c <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     e1c:	b530      	push	{r4, r5, lr}
     e1e:	b083      	sub	sp, #12
     e20:	1c04      	adds	r4, r0, #0
     e22:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     e24:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     e26:	4b1c      	ldr	r3, [pc, #112]	; (e98 <rtc_calendar_init+0x7c>)
     e28:	6999      	ldr	r1, [r3, #24]
     e2a:	2220      	movs	r2, #32
     e2c:	430a      	orrs	r2, r1
     e2e:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     e30:	a901      	add	r1, sp, #4
     e32:	2302      	movs	r3, #2
     e34:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     e36:	2004      	movs	r0, #4
     e38:	4b18      	ldr	r3, [pc, #96]	; (e9c <rtc_calendar_init+0x80>)
     e3a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     e3c:	2004      	movs	r0, #4
     e3e:	4b18      	ldr	r3, [pc, #96]	; (ea0 <rtc_calendar_init+0x84>)
     e40:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     e42:	1c20      	adds	r0, r4, #0
     e44:	4b17      	ldr	r3, [pc, #92]	; (ea4 <rtc_calendar_init+0x88>)
     e46:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     e48:	792b      	ldrb	r3, [r5, #4]
     e4a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     e4c:	78eb      	ldrb	r3, [r5, #3]
     e4e:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     e50:	88eb      	ldrh	r3, [r5, #6]
     e52:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     e54:	4b14      	ldr	r3, [pc, #80]	; (ea8 <rtc_calendar_init+0x8c>)
     e56:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     e58:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     e5a:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     e5c:	7929      	ldrb	r1, [r5, #4]
     e5e:	2900      	cmp	r1, #0
     e60:	d002      	beq.n	e68 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     e62:	2108      	movs	r1, #8
     e64:	430a      	orrs	r2, r1
     e66:	e001      	b.n	e6c <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     e68:	2148      	movs	r1, #72	; 0x48
     e6a:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     e6c:	78a9      	ldrb	r1, [r5, #2]
     e6e:	2900      	cmp	r1, #0
     e70:	d001      	beq.n	e76 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     e76:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     e78:	78ea      	ldrb	r2, [r5, #3]
     e7a:	2a00      	cmp	r2, #0
     e7c:	d004      	beq.n	e88 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     e7e:	8859      	ldrh	r1, [r3, #2]
     e80:	2280      	movs	r2, #128	; 0x80
     e82:	01d2      	lsls	r2, r2, #7
     e84:	430a      	orrs	r2, r1
     e86:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     e88:	1c29      	adds	r1, r5, #0
     e8a:	3108      	adds	r1, #8
     e8c:	1c20      	adds	r0, r4, #0
     e8e:	2200      	movs	r2, #0
     e90:	4b06      	ldr	r3, [pc, #24]	; (eac <rtc_calendar_init+0x90>)
     e92:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     e94:	b003      	add	sp, #12
     e96:	bd30      	pop	{r4, r5, pc}
     e98:	40000400 	.word	0x40000400
     e9c:	00003c2d 	.word	0x00003c2d
     ea0:	00003ba1 	.word	0x00003ba1
     ea4:	00000d95 	.word	0x00000d95
     ea8:	2000290c 	.word	0x2000290c
     eac:	00000de9 	.word	0x00000de9

00000eb0 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     eb0:	b538      	push	{r3, r4, r5, lr}
     eb2:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     eb4:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     eb6:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     eb8:	2a01      	cmp	r2, #1
     eba:	d808      	bhi.n	ece <rtc_calendar_get_alarm+0x1e>
     ebc:	00d2      	lsls	r2, r2, #3
     ebe:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     ec0:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     ec2:	1c22      	adds	r2, r4, #0
     ec4:	4b03      	ldr	r3, [pc, #12]	; (ed4 <rtc_calendar_get_alarm+0x24>)
     ec6:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     ec8:	7f2b      	ldrb	r3, [r5, #28]
     eca:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     ecc:	2300      	movs	r3, #0
}
     ece:	1c18      	adds	r0, r3, #0
     ed0:	bd38      	pop	{r3, r4, r5, pc}
     ed2:	46c0      	nop			; (mov r8, r8)
     ed4:	00000d55 	.word	0x00000d55

00000ed8 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     ed8:	2a01      	cmp	r2, #1
     eda:	d901      	bls.n	ee0 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     edc:	2017      	movs	r0, #23
     ede:	e00a      	b.n	ef6 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     ee0:	1c93      	adds	r3, r2, #2
     ee2:	009b      	lsls	r3, r3, #2
     ee4:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     ee6:	7c03      	ldrb	r3, [r0, #16]
     ee8:	2101      	movs	r1, #1
     eea:	4091      	lsls	r1, r2
     eec:	1c0a      	adds	r2, r1, #0
     eee:	431a      	orrs	r2, r3
     ef0:	b2d2      	uxtb	r2, r2
     ef2:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     ef4:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     ef6:	4770      	bx	lr

00000ef8 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     ef8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     efa:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     efc:	2901      	cmp	r1, #1
     efe:	d102      	bne.n	f06 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     f00:	2280      	movs	r2, #128	; 0x80
     f02:	71da      	strb	r2, [r3, #7]
     f04:	e004      	b.n	f10 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     f06:	2201      	movs	r2, #1
     f08:	408a      	lsls	r2, r1
     f0a:	2401      	movs	r4, #1
     f0c:	4022      	ands	r2, r4
     f0e:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     f10:	7c43      	ldrb	r3, [r0, #17]
     f12:	2201      	movs	r2, #1
     f14:	408a      	lsls	r2, r1
     f16:	1c11      	adds	r1, r2, #0
     f18:	4319      	orrs	r1, r3
     f1a:	b2c9      	uxtb	r1, r1
     f1c:	7441      	strb	r1, [r0, #17]
}
     f1e:	bd10      	pop	{r4, pc}

00000f20 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     f20:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     f22:	4b0e      	ldr	r3, [pc, #56]	; (f5c <RTC_Handler+0x3c>)
     f24:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     f26:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     f28:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     f2a:	7c19      	ldrb	r1, [r3, #16]
     f2c:	1c08      	adds	r0, r1, #0
     f2e:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     f30:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     f32:	79e1      	ldrb	r1, [r4, #7]
     f34:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     f36:	09d1      	lsrs	r1, r2, #7
     f38:	d006      	beq.n	f48 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     f3a:	0781      	lsls	r1, r0, #30
     f3c:	d501      	bpl.n	f42 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     f3e:	68db      	ldr	r3, [r3, #12]
     f40:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     f42:	2380      	movs	r3, #128	; 0x80
     f44:	7223      	strb	r3, [r4, #8]
     f46:	e007      	b.n	f58 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     f48:	07d1      	lsls	r1, r2, #31
     f4a:	d505      	bpl.n	f58 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     f4c:	07c2      	lsls	r2, r0, #31
     f4e:	d501      	bpl.n	f54 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     f50:	689b      	ldr	r3, [r3, #8]
     f52:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     f54:	2301      	movs	r3, #1
     f56:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     f58:	bd10      	pop	{r4, pc}
     f5a:	46c0      	nop			; (mov r8, r8)
     f5c:	2000290c 	.word	0x2000290c

00000f60 <sim808_fail_to_connect_platform>:
#ifndef LONGBOARD


#include "bike.h"

void sim808_fail_to_connect_platform() {
     f60:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     f62:	2200      	movs	r2, #0
     f64:	466b      	mov	r3, sp
     f66:	71da      	strb	r2, [r3, #7]
}
     f68:	b002      	add	sp, #8
     f6a:	4770      	bx	lr

00000f6c <main_platform>:

void main_platform() {
     f6c:	b530      	push	{r4, r5, lr}
     f6e:	b083      	sub	sp, #12
	
	if(button_read_button(&down_btn)) {
     f70:	4834      	ldr	r0, [pc, #208]	; (1044 <main_platform+0xd8>)
     f72:	4b35      	ldr	r3, [pc, #212]	; (1048 <main_platform+0xdc>)
     f74:	4798      	blx	r3
     f76:	2800      	cmp	r0, #0
     f78:	d00c      	beq.n	f94 <main_platform+0x28>
		gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
     f7a:	4b34      	ldr	r3, [pc, #208]	; (104c <main_platform+0xe0>)
     f7c:	781b      	ldrb	r3, [r3, #0]
     f7e:	3b05      	subs	r3, #5
     f80:	0098      	lsls	r0, r3, #2
     f82:	18c3      	adds	r3, r0, r3
     f84:	009b      	lsls	r3, r3, #2
     f86:	4832      	ldr	r0, [pc, #200]	; (1050 <main_platform+0xe4>)
     f88:	18c0      	adds	r0, r0, r3
     f8a:	2128      	movs	r1, #40	; 0x28
     f8c:	4b31      	ldr	r3, [pc, #196]	; (1054 <main_platform+0xe8>)
     f8e:	4798      	blx	r3
		ssd1306_write_display();
     f90:	4b31      	ldr	r3, [pc, #196]	; (1058 <main_platform+0xec>)
     f92:	4798      	blx	r3
	}

	if(button_read_button(&select_btn)) {
     f94:	4831      	ldr	r0, [pc, #196]	; (105c <main_platform+0xf0>)
     f96:	4b2c      	ldr	r3, [pc, #176]	; (1048 <main_platform+0xdc>)
     f98:	4798      	blx	r3
     f9a:	2800      	cmp	r0, #0
     f9c:	d04f      	beq.n	103e <main_platform+0xd2>
		if(is_view(gfx_mono_active_menu)) {
     f9e:	4b2b      	ldr	r3, [pc, #172]	; (104c <main_platform+0xe0>)
     fa0:	7818      	ldrb	r0, [r3, #0]
     fa2:	4b2f      	ldr	r3, [pc, #188]	; (1060 <main_platform+0xf4>)
     fa4:	4798      	blx	r3
     fa6:	2800      	cmp	r0, #0
     fa8:	d005      	beq.n	fb6 <main_platform+0x4a>
			ssd1306_clear_display();
     faa:	4b2e      	ldr	r3, [pc, #184]	; (1064 <main_platform+0xf8>)
     fac:	4798      	blx	r3
			display_menu(MAIN_MENU);
     fae:	2005      	movs	r0, #5
     fb0:	4b2d      	ldr	r3, [pc, #180]	; (1068 <main_platform+0xfc>)
     fb2:	4798      	blx	r3
     fb4:	e043      	b.n	103e <main_platform+0xd2>
		}
		else {
			volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
     fb6:	4c26      	ldr	r4, [pc, #152]	; (1050 <main_platform+0xe4>)
     fb8:	4d24      	ldr	r5, [pc, #144]	; (104c <main_platform+0xe0>)
     fba:	782b      	ldrb	r3, [r5, #0]
     fbc:	3b05      	subs	r3, #5
     fbe:	0098      	lsls	r0, r3, #2
     fc0:	18c0      	adds	r0, r0, r3
     fc2:	0080      	lsls	r0, r0, #2
     fc4:	1820      	adds	r0, r4, r0
     fc6:	210d      	movs	r1, #13
     fc8:	4b22      	ldr	r3, [pc, #136]	; (1054 <main_platform+0xe8>)
     fca:	4798      	blx	r3
     fcc:	466a      	mov	r2, sp
     fce:	71d0      	strb	r0, [r2, #7]
     fd0:	3207      	adds	r2, #7
			menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
     fd2:	782b      	ldrb	r3, [r5, #0]
     fd4:	3b05      	subs	r3, #5
     fd6:	7812      	ldrb	r2, [r2, #0]
     fd8:	b2d2      	uxtb	r2, r2
     fda:	0099      	lsls	r1, r3, #2
     fdc:	18c9      	adds	r1, r1, r3
     fde:	0089      	lsls	r1, r1, #2
     fe0:	1864      	adds	r4, r4, r1
     fe2:	68e1      	ldr	r1, [r4, #12]
     fe4:	5c88      	ldrb	r0, [r1, r2]
		
			// TODO: Skriv om snyggare
			if(menu == EXIT_MENU) {
     fe6:	280c      	cmp	r0, #12
     fe8:	d127      	bne.n	103a <main_platform+0xce>
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
     fea:	4a19      	ldr	r2, [pc, #100]	; (1050 <main_platform+0xe4>)
     fec:	0099      	lsls	r1, r3, #2
     fee:	18c8      	adds	r0, r1, r3
     ff0:	0080      	lsls	r0, r0, #2
     ff2:	1810      	adds	r0, r2, r0
     ff4:	2400      	movs	r4, #0
     ff6:	7484      	strb	r4, [r0, #18]
				menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
     ff8:	7444      	strb	r4, [r0, #17]
			
			
				if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
     ffa:	18cb      	adds	r3, r1, r3
     ffc:	009b      	lsls	r3, r3, #2
     ffe:	18d2      	adds	r2, r2, r3
    1000:	7c10      	ldrb	r0, [r2, #16]
    1002:	4b17      	ldr	r3, [pc, #92]	; (1060 <main_platform+0xf4>)
    1004:	4798      	blx	r3
    1006:	2800      	cmp	r0, #0
    1008:	d00b      	beq.n	1022 <main_platform+0xb6>
					display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    100a:	4b10      	ldr	r3, [pc, #64]	; (104c <main_platform+0xe0>)
    100c:	781b      	ldrb	r3, [r3, #0]
    100e:	3b05      	subs	r3, #5
    1010:	009a      	lsls	r2, r3, #2
    1012:	18d3      	adds	r3, r2, r3
    1014:	009b      	lsls	r3, r3, #2
    1016:	4a0e      	ldr	r2, [pc, #56]	; (1050 <main_platform+0xe4>)
    1018:	18d3      	adds	r3, r2, r3
    101a:	7c18      	ldrb	r0, [r3, #16]
    101c:	4b13      	ldr	r3, [pc, #76]	; (106c <main_platform+0x100>)
    101e:	4798      	blx	r3
    1020:	e00d      	b.n	103e <main_platform+0xd2>
				}
				else {
					menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    1022:	4b0a      	ldr	r3, [pc, #40]	; (104c <main_platform+0xe0>)
    1024:	781b      	ldrb	r3, [r3, #0]
    1026:	3b05      	subs	r3, #5
    1028:	009a      	lsls	r2, r3, #2
    102a:	18d3      	adds	r3, r2, r3
    102c:	009b      	lsls	r3, r3, #2
    102e:	4a08      	ldr	r2, [pc, #32]	; (1050 <main_platform+0xe4>)
    1030:	18d3      	adds	r3, r2, r3
					display_menu(menu);
    1032:	7c18      	ldrb	r0, [r3, #16]
    1034:	4b0c      	ldr	r3, [pc, #48]	; (1068 <main_platform+0xfc>)
    1036:	4798      	blx	r3
    1038:	e001      	b.n	103e <main_platform+0xd2>
				}
			
			}
			else {
				display_menu(menu);
    103a:	4b0b      	ldr	r3, [pc, #44]	; (1068 <main_platform+0xfc>)
    103c:	4798      	blx	r3
			}
		}
	
	}
}
    103e:	b003      	add	sp, #12
    1040:	bd30      	pop	{r4, r5, pc}
    1042:	46c0      	nop			; (mov r8, r8)
    1044:	2000281c 	.word	0x2000281c
    1048:	00001145 	.word	0x00001145
    104c:	20000265 	.word	0x20000265
    1050:	20000088 	.word	0x20000088
    1054:	00000a2d 	.word	0x00000a2d
    1058:	0000050d 	.word	0x0000050d
    105c:	20000228 	.word	0x20000228
    1060:	00001371 	.word	0x00001371
    1064:	00000561 	.word	0x00000561
    1068:	00001339 	.word	0x00001339
    106c:	00000bfd 	.word	0x00000bfd

00001070 <init_platform>:

void init_platform() {
    1070:	b538      	push	{r3, r4, r5, lr}
	button_init(&select_btn, PIN_PA14);
    1072:	4811      	ldr	r0, [pc, #68]	; (10b8 <init_platform+0x48>)
    1074:	210e      	movs	r1, #14
    1076:	4c11      	ldr	r4, [pc, #68]	; (10bc <init_platform+0x4c>)
    1078:	47a0      	blx	r4
	button_init(&down_btn, PIN_PA15);
    107a:	4811      	ldr	r0, [pc, #68]	; (10c0 <init_platform+0x50>)
    107c:	210f      	movs	r1, #15
    107e:	47a0      	blx	r4
	device.speed = 255;
    1080:	22ff      	movs	r2, #255	; 0xff
    1082:	4b10      	ldr	r3, [pc, #64]	; (10c4 <init_platform+0x54>)
    1084:	701a      	strb	r2, [r3, #0]
	
	gfx_mono_init();
    1086:	4b10      	ldr	r3, [pc, #64]	; (10c8 <init_platform+0x58>)
    1088:	4798      	blx	r3
	ssd1306_init();
    108a:	4b10      	ldr	r3, [pc, #64]	; (10cc <init_platform+0x5c>)
    108c:	4798      	blx	r3
	// The page address to write to
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;
	
	ssd1306_clear_buffer();
    108e:	4b10      	ldr	r3, [pc, #64]	; (10d0 <init_platform+0x60>)
    1090:	4798      	blx	r3
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    1092:	4d10      	ldr	r5, [pc, #64]	; (10d4 <init_platform+0x64>)
    1094:	4810      	ldr	r0, [pc, #64]	; (10d8 <init_platform+0x68>)
    1096:	2117      	movs	r1, #23
    1098:	2212      	movs	r2, #18
    109a:	1c2b      	adds	r3, r5, #0
    109c:	4c0f      	ldr	r4, [pc, #60]	; (10dc <init_platform+0x6c>)
    109e:	47a0      	blx	r4
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    10a0:	480f      	ldr	r0, [pc, #60]	; (10e0 <init_platform+0x70>)
    10a2:	212c      	movs	r1, #44	; 0x2c
    10a4:	2220      	movs	r2, #32
    10a6:	1c2b      	adds	r3, r5, #0
    10a8:	47a0      	blx	r4
	ssd1306_write_display();
    10aa:	4b0e      	ldr	r3, [pc, #56]	; (10e4 <init_platform+0x74>)
    10ac:	4798      	blx	r3
	
	gfx_mono_active_menu = SPEED_VIEW;
    10ae:	2200      	movs	r2, #0
    10b0:	4b0d      	ldr	r3, [pc, #52]	; (10e8 <init_platform+0x78>)
    10b2:	701a      	strb	r2, [r3, #0]
	
}
    10b4:	bd38      	pop	{r3, r4, r5, pc}
    10b6:	46c0      	nop			; (mov r8, r8)
    10b8:	20000228 	.word	0x20000228
    10bc:	00001115 	.word	0x00001115
    10c0:	2000281c 	.word	0x2000281c
    10c4:	2000286c 	.word	0x2000286c
    10c8:	00000a8d 	.word	0x00000a8d
    10cc:	000002d9 	.word	0x000002d9
    10d0:	00001e59 	.word	0x00001e59
    10d4:	2000000c 	.word	0x2000000c
    10d8:	0000c000 	.word	0x0000c000
    10dc:	00000b59 	.word	0x00000b59
    10e0:	0000c00c 	.word	0x0000c00c
    10e4:	0000050d 	.word	0x0000050d
    10e8:	20000265 	.word	0x20000265

000010ec <run_every_second_platform>:

void run_every_second_platform() {
    10ec:	b508      	push	{r3, lr}
	refresh_view();
    10ee:	4b01      	ldr	r3, [pc, #4]	; (10f4 <run_every_second_platform+0x8>)
    10f0:	4798      	blx	r3
}
    10f2:	bd08      	pop	{r3, pc}
    10f4:	00000cd9 	.word	0x00000cd9

000010f8 <background_service_platform>:

void background_service_platform() {
    10f8:	b510      	push	{r4, lr}
	button_handler(&select_btn);
    10fa:	4803      	ldr	r0, [pc, #12]	; (1108 <background_service_platform+0x10>)
    10fc:	4c03      	ldr	r4, [pc, #12]	; (110c <background_service_platform+0x14>)
    10fe:	47a0      	blx	r4
	button_handler(&down_btn);
    1100:	4803      	ldr	r0, [pc, #12]	; (1110 <background_service_platform+0x18>)
    1102:	47a0      	blx	r4
}
    1104:	bd10      	pop	{r4, pc}
    1106:	46c0      	nop			; (mov r8, r8)
    1108:	20000228 	.word	0x20000228
    110c:	00001161 	.word	0x00001161
    1110:	2000281c 	.word	0x2000281c

00001114 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
    1114:	b530      	push	{r4, r5, lr}
    1116:	b083      	sub	sp, #12
    1118:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    111a:	ab01      	add	r3, sp, #4
    111c:	2280      	movs	r2, #128	; 0x80
    111e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1120:	2400      	movs	r4, #0
    1122:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1124:	2201      	movs	r2, #1
    1126:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1128:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
    112a:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
    112c:	1c08      	adds	r0, r1, #0
    112e:	1c19      	adds	r1, r3, #0
    1130:	4b03      	ldr	r3, [pc, #12]	; (1140 <button_init+0x2c>)
    1132:	4798      	blx	r3

	make_me_normal->pressed = false;
    1134:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
    1136:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
    1138:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
    113a:	80ac      	strh	r4, [r5, #4]
	

}
    113c:	b003      	add	sp, #12
    113e:	bd30      	pop	{r4, r5, pc}
    1140:	00003d09 	.word	0x00003d09

00001144 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
    1144:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
    1146:	7800      	ldrb	r0, [r0, #0]
    1148:	b2c0      	uxtb	r0, r0
    114a:	2800      	cmp	r0, #0
    114c:	d006      	beq.n	115c <button_read_button+0x18>
    114e:	785a      	ldrb	r2, [r3, #1]
    1150:	2a00      	cmp	r2, #0
    1152:	d102      	bne.n	115a <button_read_button+0x16>
	{
		read_me->read = true;
    1154:	2201      	movs	r2, #1
    1156:	705a      	strb	r2, [r3, #1]
		return true;
    1158:	e000      	b.n	115c <button_read_button+0x18>
	}
	return false;
    115a:	2000      	movs	r0, #0
}
    115c:	4770      	bx	lr
    115e:	46c0      	nop			; (mov r8, r8)

00001160 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
    1160:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1162:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1164:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1166:	2900      	cmp	r1, #0
    1168:	d103      	bne.n	1172 <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
    116a:	095a      	lsrs	r2, r3, #5
    116c:	01d2      	lsls	r2, r2, #7
    116e:	4912      	ldr	r1, [pc, #72]	; (11b8 <button_handler+0x58>)
    1170:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1172:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1174:	211f      	movs	r1, #31
    1176:	400b      	ands	r3, r1
    1178:	2101      	movs	r1, #1
    117a:	4099      	lsls	r1, r3
    117c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    117e:	4013      	ands	r3, r2
    1180:	1e5a      	subs	r2, r3, #1
    1182:	4193      	sbcs	r3, r2
    1184:	7a82      	ldrb	r2, [r0, #10]
    1186:	429a      	cmp	r2, r3
    1188:	d10d      	bne.n	11a6 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
    118a:	8883      	ldrh	r3, [r0, #4]
    118c:	3301      	adds	r3, #1
    118e:	b29b      	uxth	r3, r3
    1190:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
    1192:	2b22      	cmp	r3, #34	; 0x22
    1194:	d90e      	bls.n	11b4 <button_handler+0x54>
    1196:	7803      	ldrb	r3, [r0, #0]
    1198:	2b00      	cmp	r3, #0
    119a:	d10b      	bne.n	11b4 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
    119c:	2301      	movs	r3, #1
    119e:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
    11a0:	2300      	movs	r3, #0
    11a2:	7043      	strb	r3, [r0, #1]
    11a4:	e006      	b.n	11b4 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
    11a6:	7843      	ldrb	r3, [r0, #1]
    11a8:	2b00      	cmp	r3, #0
    11aa:	d001      	beq.n	11b0 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
    11ac:	2300      	movs	r3, #0
    11ae:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
    11b0:	2300      	movs	r3, #0
    11b2:	8083      	strh	r3, [r0, #4]
	}
    11b4:	4770      	bx	lr
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	41004400 	.word	0x41004400

000011bc <SIM808_handle_data_transfer>:

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
    11bc:	4b07      	ldr	r3, [pc, #28]	; (11dc <SIM808_handle_data_transfer+0x20>)
    11be:	781b      	ldrb	r3, [r3, #0]
    11c0:	2b00      	cmp	r3, #0
    11c2:	d102      	bne.n	11ca <SIM808_handle_data_transfer+0xe>
    11c4:	4b06      	ldr	r3, [pc, #24]	; (11e0 <SIM808_handle_data_transfer+0x24>)
    11c6:	4a07      	ldr	r2, [pc, #28]	; (11e4 <SIM808_handle_data_transfer+0x28>)
    11c8:	5cd3      	ldrb	r3, [r2, r3]
		//gprs_send_data_log();	//COMMENTED AWAY only for DEBUG
	}
	
	// TODO: Should be taken care of by an alarm:
	if(gps_counter >= 4) {
    11ca:	4b07      	ldr	r3, [pc, #28]	; (11e8 <SIM808_handle_data_transfer+0x2c>)
    11cc:	781b      	ldrb	r3, [r3, #0]
    11ce:	2b03      	cmp	r3, #3
    11d0:	d902      	bls.n	11d8 <SIM808_handle_data_transfer+0x1c>
		gps_counter = 0;
    11d2:	2200      	movs	r2, #0
    11d4:	4b04      	ldr	r3, [pc, #16]	; (11e8 <SIM808_handle_data_transfer+0x2c>)
    11d6:	701a      	strb	r2, [r3, #0]
		//gprs_send_data_log();
	}
}
    11d8:	4770      	bx	lr
    11da:	46c0      	nop			; (mov r8, r8)
    11dc:	200006bc 	.word	0x200006bc
    11e0:	00001c38 	.word	0x00001c38
    11e4:	20000be0 	.word	0x20000be0
    11e8:	20000226 	.word	0x20000226

000011ec <gprs_send_buf_init>:
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}

void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 299;
    11ec:	222c      	movs	r2, #44	; 0x2c
    11ee:	32ff      	adds	r2, #255	; 0xff
    11f0:	4b06      	ldr	r3, [pc, #24]	; (120c <gprs_send_buf_init+0x20>)
    11f2:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
    11f4:	2300      	movs	r3, #0
    11f6:	4a06      	ldr	r2, [pc, #24]	; (1210 <gprs_send_buf_init+0x24>)
    11f8:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
    11fa:	4a06      	ldr	r2, [pc, #24]	; (1214 <gprs_send_buf_init+0x28>)
    11fc:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
    11fe:	4a06      	ldr	r2, [pc, #24]	; (1218 <gprs_send_buf_init+0x2c>)
    1200:	5283      	strh	r3, [r0, r2]
	buf->ready = 1;
    1202:	2201      	movs	r2, #1
    1204:	4b05      	ldr	r3, [pc, #20]	; (121c <gprs_send_buf_init+0x30>)
    1206:	54c2      	strb	r2, [r0, r3]
}
    1208:	4770      	bx	lr
    120a:	46c0      	nop			; (mov r8, r8)
    120c:	00001c30 	.word	0x00001c30
    1210:	00001c34 	.word	0x00001c34
    1214:	00001c36 	.word	0x00001c36
    1218:	00001c32 	.word	0x00001c32
    121c:	00001c38 	.word	0x00001c38

00001220 <gprs_buf_push>:

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
    1220:	b084      	sub	sp, #16
    1222:	b5f0      	push	{r4, r5, r6, r7, lr}
    1224:	9005      	str	r0, [sp, #20]
    1226:	9106      	str	r1, [sp, #24]
    1228:	9207      	str	r2, [sp, #28]
    122a:	9308      	str	r3, [sp, #32]
    122c:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
    122e:	4d0d      	ldr	r5, [pc, #52]	; (1264 <gprs_buf_push+0x44>)
    1230:	5b4c      	ldrh	r4, [r1, r5]
    1232:	0060      	lsls	r0, r4, #1
    1234:	1900      	adds	r0, r0, r4
    1236:	00c0      	lsls	r0, r0, #3
    1238:	1808      	adds	r0, r1, r0
    123a:	3010      	adds	r0, #16
    123c:	1c03      	adds	r3, r0, #0
    123e:	aa05      	add	r2, sp, #20
    1240:	cac1      	ldmia	r2!, {r0, r6, r7}
    1242:	c3c1      	stmia	r3!, {r0, r6, r7}
    1244:	cac1      	ldmia	r2!, {r0, r6, r7}
    1246:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
    1248:	3401      	adds	r4, #1
    124a:	b2a4      	uxth	r4, r4
    124c:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
    124e:	4b06      	ldr	r3, [pc, #24]	; (1268 <gprs_buf_push+0x48>)
    1250:	5acb      	ldrh	r3, [r1, r3]
    1252:	42a3      	cmp	r3, r4
    1254:	d101      	bne.n	125a <gprs_buf_push+0x3a>
    1256:	2200      	movs	r2, #0
    1258:	534a      	strh	r2, [r1, r5]
}
    125a:	bcf0      	pop	{r4, r5, r6, r7}
    125c:	bc08      	pop	{r3}
    125e:	b004      	add	sp, #16
    1260:	4718      	bx	r3
    1262:	46c0      	nop			; (mov r8, r8)
    1264:	00001c32 	.word	0x00001c32
    1268:	00001c30 	.word	0x00001c30

0000126c <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
    126c:	b530      	push	{r4, r5, lr}
    126e:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
    1270:	ab04      	add	r3, sp, #16
    1272:	4a0c      	ldr	r2, [pc, #48]	; (12a4 <gps_utils_raw_data_to_send_buffer+0x38>)
    1274:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
    1276:	6911      	ldr	r1, [r2, #16]
    1278:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
    127a:	6954      	ldr	r4, [r2, #20]
    127c:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
    127e:	69d2      	ldr	r2, [r2, #28]
    1280:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
    1282:	220e      	movs	r2, #14
    1284:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
    1286:	4a08      	ldr	r2, [pc, #32]	; (12a8 <gps_utils_raw_data_to_send_buffer+0x3c>)
    1288:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
    128a:	4a08      	ldr	r2, [pc, #32]	; (12ac <gps_utils_raw_data_to_send_buffer+0x40>)
    128c:	9202      	str	r2, [sp, #8]
    128e:	aa08      	add	r2, sp, #32
    1290:	4669      	mov	r1, sp
    1292:	ca30      	ldmia	r2!, {r4, r5}
    1294:	c130      	stmia	r1!, {r4, r5}
    1296:	9905      	ldr	r1, [sp, #20]
    1298:	9a06      	ldr	r2, [sp, #24]
    129a:	9b07      	ldr	r3, [sp, #28]
    129c:	4c04      	ldr	r4, [pc, #16]	; (12b0 <gps_utils_raw_data_to_send_buffer+0x44>)
    129e:	47a0      	blx	r4
}
    12a0:	b00b      	add	sp, #44	; 0x2c
    12a2:	bd30      	pop	{r4, r5, pc}
    12a4:	20000b20 	.word	0x20000b20
    12a8:	400d70a4 	.word	0x400d70a4
    12ac:	20000be0 	.word	0x20000be0
    12b0:	00001221 	.word	0x00001221
    12b4:	00000000 	.word	0x00000000

000012b8 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
    12b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ba:	b083      	sub	sp, #12
    12bc:	af00      	add	r7, sp, #0
    12be:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
    12c0:	212e      	movs	r1, #46	; 0x2e
    12c2:	4b17      	ldr	r3, [pc, #92]	; (1320 <gps_utils_coord_to_dec+0x68>)
    12c4:	4798      	blx	r3
	
	char degrees[dotPointer - val];
    12c6:	1b06      	subs	r6, r0, r4
    12c8:	1df3      	adds	r3, r6, #7
    12ca:	08db      	lsrs	r3, r3, #3
    12cc:	00db      	lsls	r3, r3, #3
    12ce:	466a      	mov	r2, sp
    12d0:	1ad2      	subs	r2, r2, r3
    12d2:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
    12d4:	1e81      	subs	r1, r0, #2
    12d6:	1c38      	adds	r0, r7, #0
    12d8:	2207      	movs	r2, #7
    12da:	4d12      	ldr	r5, [pc, #72]	; (1324 <gps_utils_coord_to_dec+0x6c>)
    12dc:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
    12de:	1eb2      	subs	r2, r6, #2
    12e0:	4668      	mov	r0, sp
    12e2:	1c21      	adds	r1, r4, #0
    12e4:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
    12e6:	4668      	mov	r0, sp
    12e8:	4e0f      	ldr	r6, [pc, #60]	; (1328 <gps_utils_coord_to_dec+0x70>)
    12ea:	47b0      	blx	r6
    12ec:	1c04      	adds	r4, r0, #0
    12ee:	1c0d      	adds	r5, r1, #0
    12f0:	1c38      	adds	r0, r7, #0
    12f2:	47b0      	blx	r6
    12f4:	4b09      	ldr	r3, [pc, #36]	; (131c <gps_utils_coord_to_dec+0x64>)
    12f6:	4a08      	ldr	r2, [pc, #32]	; (1318 <gps_utils_coord_to_dec+0x60>)
    12f8:	4e0c      	ldr	r6, [pc, #48]	; (132c <gps_utils_coord_to_dec+0x74>)
    12fa:	47b0      	blx	r6
    12fc:	1c02      	adds	r2, r0, #0
    12fe:	1c0b      	adds	r3, r1, #0
    1300:	1c20      	adds	r0, r4, #0
    1302:	1c29      	adds	r1, r5, #0
    1304:	4c0a      	ldr	r4, [pc, #40]	; (1330 <gps_utils_coord_to_dec+0x78>)
    1306:	47a0      	blx	r4
    1308:	4b0a      	ldr	r3, [pc, #40]	; (1334 <gps_utils_coord_to_dec+0x7c>)
    130a:	4798      	blx	r3
	
	return o;
    130c:	46bd      	mov	sp, r7
    130e:	b003      	add	sp, #12
    1310:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1312:	46c0      	nop			; (mov r8, r8)
    1314:	46c0      	nop			; (mov r8, r8)
    1316:	46c0      	nop			; (mov r8, r8)
    1318:	00000000 	.word	0x00000000
    131c:	404e0000 	.word	0x404e0000
    1320:	000045d5 	.word	0x000045d5
    1324:	0000460f 	.word	0x0000460f
    1328:	000043f9 	.word	0x000043f9
    132c:	00009165 	.word	0x00009165
    1330:	00008b21 	.word	0x00008b21
    1334:	0000a70d 	.word	0x0000a70d

00001338 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
    1338:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
    133a:	4b08      	ldr	r3, [pc, #32]	; (135c <display_menu+0x24>)
    133c:	7819      	ldrb	r1, [r3, #0]
    133e:	4a08      	ldr	r2, [pc, #32]	; (1360 <display_menu+0x28>)
    1340:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
    1342:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
    1344:	3805      	subs	r0, #5
    1346:	0083      	lsls	r3, r0, #2
    1348:	1818      	adds	r0, r3, r0
    134a:	0080      	lsls	r0, r0, #2
    134c:	4b05      	ldr	r3, [pc, #20]	; (1364 <display_menu+0x2c>)
    134e:	18c0      	adds	r0, r0, r3
    1350:	4b05      	ldr	r3, [pc, #20]	; (1368 <display_menu+0x30>)
    1352:	4798      	blx	r3
	ssd1306_write_display();
    1354:	4b05      	ldr	r3, [pc, #20]	; (136c <display_menu+0x34>)
    1356:	4798      	blx	r3
}
    1358:	bd08      	pop	{r3, pc}
    135a:	46c0      	nop			; (mov r8, r8)
    135c:	20000265 	.word	0x20000265
    1360:	20000ae0 	.word	0x20000ae0
    1364:	20000088 	.word	0x20000088
    1368:	000009ed 	.word	0x000009ed
    136c:	0000050d 	.word	0x0000050d

00001370 <is_view>:

uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
    1370:	2300      	movs	r3, #0
    1372:	2204      	movs	r2, #4
    1374:	4282      	cmp	r2, r0
    1376:	415b      	adcs	r3, r3
    1378:	b2d8      	uxtb	r0, r3
	return 0;
    137a:	4770      	bx	lr

0000137c <SIM808_response_gprs_post>:
		last_command.callback_enabled = 1;
		last_command.expected_response = "+HTTPACTION";
	}
}

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
    137c:	b510      	push	{r4, lr}
    137e:	b084      	sub	sp, #16
    1380:	1c0c      	adds	r4, r1, #0
    1382:	466b      	mov	r3, sp
    1384:	71d8      	strb	r0, [r3, #7]
    1386:	3307      	adds	r3, #7
	if(success) {
    1388:	781b      	ldrb	r3, [r3, #0]
    138a:	2b00      	cmp	r3, #0
    138c:	d036      	beq.n	13fc <SIM808_response_gprs_post+0x80>
		if(strcmp(last_command.expected_response, "OK") == 0) {
    138e:	4b1c      	ldr	r3, [pc, #112]	; (1400 <SIM808_response_gprs_post+0x84>)
    1390:	6858      	ldr	r0, [r3, #4]
    1392:	491c      	ldr	r1, [pc, #112]	; (1404 <SIM808_response_gprs_post+0x88>)
    1394:	4b1c      	ldr	r3, [pc, #112]	; (1408 <SIM808_response_gprs_post+0x8c>)
    1396:	4798      	blx	r3
    1398:	2800      	cmp	r0, #0
    139a:	d103      	bne.n	13a4 <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
    139c:	4a1b      	ldr	r2, [pc, #108]	; (140c <SIM808_response_gprs_post+0x90>)
    139e:	4b18      	ldr	r3, [pc, #96]	; (1400 <SIM808_response_gprs_post+0x84>)
    13a0:	605a      	str	r2, [r3, #4]
    13a2:	e02b      	b.n	13fc <SIM808_response_gprs_post+0x80>
		}
		else {	 
			gprs_log_buf.ready = 1;		//The buffer is free to use again
    13a4:	4b1a      	ldr	r3, [pc, #104]	; (1410 <SIM808_response_gprs_post+0x94>)
    13a6:	2101      	movs	r1, #1
    13a8:	4a1a      	ldr	r2, [pc, #104]	; (1414 <SIM808_response_gprs_post+0x98>)
    13aa:	5499      	strb	r1, [r3, r2]
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
    13ac:	4a1a      	ldr	r2, [pc, #104]	; (1418 <SIM808_response_gprs_post+0x9c>)
    13ae:	5a9a      	ldrh	r2, [r3, r2]
    13b0:	491a      	ldr	r1, [pc, #104]	; (141c <SIM808_response_gprs_post+0xa0>)
    13b2:	5a5b      	ldrh	r3, [r3, r1]
    13b4:	b292      	uxth	r2, r2
    13b6:	429a      	cmp	r2, r3
    13b8:	d102      	bne.n	13c0 <SIM808_response_gprs_post+0x44>
				gps_logging_enabled = 1;	
    13ba:	2201      	movs	r2, #1
    13bc:	4b18      	ldr	r3, [pc, #96]	; (1420 <SIM808_response_gprs_post+0xa4>)
    13be:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
    13c0:	1c20      	adds	r0, r4, #0
    13c2:	4b18      	ldr	r3, [pc, #96]	; (1424 <SIM808_response_gprs_post+0xa8>)
    13c4:	4798      	blx	r3
    13c6:	b2c0      	uxtb	r0, r0
    13c8:	466b      	mov	r3, sp
    13ca:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
    13cc:	2300      	movs	r3, #0
    13ce:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
    13d0:	1c20      	adds	r0, r4, #0
    13d2:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bättre att jämföra strängvärdet prestandamässigt?
			uint16_t errorCode = atoi(errorCodeString);	
    13d4:	4b14      	ldr	r3, [pc, #80]	; (1428 <SIM808_response_gprs_post+0xac>)
    13d6:	4798      	blx	r3
			
			//TODO: SKA VARA 200
			if(errorCode == 400) {
    13d8:	b280      	uxth	r0, r0
    13da:	23c8      	movs	r3, #200	; 0xc8
    13dc:	005b      	lsls	r3, r3, #1
    13de:	4298      	cmp	r0, r3
    13e0:	d106      	bne.n	13f0 <SIM808_response_gprs_post+0x74>
				//Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
    13e2:	4b0b      	ldr	r3, [pc, #44]	; (1410 <SIM808_response_gprs_post+0x94>)
    13e4:	4a0c      	ldr	r2, [pc, #48]	; (1418 <SIM808_response_gprs_post+0x9c>)
    13e6:	5a99      	ldrh	r1, [r3, r2]
    13e8:	b289      	uxth	r1, r1
    13ea:	4a10      	ldr	r2, [pc, #64]	; (142c <SIM808_response_gprs_post+0xb0>)
    13ec:	5299      	strh	r1, [r3, r2]
    13ee:	e005      	b.n	13fc <SIM808_response_gprs_post+0x80>
				
			}
			else {
				//Fail
				gprs_log_buf.temp_tail = gprs_log_buf.tail;
    13f0:	4b07      	ldr	r3, [pc, #28]	; (1410 <SIM808_response_gprs_post+0x94>)
    13f2:	4a0e      	ldr	r2, [pc, #56]	; (142c <SIM808_response_gprs_post+0xb0>)
    13f4:	5a99      	ldrh	r1, [r3, r2]
    13f6:	b289      	uxth	r1, r1
    13f8:	4a07      	ldr	r2, [pc, #28]	; (1418 <SIM808_response_gprs_post+0x9c>)
    13fa:	5299      	strh	r1, [r3, r2]
		}
	}
	else {
		// TODO: Wrong command received, handle error.
	}
}
    13fc:	b004      	add	sp, #16
    13fe:	bd10      	pop	{r4, pc}
    1400:	200006d0 	.word	0x200006d0
    1404:	0000c10c 	.word	0x0000c10c
    1408:	000045ed 	.word	0x000045ed
    140c:	0000c100 	.word	0x0000c100
    1410:	20000be0 	.word	0x20000be0
    1414:	00001c38 	.word	0x00001c38
    1418:	00001c34 	.word	0x00001c34
    141c:	00001c32 	.word	0x00001c32
    1420:	200006bc 	.word	0x200006bc
    1424:	00004601 	.word	0x00004601
    1428:	00004403 	.word	0x00004403
    142c:	00001c36 	.word	0x00001c36

00001430 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
    1430:	b082      	sub	sp, #8
    1432:	466b      	mov	r3, sp
    1434:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
    1436:	4a02      	ldr	r2, [pc, #8]	; (1440 <SIM808_response_gprs_get+0x10>)
    1438:	4b02      	ldr	r3, [pc, #8]	; (1444 <SIM808_response_gprs_get+0x14>)
    143a:	605a      	str	r2, [r3, #4]
}
    143c:	b002      	add	sp, #8
    143e:	4770      	bx	lr
    1440:	0000c100 	.word	0x0000c100
    1444:	200006d0 	.word	0x200006d0

00001448 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    1448:	b5f0      	push	{r4, r5, r6, r7, lr}
    144a:	b087      	sub	sp, #28
    144c:	1c0e      	adds	r6, r1, #0
    144e:	466b      	mov	r3, sp
    1450:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
    1452:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
    1454:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
    1456:	b2c9      	uxtb	r1, r1
    1458:	466a      	mov	r2, sp
    145a:	75d1      	strb	r1, [r2, #23]
	testVar = success;
    145c:	781b      	ldrb	r3, [r3, #0]
    145e:	b2db      	uxtb	r3, r3
    1460:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
    1462:	1c30      	adds	r0, r6, #0
    1464:	212c      	movs	r1, #44	; 0x2c
    1466:	4b42      	ldr	r3, [pc, #264]	; (1570 <SIM808_response_gps_data+0x128>)
    1468:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    146a:	2800      	cmp	r0, #0
    146c:	d072      	beq.n	1554 <SIM808_response_gps_data+0x10c>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
    146e:	2700      	movs	r7, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    1470:	4c40      	ldr	r4, [pc, #256]	; (1574 <SIM808_response_gps_data+0x12c>)
    1472:	e06a      	b.n	154a <SIM808_response_gps_data+0x102>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
    1474:	7819      	ldrb	r1, [r3, #0]
    1476:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
    1478:	3301      	adds	r3, #1
    147a:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
    147c:	4283      	cmp	r3, r0
    147e:	d1f9      	bne.n	1474 <SIM808_response_gps_data+0x2c>
    1480:	1b81      	subs	r1, r0, r6
    1482:	1c06      	adds	r6, r0, #0
    1484:	e000      	b.n	1488 <SIM808_response_gps_data+0x40>
    1486:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
    1488:	2200      	movs	r2, #0
    148a:	ab02      	add	r3, sp, #8
    148c:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
    148e:	2f0b      	cmp	r7, #11
    1490:	d852      	bhi.n	1538 <SIM808_response_gps_data+0xf0>
    1492:	00bb      	lsls	r3, r7, #2
    1494:	58e3      	ldr	r3, [r4, r3]
    1496:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
    1498:	a802      	add	r0, sp, #8
    149a:	4b37      	ldr	r3, [pc, #220]	; (1578 <SIM808_response_gps_data+0x130>)
    149c:	4798      	blx	r3
    149e:	4b37      	ldr	r3, [pc, #220]	; (157c <SIM808_response_gps_data+0x134>)
    14a0:	6098      	str	r0, [r3, #8]
			break;
    14a2:	e049      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 2:
			gps_data.status = field[0];
    14a4:	ab02      	add	r3, sp, #8
    14a6:	781a      	ldrb	r2, [r3, #0]
    14a8:	4b34      	ldr	r3, [pc, #208]	; (157c <SIM808_response_gps_data+0x134>)
    14aa:	731a      	strb	r2, [r3, #12]
			break;
    14ac:	e044      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 3:
			if(gps_data.status != 'V') {
    14ae:	4b33      	ldr	r3, [pc, #204]	; (157c <SIM808_response_gps_data+0x134>)
    14b0:	7b1b      	ldrb	r3, [r3, #12]
    14b2:	2b56      	cmp	r3, #86	; 0x56
    14b4:	d005      	beq.n	14c2 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
    14b6:	a802      	add	r0, sp, #8
    14b8:	4b31      	ldr	r3, [pc, #196]	; (1580 <SIM808_response_gps_data+0x138>)
    14ba:	4798      	blx	r3
    14bc:	4b2f      	ldr	r3, [pc, #188]	; (157c <SIM808_response_gps_data+0x134>)
    14be:	6118      	str	r0, [r3, #16]
    14c0:	e03a      	b.n	1538 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lat = 0;
    14c2:	2200      	movs	r2, #0
    14c4:	4b2d      	ldr	r3, [pc, #180]	; (157c <SIM808_response_gps_data+0x134>)
    14c6:	611a      	str	r2, [r3, #16]
    14c8:	e036      	b.n	1538 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
    14ca:	ab02      	add	r3, sp, #8
    14cc:	781a      	ldrb	r2, [r3, #0]
    14ce:	4b2b      	ldr	r3, [pc, #172]	; (157c <SIM808_response_gps_data+0x134>)
    14d0:	761a      	strb	r2, [r3, #24]
			break;
    14d2:	e031      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 5:
			if(gps_data.status != 'V') {
    14d4:	4b29      	ldr	r3, [pc, #164]	; (157c <SIM808_response_gps_data+0x134>)
    14d6:	7b1b      	ldrb	r3, [r3, #12]
    14d8:	2b56      	cmp	r3, #86	; 0x56
    14da:	d005      	beq.n	14e8 <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
    14dc:	a802      	add	r0, sp, #8
    14de:	4b28      	ldr	r3, [pc, #160]	; (1580 <SIM808_response_gps_data+0x138>)
    14e0:	4798      	blx	r3
    14e2:	4b26      	ldr	r3, [pc, #152]	; (157c <SIM808_response_gps_data+0x134>)
    14e4:	6158      	str	r0, [r3, #20]
    14e6:	e027      	b.n	1538 <SIM808_response_gps_data+0xf0>
			}
			else {
				gps_data.lng = 0;
    14e8:	2200      	movs	r2, #0
    14ea:	4b24      	ldr	r3, [pc, #144]	; (157c <SIM808_response_gps_data+0x134>)
    14ec:	615a      	str	r2, [r3, #20]
    14ee:	e023      	b.n	1538 <SIM808_response_gps_data+0xf0>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
    14f0:	ab02      	add	r3, sp, #8
    14f2:	781a      	ldrb	r2, [r3, #0]
    14f4:	4b21      	ldr	r3, [pc, #132]	; (157c <SIM808_response_gps_data+0x134>)
    14f6:	765a      	strb	r2, [r3, #25]
			break;
    14f8:	e01e      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 7:
			gps_data.ground_speed = atof(field)*1.852;
    14fa:	a802      	add	r0, sp, #8
    14fc:	4b21      	ldr	r3, [pc, #132]	; (1584 <SIM808_response_gps_data+0x13c>)
    14fe:	4798      	blx	r3
    1500:	4b1a      	ldr	r3, [pc, #104]	; (156c <SIM808_response_gps_data+0x124>)
    1502:	4a19      	ldr	r2, [pc, #100]	; (1568 <SIM808_response_gps_data+0x120>)
    1504:	4d20      	ldr	r5, [pc, #128]	; (1588 <SIM808_response_gps_data+0x140>)
    1506:	47a8      	blx	r5
    1508:	4b20      	ldr	r3, [pc, #128]	; (158c <SIM808_response_gps_data+0x144>)
    150a:	4798      	blx	r3
    150c:	4b1b      	ldr	r3, [pc, #108]	; (157c <SIM808_response_gps_data+0x134>)
    150e:	61d8      	str	r0, [r3, #28]
			break;
    1510:	e012      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 8:
			gps_data.ground_course = atof(field);
    1512:	a802      	add	r0, sp, #8
    1514:	4b1b      	ldr	r3, [pc, #108]	; (1584 <SIM808_response_gps_data+0x13c>)
    1516:	4798      	blx	r3
    1518:	4b1c      	ldr	r3, [pc, #112]	; (158c <SIM808_response_gps_data+0x144>)
    151a:	4798      	blx	r3
    151c:	4b17      	ldr	r3, [pc, #92]	; (157c <SIM808_response_gps_data+0x134>)
    151e:	6218      	str	r0, [r3, #32]
			break;
    1520:	e00a      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 9:
			gps_data.date = atoi(field);
    1522:	a802      	add	r0, sp, #8
    1524:	4b14      	ldr	r3, [pc, #80]	; (1578 <SIM808_response_gps_data+0x130>)
    1526:	4798      	blx	r3
    1528:	4b14      	ldr	r3, [pc, #80]	; (157c <SIM808_response_gps_data+0x134>)
    152a:	6258      	str	r0, [r3, #36]	; 0x24
			break;
    152c:	e004      	b.n	1538 <SIM808_response_gps_data+0xf0>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
    152e:	ab02      	add	r3, sp, #8
    1530:	781a      	ldrb	r2, [r3, #0]
    1532:	2328      	movs	r3, #40	; 0x28
    1534:	4911      	ldr	r1, [pc, #68]	; (157c <SIM808_response_gps_data+0x134>)
    1536:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
    1538:	3601      	adds	r6, #1
		j++;
    153a:	3701      	adds	r7, #1
    153c:	b2ff      	uxtb	r7, r7
		comma = strchr (position, ',');
    153e:	1c30      	adds	r0, r6, #0
    1540:	212c      	movs	r1, #44	; 0x2c
    1542:	4b0b      	ldr	r3, [pc, #44]	; (1570 <SIM808_response_gps_data+0x128>)
    1544:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
    1546:	2800      	cmp	r0, #0
    1548:	d004      	beq.n	1554 <SIM808_response_gps_data+0x10c>
		int i = 0;

		while (position < comma) {
    154a:	4286      	cmp	r6, r0
    154c:	d29b      	bcs.n	1486 <SIM808_response_gps_data+0x3e>
    154e:	aa02      	add	r2, sp, #8
    1550:	1c33      	adds	r3, r6, #0
    1552:	e78f      	b.n	1474 <SIM808_response_gps_data+0x2c>
		comma = strchr (position, ',');
	}
	
	//COMMENTED ONLY FOR DEBUG
	//if(gps_data.status == 'A') {
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
    1554:	480e      	ldr	r0, [pc, #56]	; (1590 <SIM808_response_gps_data+0x148>)
    1556:	4b0f      	ldr	r3, [pc, #60]	; (1594 <SIM808_response_gps_data+0x14c>)
    1558:	4798      	blx	r3
		gps_counter++;
    155a:	4b0f      	ldr	r3, [pc, #60]	; (1598 <SIM808_response_gps_data+0x150>)
    155c:	781a      	ldrb	r2, [r3, #0]
    155e:	3201      	adds	r2, #1
    1560:	701a      	strb	r2, [r3, #0]
	//}
}
    1562:	b007      	add	sp, #28
    1564:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1566:	46c0      	nop			; (mov r8, r8)
    1568:	c083126f 	.word	0xc083126f
    156c:	3ffda1ca 	.word	0x3ffda1ca
    1570:	000045d5 	.word	0x000045d5
    1574:	0000c0d0 	.word	0x0000c0d0
    1578:	00004403 	.word	0x00004403
    157c:	20000b20 	.word	0x20000b20
    1580:	000012b9 	.word	0x000012b9
    1584:	000043f9 	.word	0x000043f9
    1588:	00009a39 	.word	0x00009a39
    158c:	0000a70d 	.word	0x0000a70d
    1590:	20000be0 	.word	0x20000be0
    1594:	0000126d 	.word	0x0000126d
    1598:	20000226 	.word	0x20000226
    159c:	46c0      	nop			; (mov r8, r8)
    159e:	46c0      	nop			; (mov r8, r8)

000015a0 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
    15a0:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    15a2:	4d0d      	ldr	r5, [pc, #52]	; (15d8 <rtc_match_callback+0x38>)
    15a4:	4c0d      	ldr	r4, [pc, #52]	; (15dc <rtc_match_callback+0x3c>)
    15a6:	1c28      	adds	r0, r5, #0
    15a8:	1c21      	adds	r1, r4, #0
    15aa:	2200      	movs	r2, #0
    15ac:	4b0c      	ldr	r3, [pc, #48]	; (15e0 <rtc_match_callback+0x40>)
    15ae:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
    15b0:	2307      	movs	r3, #7
    15b2:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
    15b4:	7820      	ldrb	r0, [r4, #0]
    15b6:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
    15b8:	b2c0      	uxtb	r0, r0
    15ba:	213c      	movs	r1, #60	; 0x3c
    15bc:	4b09      	ldr	r3, [pc, #36]	; (15e4 <rtc_match_callback+0x44>)
    15be:	4798      	blx	r3
    15c0:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    15c2:	1c28      	adds	r0, r5, #0
    15c4:	1c21      	adds	r1, r4, #0
    15c6:	2200      	movs	r2, #0
    15c8:	4b07      	ldr	r3, [pc, #28]	; (15e8 <rtc_match_callback+0x48>)
    15ca:	4798      	blx	r3
	
	if (*external_callback_func)
    15cc:	4b07      	ldr	r3, [pc, #28]	; (15ec <rtc_match_callback+0x4c>)
    15ce:	681b      	ldr	r3, [r3, #0]
    15d0:	2b00      	cmp	r3, #0
    15d2:	d000      	beq.n	15d6 <rtc_match_callback+0x36>
	{
		external_callback_func();
    15d4:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan är %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
    15d6:	bd38      	pop	{r3, r4, r5, pc}
    15d8:	20002910 	.word	0x20002910
    15dc:	200001d4 	.word	0x200001d4
    15e0:	00000eb1 	.word	0x00000eb1
    15e4:	00008341 	.word	0x00008341
    15e8:	00000de9 	.word	0x00000de9
    15ec:	20002924 	.word	0x20002924

000015f0 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
    15f0:	b510      	push	{r4, lr}
    15f2:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    15f4:	aa01      	add	r2, sp, #4
    15f6:	23a0      	movs	r3, #160	; 0xa0
    15f8:	011b      	lsls	r3, r3, #4
    15fa:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    15fc:	2300      	movs	r3, #0
    15fe:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
    1600:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
    1602:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
    1604:	21fa      	movs	r1, #250	; 0xfa
    1606:	00c9      	lsls	r1, r1, #3
    1608:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    160a:	a803      	add	r0, sp, #12
    160c:	7003      	strb	r3, [r0, #0]
    160e:	4668      	mov	r0, sp
    1610:	7343      	strb	r3, [r0, #13]
    1612:	4668      	mov	r0, sp
    1614:	7383      	strb	r3, [r0, #14]
    1616:	4668      	mov	r0, sp
    1618:	73c3      	strb	r3, [r0, #15]
    161a:	2301      	movs	r3, #1
    161c:	a804      	add	r0, sp, #16
    161e:	7003      	strb	r3, [r0, #0]
    1620:	4668      	mov	r0, sp
    1622:	7443      	strb	r3, [r0, #17]
    1624:	466b      	mov	r3, sp
    1626:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    1628:	2306      	movs	r3, #6
    162a:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
    162c:	4c09      	ldr	r4, [pc, #36]	; (1654 <configure_rtc_calendar+0x64>)
    162e:	1c20      	adds	r0, r4, #0
    1630:	4909      	ldr	r1, [pc, #36]	; (1658 <configure_rtc_calendar+0x68>)
    1632:	4b0a      	ldr	r3, [pc, #40]	; (165c <configure_rtc_calendar+0x6c>)
    1634:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1636:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1638:	2208      	movs	r2, #8
    163a:	4b09      	ldr	r3, [pc, #36]	; (1660 <configure_rtc_calendar+0x70>)
    163c:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    163e:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1640:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    1642:	b25b      	sxtb	r3, r3
    1644:	2b00      	cmp	r3, #0
    1646:	dbfb      	blt.n	1640 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    1648:	880a      	ldrh	r2, [r1, #0]
    164a:	2302      	movs	r3, #2
    164c:	4313      	orrs	r3, r2
    164e:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
    1650:	b006      	add	sp, #24
    1652:	bd10      	pop	{r4, pc}
    1654:	20002910 	.word	0x20002910
    1658:	40001400 	.word	0x40001400
    165c:	00000e1d 	.word	0x00000e1d
    1660:	e000e100 	.word	0xe000e100

00001664 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan är %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
    1664:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
    1666:	4b06      	ldr	r3, [pc, #24]	; (1680 <configure_rtc_callbacks+0x1c>)
    1668:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
    166a:	4c06      	ldr	r4, [pc, #24]	; (1684 <configure_rtc_callbacks+0x20>)
    166c:	1c20      	adds	r0, r4, #0
    166e:	4906      	ldr	r1, [pc, #24]	; (1688 <configure_rtc_callbacks+0x24>)
    1670:	2200      	movs	r2, #0
    1672:	4b06      	ldr	r3, [pc, #24]	; (168c <configure_rtc_callbacks+0x28>)
    1674:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
    1676:	1c20      	adds	r0, r4, #0
    1678:	2100      	movs	r1, #0
    167a:	4b05      	ldr	r3, [pc, #20]	; (1690 <configure_rtc_callbacks+0x2c>)
    167c:	4798      	blx	r3
}
    167e:	bd10      	pop	{r4, pc}
    1680:	20002924 	.word	0x20002924
    1684:	20002910 	.word	0x20002910
    1688:	000015a1 	.word	0x000015a1
    168c:	00000ed9 	.word	0x00000ed9
    1690:	00000ef9 	.word	0x00000ef9

00001694 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
    1694:	b570      	push	{r4, r5, r6, lr}
    1696:	b086      	sub	sp, #24
    1698:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
    169a:	ac04      	add	r4, sp, #16
    169c:	2300      	movs	r3, #0
    169e:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
    16a0:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
    16a2:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
    16a4:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
    16a6:	2601      	movs	r6, #1
    16a8:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
    16aa:	4b0c      	ldr	r3, [pc, #48]	; (16dc <rtc_simple_configuration+0x48>)
    16ac:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
    16ae:	230a      	movs	r3, #10
    16b0:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
    16b2:	4b0b      	ldr	r3, [pc, #44]	; (16e0 <rtc_simple_configuration+0x4c>)
    16b4:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
    16b6:	1c28      	adds	r0, r5, #0
    16b8:	4b0a      	ldr	r3, [pc, #40]	; (16e4 <rtc_simple_configuration+0x50>)
    16ba:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    16bc:	4d0a      	ldr	r5, [pc, #40]	; (16e8 <rtc_simple_configuration+0x54>)
    16be:	1c28      	adds	r0, r5, #0
    16c0:	1c21      	adds	r1, r4, #0
    16c2:	4b0a      	ldr	r3, [pc, #40]	; (16ec <rtc_simple_configuration+0x58>)
    16c4:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
    16c6:	a901      	add	r1, sp, #4
    16c8:	1c0b      	adds	r3, r1, #0
    16ca:	cc05      	ldmia	r4!, {r0, r2}
    16cc:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
    16ce:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
    16d0:	1c28      	adds	r0, r5, #0
    16d2:	2200      	movs	r2, #0
    16d4:	4b06      	ldr	r3, [pc, #24]	; (16f0 <rtc_simple_configuration+0x5c>)
    16d6:	4798      	blx	r3
    16d8:	b006      	add	sp, #24
    16da:	bd70      	pop	{r4, r5, r6, pc}
    16dc:	000007df 	.word	0x000007df
    16e0:	000015f1 	.word	0x000015f1
    16e4:	00001665 	.word	0x00001665
    16e8:	20002910 	.word	0x20002910
    16ec:	00000dd1 	.word	0x00000dd1
    16f0:	00000de9 	.word	0x00000de9

000016f4 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    16f4:	4770      	bx	lr
    16f6:	46c0      	nop			; (mov r8, r8)

000016f8 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
    16f8:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    16fa:	4b15      	ldr	r3, [pc, #84]	; (1750 <usart_read_callback+0x58>)
    16fc:	781b      	ldrb	r3, [r3, #0]
    16fe:	2b0a      	cmp	r3, #10
    1700:	d10f      	bne.n	1722 <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
    1702:	2380      	movs	r3, #128	; 0x80
    1704:	4a13      	ldr	r2, [pc, #76]	; (1754 <usart_read_callback+0x5c>)
    1706:	5cd3      	ldrb	r3, [r2, r3]
    1708:	b2db      	uxtb	r3, r3
    170a:	2b01      	cmp	r3, #1
    170c:	d919      	bls.n	1742 <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    170e:	1c13      	adds	r3, r2, #0
    1710:	2280      	movs	r2, #128	; 0x80
    1712:	5c9a      	ldrb	r2, [r3, r2]
    1714:	b2d2      	uxtb	r2, r2
    1716:	2100      	movs	r1, #0
    1718:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
    171a:	2101      	movs	r1, #1
    171c:	2281      	movs	r2, #129	; 0x81
    171e:	5499      	strb	r1, [r3, r2]
    1720:	e00f      	b.n	1742 <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
    1722:	4b0b      	ldr	r3, [pc, #44]	; (1750 <usart_read_callback+0x58>)
    1724:	781b      	ldrb	r3, [r3, #0]
    1726:	2b0d      	cmp	r3, #13
    1728:	d00b      	beq.n	1742 <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    172a:	4b0a      	ldr	r3, [pc, #40]	; (1754 <usart_read_callback+0x5c>)
    172c:	2280      	movs	r2, #128	; 0x80
    172e:	5c99      	ldrb	r1, [r3, r2]
    1730:	b2c9      	uxtb	r1, r1
    1732:	4807      	ldr	r0, [pc, #28]	; (1750 <usart_read_callback+0x58>)
    1734:	7800      	ldrb	r0, [r0, #0]
    1736:	b2c0      	uxtb	r0, r0
    1738:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    173a:	5c99      	ldrb	r1, [r3, r2]
    173c:	3101      	adds	r1, #1
    173e:	b2c9      	uxtb	r1, r1
    1740:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1742:	4805      	ldr	r0, [pc, #20]	; (1758 <usart_read_callback+0x60>)
    1744:	4902      	ldr	r1, [pc, #8]	; (1750 <usart_read_callback+0x58>)
    1746:	2201      	movs	r2, #1
    1748:	4b04      	ldr	r3, [pc, #16]	; (175c <usart_read_callback+0x64>)
    174a:	4798      	blx	r3
}
    174c:	bd08      	pop	{r3, pc}
    174e:	46c0      	nop			; (mov r8, r8)
    1750:	20000264 	.word	0x20000264
    1754:	20000b4c 	.word	0x20000b4c
    1758:	20002894 	.word	0x20002894
    175c:	0000351d 	.word	0x0000351d

00001760 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1760:	b570      	push	{r4, r5, r6, lr}
    1762:	b082      	sub	sp, #8
    1764:	1c05      	adds	r5, r0, #0
    1766:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1768:	2200      	movs	r2, #0
    176a:	466b      	mov	r3, sp
    176c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    176e:	4c06      	ldr	r4, [pc, #24]	; (1788 <usart_serial_getchar+0x28>)
    1770:	1c28      	adds	r0, r5, #0
    1772:	4669      	mov	r1, sp
    1774:	3106      	adds	r1, #6
    1776:	47a0      	blx	r4
    1778:	2800      	cmp	r0, #0
    177a:	d1f9      	bne.n	1770 <usart_serial_getchar+0x10>

	*c = temp;
    177c:	466b      	mov	r3, sp
    177e:	3306      	adds	r3, #6
    1780:	881b      	ldrh	r3, [r3, #0]
    1782:	7033      	strb	r3, [r6, #0]
}
    1784:	b002      	add	sp, #8
    1786:	bd70      	pop	{r4, r5, r6, pc}
    1788:	0000343d 	.word	0x0000343d

0000178c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    178c:	b570      	push	{r4, r5, r6, lr}
    178e:	1c06      	adds	r6, r0, #0
    1790:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    1792:	4c03      	ldr	r4, [pc, #12]	; (17a0 <usart_serial_putchar+0x14>)
    1794:	1c30      	adds	r0, r6, #0
    1796:	1c29      	adds	r1, r5, #0
    1798:	47a0      	blx	r4
    179a:	2800      	cmp	r0, #0
    179c:	d1fa      	bne.n	1794 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    179e:	bd70      	pop	{r4, r5, r6, pc}
    17a0:	00003411 	.word	0x00003411

000017a4 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    17a4:	b570      	push	{r4, r5, r6, lr}
    17a6:	b084      	sub	sp, #16
    17a8:	466c      	mov	r4, sp
    17aa:	9000      	str	r0, [sp, #0]
    17ac:	9101      	str	r1, [sp, #4]
    17ae:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    17b0:	4a05      	ldr	r2, [pc, #20]	; (17c8 <sim808_send_command+0x24>)
    17b2:	1c11      	adds	r1, r2, #0
    17b4:	cc61      	ldmia	r4!, {r0, r5, r6}
    17b6:	c161      	stmia	r1!, {r0, r5, r6}
    17b8:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    17ba:	4804      	ldr	r0, [pc, #16]	; (17cc <sim808_send_command+0x28>)
    17bc:	9900      	ldr	r1, [sp, #0]
    17be:	4b04      	ldr	r3, [pc, #16]	; (17d0 <sim808_send_command+0x2c>)
    17c0:	4798      	blx	r3
}
    17c2:	b004      	add	sp, #16
    17c4:	bd70      	pop	{r4, r5, r6, pc}
    17c6:	46c0      	nop			; (mov r8, r8)
    17c8:	200006d0 	.word	0x200006d0
    17cc:	0000c110 	.word	0x0000c110
    17d0:	00004481 	.word	0x00004481

000017d4 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    17d4:	b570      	push	{r4, r5, r6, lr}
    17d6:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    17d8:	2200      	movs	r2, #0
    17da:	466b      	mov	r3, sp
    17dc:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    17de:	4e25      	ldr	r6, [pc, #148]	; (1874 <sim808_parse_response+0xa0>)
    17e0:	2380      	movs	r3, #128	; 0x80
    17e2:	5cf3      	ldrb	r3, [r6, r3]
    17e4:	b2db      	uxtb	r3, r3
    17e6:	466c      	mov	r4, sp
    17e8:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    17ea:	4b23      	ldr	r3, [pc, #140]	; (1878 <sim808_parse_response+0xa4>)
    17ec:	685d      	ldr	r5, [r3, #4]
    17ee:	1c28      	adds	r0, r5, #0
    17f0:	4b22      	ldr	r3, [pc, #136]	; (187c <sim808_parse_response+0xa8>)
    17f2:	4798      	blx	r3
    17f4:	b2c0      	uxtb	r0, r0
    17f6:	466b      	mov	r3, sp
    17f8:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    17fa:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    17fc:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    17fe:	b2d2      	uxtb	r2, r2
    1800:	5cb1      	ldrb	r1, [r6, r2]
    1802:	b2c9      	uxtb	r1, r1
    1804:	aa01      	add	r2, sp, #4
    1806:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    1808:	79a2      	ldrb	r2, [r4, #6]
    180a:	781b      	ldrb	r3, [r3, #0]
    180c:	b2d2      	uxtb	r2, r2
    180e:	429a      	cmp	r2, r3
    1810:	d905      	bls.n	181e <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    1812:	466b      	mov	r3, sp
    1814:	3305      	adds	r3, #5
    1816:	781b      	ldrb	r3, [r3, #0]
    1818:	b2db      	uxtb	r3, r3
    181a:	2100      	movs	r1, #0
    181c:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    181e:	4815      	ldr	r0, [pc, #84]	; (1874 <sim808_parse_response+0xa0>)
    1820:	1c29      	adds	r1, r5, #0
    1822:	4b17      	ldr	r3, [pc, #92]	; (1880 <sim808_parse_response+0xac>)
    1824:	4798      	blx	r3
    1826:	2800      	cmp	r0, #0
    1828:	d102      	bne.n	1830 <sim808_parse_response+0x5c>
		result = 1;
    182a:	2201      	movs	r2, #1
    182c:	466b      	mov	r3, sp
    182e:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    1830:	466b      	mov	r3, sp
    1832:	3305      	adds	r3, #5
    1834:	781b      	ldrb	r3, [r3, #0]
    1836:	b2db      	uxtb	r3, r3
    1838:	aa01      	add	r2, sp, #4
    183a:	7811      	ldrb	r1, [r2, #0]
    183c:	b2c9      	uxtb	r1, r1
    183e:	4a0d      	ldr	r2, [pc, #52]	; (1874 <sim808_parse_response+0xa0>)
    1840:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    1842:	4b0d      	ldr	r3, [pc, #52]	; (1878 <sim808_parse_response+0xa4>)
    1844:	7a1b      	ldrb	r3, [r3, #8]
    1846:	2b00      	cmp	r3, #0
    1848:	d006      	beq.n	1858 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    184a:	466b      	mov	r3, sp
    184c:	79d8      	ldrb	r0, [r3, #7]
    184e:	b2c0      	uxtb	r0, r0
    1850:	4b09      	ldr	r3, [pc, #36]	; (1878 <sim808_parse_response+0xa4>)
    1852:	68db      	ldr	r3, [r3, #12]
    1854:	1c11      	adds	r1, r2, #0
    1856:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    1858:	4806      	ldr	r0, [pc, #24]	; (1874 <sim808_parse_response+0xa0>)
    185a:	2300      	movs	r3, #0
    185c:	2281      	movs	r2, #129	; 0x81
    185e:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    1860:	2280      	movs	r2, #128	; 0x80
    1862:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    1864:	2100      	movs	r1, #0
    1866:	4b07      	ldr	r3, [pc, #28]	; (1884 <sim808_parse_response+0xb0>)
    1868:	4798      	blx	r3
	
	return result;
    186a:	466b      	mov	r3, sp
    186c:	79d8      	ldrb	r0, [r3, #7]
    186e:	b2c0      	uxtb	r0, r0
}
    1870:	b002      	add	sp, #8
    1872:	bd70      	pop	{r4, r5, r6, pc}
    1874:	20000b4c 	.word	0x20000b4c
    1878:	200006d0 	.word	0x200006d0
    187c:	00004601 	.word	0x00004601
    1880:	000045ed 	.word	0x000045ed
    1884:	0000446f 	.word	0x0000446f

00001888 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    1888:	b5f0      	push	{r4, r5, r6, r7, lr}
    188a:	b083      	sub	sp, #12
    188c:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    188e:	466b      	mov	r3, sp
    1890:	2200      	movs	r2, #0
    1892:	80da      	strh	r2, [r3, #6]
    1894:	3306      	adds	r3, #6
	
	while(i < timeout) {
    1896:	881b      	ldrh	r3, [r3, #0]
    1898:	b29b      	uxth	r3, r3
    189a:	4298      	cmp	r0, r3
    189c:	d91c      	bls.n	18d8 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    189e:	2381      	movs	r3, #129	; 0x81
    18a0:	4a0f      	ldr	r2, [pc, #60]	; (18e0 <sim808_parse_response_wait+0x58>)
    18a2:	5cd3      	ldrb	r3, [r2, r3]
    18a4:	2b01      	cmp	r3, #1
    18a6:	d107      	bne.n	18b8 <sim808_parse_response_wait+0x30>
    18a8:	e003      	b.n	18b2 <sim808_parse_response_wait+0x2a>
    18aa:	2381      	movs	r3, #129	; 0x81
    18ac:	5cfb      	ldrb	r3, [r7, r3]
    18ae:	2b01      	cmp	r3, #1
    18b0:	d106      	bne.n	18c0 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    18b2:	4b0c      	ldr	r3, [pc, #48]	; (18e4 <sim808_parse_response_wait+0x5c>)
    18b4:	4798      	blx	r3
    18b6:	e010      	b.n	18da <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    18b8:	4e0b      	ldr	r6, [pc, #44]	; (18e8 <sim808_parse_response_wait+0x60>)
		i++;
    18ba:	466c      	mov	r4, sp
    18bc:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    18be:	4f08      	ldr	r7, [pc, #32]	; (18e0 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    18c0:	2001      	movs	r0, #1
    18c2:	47b0      	blx	r6
		i++;
    18c4:	8823      	ldrh	r3, [r4, #0]
    18c6:	3301      	adds	r3, #1
    18c8:	b29b      	uxth	r3, r3
    18ca:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    18cc:	8823      	ldrh	r3, [r4, #0]
    18ce:	b29b      	uxth	r3, r3
    18d0:	42ab      	cmp	r3, r5
    18d2:	d3ea      	bcc.n	18aa <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    18d4:	2000      	movs	r0, #0
    18d6:	e000      	b.n	18da <sim808_parse_response_wait+0x52>
    18d8:	2000      	movs	r0, #0
	
}
    18da:	b003      	add	sp, #12
    18dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18de:	46c0      	nop			; (mov r8, r8)
    18e0:	20000b4c 	.word	0x20000b4c
    18e4:	000017d5 	.word	0x000017d5
    18e8:	00001f7d 	.word	0x00001f7d

000018ec <sim808_reset>:
		sim808_init_http();
		connection = sim808_connect();	
	} while(connection == 0);
}

void sim808_reset() {
    18ec:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    18ee:	4d0e      	ldr	r5, [pc, #56]	; (1928 <sim808_reset+0x3c>)
    18f0:	2680      	movs	r6, #128	; 0x80
    18f2:	0536      	lsls	r6, r6, #20
    18f4:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    18f6:	480d      	ldr	r0, [pc, #52]	; (192c <sim808_reset+0x40>)
    18f8:	4c0d      	ldr	r4, [pc, #52]	; (1930 <sim808_reset+0x44>)
    18fa:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    18fc:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    18fe:	2064      	movs	r0, #100	; 0x64
    1900:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1902:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    1904:	20fa      	movs	r0, #250	; 0xfa
    1906:	0100      	lsls	r0, r0, #4
    1908:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    190a:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    190c:	4b09      	ldr	r3, [pc, #36]	; (1934 <sim808_reset+0x48>)
    190e:	6818      	ldr	r0, [r3, #0]
    1910:	6859      	ldr	r1, [r3, #4]
    1912:	689a      	ldr	r2, [r3, #8]
    1914:	68db      	ldr	r3, [r3, #12]
    1916:	4d08      	ldr	r5, [pc, #32]	; (1938 <sim808_reset+0x4c>)
    1918:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    191a:	20fa      	movs	r0, #250	; 0xfa
    191c:	0040      	lsls	r0, r0, #1
    191e:	4b07      	ldr	r3, [pc, #28]	; (193c <sim808_reset+0x50>)
    1920:	4798      	blx	r3
	delay_ms(200);
    1922:	20c8      	movs	r0, #200	; 0xc8
    1924:	47a0      	blx	r4
}
    1926:	bd70      	pop	{r4, r5, r6, pc}
    1928:	41004400 	.word	0x41004400
    192c:	00000bb8 	.word	0x00000bb8
    1930:	00001f7d 	.word	0x00001f7d
    1934:	200006ac 	.word	0x200006ac
    1938:	000017a5 	.word	0x000017a5
    193c:	00001889 	.word	0x00001889

00001940 <sim808_init_http>:

void sim808_init_http() {
    1940:	b5f0      	push	{r4, r5, r6, r7, lr}
    1942:	465f      	mov	r7, fp
    1944:	4656      	mov	r6, sl
    1946:	464d      	mov	r5, r9
    1948:	4644      	mov	r4, r8
    194a:	b4f0      	push	{r4, r5, r6, r7}
    194c:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    194e:	2200      	movs	r2, #0
    1950:	466b      	mov	r3, sp
    1952:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    1954:	ab01      	add	r3, sp, #4
    1956:	4941      	ldr	r1, [pc, #260]	; (1a5c <sim808_init_http+0x11c>)
    1958:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    195a:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    195c:	4840      	ldr	r0, [pc, #256]	; (1a60 <sim808_init_http+0x120>)
    195e:	4b41      	ldr	r3, [pc, #260]	; (1a64 <sim808_init_http+0x124>)
    1960:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    1962:	2300      	movs	r3, #0
    1964:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    1966:	466c      	mov	r4, sp
    1968:	3417      	adds	r4, #23
    196a:	2301      	movs	r3, #1
    196c:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    196e:	4e3e      	ldr	r6, [pc, #248]	; (1a68 <sim808_init_http+0x128>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    1970:	465b      	mov	r3, fp
    1972:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    1974:	483d      	ldr	r0, [pc, #244]	; (1a6c <sim808_init_http+0x12c>)
    1976:	9902      	ldr	r1, [sp, #8]
    1978:	9a03      	ldr	r2, [sp, #12]
    197a:	9b04      	ldr	r3, [sp, #16]
    197c:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    197e:	23fa      	movs	r3, #250	; 0xfa
    1980:	005b      	lsls	r3, r3, #1
    1982:	4699      	mov	r9, r3
    1984:	1c18      	adds	r0, r3, #0
    1986:	4d3a      	ldr	r5, [pc, #232]	; (1a70 <sim808_init_http+0x130>)
    1988:	47a8      	blx	r5
		delay_ms(400);
    198a:	23c8      	movs	r3, #200	; 0xc8
    198c:	005b      	lsls	r3, r3, #1
    198e:	4698      	mov	r8, r3
    1990:	1c18      	adds	r0, r3, #0
    1992:	4f38      	ldr	r7, [pc, #224]	; (1a74 <sim808_init_http+0x134>)
    1994:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    1996:	4838      	ldr	r0, [pc, #224]	; (1a78 <sim808_init_http+0x138>)
    1998:	9902      	ldr	r1, [sp, #8]
    199a:	9a03      	ldr	r2, [sp, #12]
    199c:	9b04      	ldr	r3, [sp, #16]
    199e:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    19a0:	4648      	mov	r0, r9
    19a2:	47a8      	blx	r5
		delay_ms(400);
    19a4:	4640      	mov	r0, r8
    19a6:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    19a8:	4834      	ldr	r0, [pc, #208]	; (1a7c <sim808_init_http+0x13c>)
    19aa:	9902      	ldr	r1, [sp, #8]
    19ac:	9a03      	ldr	r2, [sp, #12]
    19ae:	9b04      	ldr	r3, [sp, #16]
    19b0:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    19b2:	27fa      	movs	r7, #250	; 0xfa
    19b4:	00ff      	lsls	r7, r7, #3
    19b6:	1c38      	adds	r0, r7, #0
    19b8:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    19ba:	4831      	ldr	r0, [pc, #196]	; (1a80 <sim808_init_http+0x140>)
    19bc:	9902      	ldr	r1, [sp, #8]
    19be:	9a03      	ldr	r2, [sp, #12]
    19c0:	9b04      	ldr	r3, [sp, #16]
    19c2:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    19c4:	1c38      	adds	r0, r7, #0
    19c6:	47a8      	blx	r5
    19c8:	2800      	cmp	r0, #0
    19ca:	d101      	bne.n	19d0 <sim808_init_http+0x90>
    19cc:	2300      	movs	r3, #0
    19ce:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    19d0:	482c      	ldr	r0, [pc, #176]	; (1a84 <sim808_init_http+0x144>)
    19d2:	9902      	ldr	r1, [sp, #8]
    19d4:	9a03      	ldr	r2, [sp, #12]
    19d6:	9b04      	ldr	r3, [sp, #16]
    19d8:	4d23      	ldr	r5, [pc, #140]	; (1a68 <sim808_init_http+0x128>)
    19da:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    19dc:	20fa      	movs	r0, #250	; 0xfa
    19de:	00c0      	lsls	r0, r0, #3
    19e0:	4b23      	ldr	r3, [pc, #140]	; (1a70 <sim808_init_http+0x130>)
    19e2:	4798      	blx	r3
    19e4:	2800      	cmp	r0, #0
    19e6:	d101      	bne.n	19ec <sim808_init_http+0xac>
    19e8:	2300      	movs	r3, #0
    19ea:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    19ec:	4826      	ldr	r0, [pc, #152]	; (1a88 <sim808_init_http+0x148>)
    19ee:	9902      	ldr	r1, [sp, #8]
    19f0:	9a03      	ldr	r2, [sp, #12]
    19f2:	9b04      	ldr	r3, [sp, #16]
    19f4:	4d1c      	ldr	r5, [pc, #112]	; (1a68 <sim808_init_http+0x128>)
    19f6:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    19f8:	20fa      	movs	r0, #250	; 0xfa
    19fa:	00c0      	lsls	r0, r0, #3
    19fc:	4b1c      	ldr	r3, [pc, #112]	; (1a70 <sim808_init_http+0x130>)
    19fe:	4798      	blx	r3
    1a00:	2800      	cmp	r0, #0
    1a02:	d101      	bne.n	1a08 <sim808_init_http+0xc8>
    1a04:	2300      	movs	r3, #0
    1a06:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    1a08:	4820      	ldr	r0, [pc, #128]	; (1a8c <sim808_init_http+0x14c>)
    1a0a:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    1a0c:	9902      	ldr	r1, [sp, #8]
    1a0e:	9a03      	ldr	r2, [sp, #12]
    1a10:	9b04      	ldr	r3, [sp, #16]
    1a12:	4d15      	ldr	r5, [pc, #84]	; (1a68 <sim808_init_http+0x128>)
    1a14:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1a16:	20fa      	movs	r0, #250	; 0xfa
    1a18:	00c0      	lsls	r0, r0, #3
    1a1a:	4b15      	ldr	r3, [pc, #84]	; (1a70 <sim808_init_http+0x130>)
    1a1c:	4798      	blx	r3
    1a1e:	2800      	cmp	r0, #0
    1a20:	d101      	bne.n	1a26 <sim808_init_http+0xe6>
    1a22:	2300      	movs	r3, #0
    1a24:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    1a26:	7823      	ldrb	r3, [r4, #0]
    1a28:	2b00      	cmp	r3, #0
    1a2a:	d10c      	bne.n	1a46 <sim808_init_http+0x106>
			if(fail_counter >= 3) {		//Could not connect to the network.
    1a2c:	4653      	mov	r3, sl
    1a2e:	2b02      	cmp	r3, #2
    1a30:	d903      	bls.n	1a3a <sim808_init_http+0xfa>
				sim808_fail_to_connect_platform();
    1a32:	4b17      	ldr	r3, [pc, #92]	; (1a90 <sim808_init_http+0x150>)
    1a34:	4798      	blx	r3
				fail_counter = 0;
    1a36:	2300      	movs	r3, #0
    1a38:	469a      	mov	sl, r3
			}		
			fail_counter++;
    1a3a:	4653      	mov	r3, sl
    1a3c:	3301      	adds	r3, #1
    1a3e:	b2db      	uxtb	r3, r3
    1a40:	469a      	mov	sl, r3
			sim808_reset();			
    1a42:	4b14      	ldr	r3, [pc, #80]	; (1a94 <sim808_init_http+0x154>)
    1a44:	4798      	blx	r3
		}
	} while(result == 0);
    1a46:	7823      	ldrb	r3, [r4, #0]
    1a48:	2b00      	cmp	r3, #0
    1a4a:	d091      	beq.n	1970 <sim808_init_http+0x30>
}
    1a4c:	b007      	add	sp, #28
    1a4e:	bc3c      	pop	{r2, r3, r4, r5}
    1a50:	4690      	mov	r8, r2
    1a52:	4699      	mov	r9, r3
    1a54:	46a2      	mov	sl, r4
    1a56:	46ab      	mov	fp, r5
    1a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a5a:	46c0      	nop			; (mov r8, r8)
    1a5c:	0000c10c 	.word	0x0000c10c
    1a60:	20000be0 	.word	0x20000be0
    1a64:	000011ed 	.word	0x000011ed
    1a68:	000017a5 	.word	0x000017a5
    1a6c:	0000c118 	.word	0x0000c118
    1a70:	00001889 	.word	0x00001889
    1a74:	00001f7d 	.word	0x00001f7d
    1a78:	0000c138 	.word	0x0000c138
    1a7c:	0000c160 	.word	0x0000c160
    1a80:	0000c16c 	.word	0x0000c16c
    1a84:	0000c180 	.word	0x0000c180
    1a88:	0000c198 	.word	0x0000c198
    1a8c:	0000c1e0 	.word	0x0000c1e0
    1a90:	00000f61 	.word	0x00000f61
    1a94:	000018ed 	.word	0x000018ed

00001a98 <sim808_connect>:

uint8_t sim808_connect() {
    1a98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a9a:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    1a9c:	2201      	movs	r2, #1
    1a9e:	466b      	mov	r3, sp
    1aa0:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    1aa2:	ac01      	add	r4, sp, #4
    1aa4:	4913      	ldr	r1, [pc, #76]	; (1af4 <sim808_connect+0x5c>)
    1aa6:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1aa8:	2300      	movs	r3, #0
    1aaa:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1aac:	4812      	ldr	r0, [pc, #72]	; (1af8 <sim808_connect+0x60>)
    1aae:	9a03      	ldr	r2, [sp, #12]
    1ab0:	9b04      	ldr	r3, [sp, #16]
    1ab2:	4f12      	ldr	r7, [pc, #72]	; (1afc <sim808_connect+0x64>)
    1ab4:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    1ab6:	4e12      	ldr	r6, [pc, #72]	; (1b00 <sim808_connect+0x68>)
    1ab8:	1c30      	adds	r0, r6, #0
    1aba:	4d12      	ldr	r5, [pc, #72]	; (1b04 <sim808_connect+0x6c>)
    1abc:	47a8      	blx	r5
	delay_ms(2000);
    1abe:	20fa      	movs	r0, #250	; 0xfa
    1ac0:	00c0      	lsls	r0, r0, #3
    1ac2:	4b11      	ldr	r3, [pc, #68]	; (1b08 <sim808_connect+0x70>)
    1ac4:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    1ac6:	4811      	ldr	r0, [pc, #68]	; (1b0c <sim808_connect+0x74>)
    1ac8:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    1aca:	6861      	ldr	r1, [r4, #4]
    1acc:	68a2      	ldr	r2, [r4, #8]
    1ace:	68e3      	ldr	r3, [r4, #12]
    1ad0:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    1ad2:	1c30      	adds	r0, r6, #0
    1ad4:	47a8      	blx	r5
    1ad6:	2800      	cmp	r0, #0
    1ad8:	d102      	bne.n	1ae0 <sim808_connect+0x48>
    1ada:	2200      	movs	r2, #0
    1adc:	466b      	mov	r3, sp
    1ade:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    1ae0:	20fa      	movs	r0, #250	; 0xfa
    1ae2:	0040      	lsls	r0, r0, #1
    1ae4:	4b08      	ldr	r3, [pc, #32]	; (1b08 <sim808_connect+0x70>)
    1ae6:	4798      	blx	r3

	return res;
    1ae8:	466b      	mov	r3, sp
    1aea:	7dd8      	ldrb	r0, [r3, #23]
    1aec:	b2c0      	uxtb	r0, r0
}
    1aee:	b007      	add	sp, #28
    1af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1af2:	46c0      	nop			; (mov r8, r8)
    1af4:	0000c10c 	.word	0x0000c10c
    1af8:	0000c1fc 	.word	0x0000c1fc
    1afc:	000017a5 	.word	0x000017a5
    1b00:	00002710 	.word	0x00002710
    1b04:	00001889 	.word	0x00001889
    1b08:	00001f7d 	.word	0x00001f7d
    1b0c:	0000c20c 	.word	0x0000c20c

00001b10 <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    1b10:	b570      	push	{r4, r5, r6, lr}
    1b12:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1b14:	2380      	movs	r3, #128	; 0x80
    1b16:	05db      	lsls	r3, r3, #23
    1b18:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1b1a:	2300      	movs	r3, #0
    1b1c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1b1e:	22ff      	movs	r2, #255	; 0xff
    1b20:	4668      	mov	r0, sp
    1b22:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    1b24:	2200      	movs	r2, #0
    1b26:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1b28:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1b2a:	2101      	movs	r1, #1
    1b2c:	2024      	movs	r0, #36	; 0x24
    1b2e:	466c      	mov	r4, sp
    1b30:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1b32:	2025      	movs	r0, #37	; 0x25
    1b34:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1b36:	2126      	movs	r1, #38	; 0x26
    1b38:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1b3a:	2127      	movs	r1, #39	; 0x27
    1b3c:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1b3e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    1b40:	2188      	movs	r1, #136	; 0x88
    1b42:	0349      	lsls	r1, r1, #13
    1b44:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    1b46:	212c      	movs	r1, #44	; 0x2c
    1b48:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1b4a:	212d      	movs	r1, #45	; 0x2d
    1b4c:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1b4e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1b50:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1b52:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1b54:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1b56:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1b58:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1b5a:	2313      	movs	r3, #19
    1b5c:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1b5e:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    1b60:	4b20      	ldr	r3, [pc, #128]	; (1be4 <init_SIM808_uart+0xd4>)
    1b62:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    1b64:	4b20      	ldr	r3, [pc, #128]	; (1be8 <init_SIM808_uart+0xd8>)
    1b66:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    1b68:	2301      	movs	r3, #1
    1b6a:	425b      	negs	r3, r3
    1b6c:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    1b6e:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    1b70:	23e1      	movs	r3, #225	; 0xe1
    1b72:	025b      	lsls	r3, r3, #9
    1b74:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    1b76:	4e1d      	ldr	r6, [pc, #116]	; (1bec <init_SIM808_uart+0xdc>)
    1b78:	4d1d      	ldr	r5, [pc, #116]	; (1bf0 <init_SIM808_uart+0xe0>)
    1b7a:	4c1e      	ldr	r4, [pc, #120]	; (1bf4 <init_SIM808_uart+0xe4>)
    1b7c:	1c30      	adds	r0, r6, #0
    1b7e:	1c29      	adds	r1, r5, #0
    1b80:	466a      	mov	r2, sp
    1b82:	47a0      	blx	r4
    1b84:	2800      	cmp	r0, #0
    1b86:	d1f9      	bne.n	1b7c <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1b88:	4c18      	ldr	r4, [pc, #96]	; (1bec <init_SIM808_uart+0xdc>)
    1b8a:	4b1b      	ldr	r3, [pc, #108]	; (1bf8 <init_SIM808_uart+0xe8>)
    1b8c:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1b8e:	4a1b      	ldr	r2, [pc, #108]	; (1bfc <init_SIM808_uart+0xec>)
    1b90:	4b1b      	ldr	r3, [pc, #108]	; (1c00 <init_SIM808_uart+0xf0>)
    1b92:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1b94:	4a1b      	ldr	r2, [pc, #108]	; (1c04 <init_SIM808_uart+0xf4>)
    1b96:	4b1c      	ldr	r3, [pc, #112]	; (1c08 <init_SIM808_uart+0xf8>)
    1b98:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    1b9a:	1c20      	adds	r0, r4, #0
    1b9c:	4914      	ldr	r1, [pc, #80]	; (1bf0 <init_SIM808_uart+0xe0>)
    1b9e:	466a      	mov	r2, sp
    1ba0:	4b14      	ldr	r3, [pc, #80]	; (1bf4 <init_SIM808_uart+0xe4>)
    1ba2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1ba4:	4e19      	ldr	r6, [pc, #100]	; (1c0c <init_SIM808_uart+0xfc>)
    1ba6:	6833      	ldr	r3, [r6, #0]
    1ba8:	6898      	ldr	r0, [r3, #8]
    1baa:	2100      	movs	r1, #0
    1bac:	4d18      	ldr	r5, [pc, #96]	; (1c10 <init_SIM808_uart+0x100>)
    1bae:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1bb0:	6833      	ldr	r3, [r6, #0]
    1bb2:	6858      	ldr	r0, [r3, #4]
    1bb4:	2100      	movs	r1, #0
    1bb6:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1bb8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1bba:	1c28      	adds	r0, r5, #0
    1bbc:	4b15      	ldr	r3, [pc, #84]	; (1c14 <init_SIM808_uart+0x104>)
    1bbe:	4798      	blx	r3
    1bc0:	231f      	movs	r3, #31
    1bc2:	4018      	ands	r0, r3
    1bc4:	2301      	movs	r3, #1
    1bc6:	4083      	lsls	r3, r0
    1bc8:	1c18      	adds	r0, r3, #0
    1bca:	4b13      	ldr	r3, [pc, #76]	; (1c18 <init_SIM808_uart+0x108>)
    1bcc:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1bce:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1bd0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	d1fc      	bne.n	1bd0 <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1bd6:	682a      	ldr	r2, [r5, #0]
    1bd8:	2302      	movs	r3, #2
    1bda:	4313      	orrs	r3, r2
    1bdc:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    1bde:	b010      	add	sp, #64	; 0x40
    1be0:	bd70      	pop	{r4, r5, r6, pc}
    1be2:	46c0      	nop			; (mov r8, r8)
    1be4:	000a0002 	.word	0x000a0002
    1be8:	00090002 	.word	0x00090002
    1bec:	20002894 	.word	0x20002894
    1bf0:	42000800 	.word	0x42000800
    1bf4:	00003119 	.word	0x00003119
    1bf8:	200029a0 	.word	0x200029a0
    1bfc:	0000178d 	.word	0x0000178d
    1c00:	2000299c 	.word	0x2000299c
    1c04:	00001761 	.word	0x00001761
    1c08:	20002998 	.word	0x20002998
    1c0c:	2000016c 	.word	0x2000016c
    1c10:	000044b5 	.word	0x000044b5
    1c14:	00003039 	.word	0x00003039
    1c18:	e000e100 	.word	0xe000e100

00001c1c <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    1c1c:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1c1e:	4c06      	ldr	r4, [pc, #24]	; (1c38 <init_sim808_usart_callbacks+0x1c>)
    1c20:	1c20      	adds	r0, r4, #0
    1c22:	4906      	ldr	r1, [pc, #24]	; (1c3c <init_sim808_usart_callbacks+0x20>)
    1c24:	2200      	movs	r2, #0
    1c26:	4b06      	ldr	r3, [pc, #24]	; (1c40 <init_sim808_usart_callbacks+0x24>)
    1c28:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1c2a:	2331      	movs	r3, #49	; 0x31
    1c2c:	5ce1      	ldrb	r1, [r4, r3]
    1c2e:	2203      	movs	r2, #3
    1c30:	430a      	orrs	r2, r1
    1c32:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    1c34:	bd10      	pop	{r4, pc}
    1c36:	46c0      	nop			; (mov r8, r8)
    1c38:	20002894 	.word	0x20002894
    1c3c:	000016f5 	.word	0x000016f5
    1c40:	00003505 	.word	0x00003505

00001c44 <sim808_init_commands>:

void sim808_init_commands() {
    1c44:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    1c46:	491c      	ldr	r1, [pc, #112]	; (1cb8 <sim808_init_commands+0x74>)
    1c48:	4b1c      	ldr	r3, [pc, #112]	; (1cbc <sim808_init_commands+0x78>)
    1c4a:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    1c4c:	4b1c      	ldr	r3, [pc, #112]	; (1cc0 <sim808_init_commands+0x7c>)
    1c4e:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    1c50:	2200      	movs	r2, #0
    1c52:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    1c54:	491b      	ldr	r1, [pc, #108]	; (1cc4 <sim808_init_commands+0x80>)
    1c56:	481c      	ldr	r0, [pc, #112]	; (1cc8 <sim808_init_commands+0x84>)
    1c58:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    1c5a:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    1c5c:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    1c5e:	491b      	ldr	r1, [pc, #108]	; (1ccc <sim808_init_commands+0x88>)
    1c60:	481b      	ldr	r0, [pc, #108]	; (1cd0 <sim808_init_commands+0x8c>)
    1c62:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    1c64:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    1c66:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    1c68:	491a      	ldr	r1, [pc, #104]	; (1cd4 <sim808_init_commands+0x90>)
    1c6a:	481b      	ldr	r0, [pc, #108]	; (1cd8 <sim808_init_commands+0x94>)
    1c6c:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    1c6e:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    1c70:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    1c72:	491a      	ldr	r1, [pc, #104]	; (1cdc <sim808_init_commands+0x98>)
    1c74:	481a      	ldr	r0, [pc, #104]	; (1ce0 <sim808_init_commands+0x9c>)
    1c76:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    1c78:	2001      	movs	r0, #1
    1c7a:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    1c7c:	4c19      	ldr	r4, [pc, #100]	; (1ce4 <sim808_init_commands+0xa0>)
    1c7e:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    1c80:	4c19      	ldr	r4, [pc, #100]	; (1ce8 <sim808_init_commands+0xa4>)
    1c82:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    1c84:	4919      	ldr	r1, [pc, #100]	; (1cec <sim808_init_commands+0xa8>)
    1c86:	4c1a      	ldr	r4, [pc, #104]	; (1cf0 <sim808_init_commands+0xac>)
    1c88:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    1c8a:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    1c8c:	4c19      	ldr	r4, [pc, #100]	; (1cf4 <sim808_init_commands+0xb0>)
    1c8e:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    1c90:	4919      	ldr	r1, [pc, #100]	; (1cf8 <sim808_init_commands+0xb4>)
    1c92:	4c1a      	ldr	r4, [pc, #104]	; (1cfc <sim808_init_commands+0xb8>)
    1c94:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    1c96:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    1c98:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    1c9a:	4819      	ldr	r0, [pc, #100]	; (1d00 <sim808_init_commands+0xbc>)
    1c9c:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    1c9e:	4919      	ldr	r1, [pc, #100]	; (1d04 <sim808_init_commands+0xc0>)
    1ca0:	4819      	ldr	r0, [pc, #100]	; (1d08 <sim808_init_commands+0xc4>)
    1ca2:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    1ca4:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    1ca6:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    1ca8:	4818      	ldr	r0, [pc, #96]	; (1d0c <sim808_init_commands+0xc8>)
    1caa:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1cac:	4918      	ldr	r1, [pc, #96]	; (1d10 <sim808_init_commands+0xcc>)
    1cae:	4819      	ldr	r0, [pc, #100]	; (1d14 <sim808_init_commands+0xd0>)
    1cb0:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    1cb2:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    1cb4:	604b      	str	r3, [r1, #4]
    1cb6:	bd10      	pop	{r4, pc}
    1cb8:	200006c0 	.word	0x200006c0
    1cbc:	0000c21c 	.word	0x0000c21c
    1cc0:	0000c10c 	.word	0x0000c10c
    1cc4:	20000234 	.word	0x20000234
    1cc8:	0000c224 	.word	0x0000c224
    1ccc:	200006ac 	.word	0x200006ac
    1cd0:	0000c22c 	.word	0x0000c22c
    1cd4:	20000b10 	.word	0x20000b10
    1cd8:	0000c23c 	.word	0x0000c23c
    1cdc:	20000254 	.word	0x20000254
    1ce0:	0000c24c 	.word	0x0000c24c
    1ce4:	0000c25c 	.word	0x0000c25c
    1ce8:	00001449 	.word	0x00001449
    1cec:	20000244 	.word	0x20000244
    1cf0:	0000c268 	.word	0x0000c268
    1cf4:	0000c278 	.word	0x0000c278
    1cf8:	20000668 	.word	0x20000668
    1cfc:	0000c284 	.word	0x0000c284
    1d00:	00001431 	.word	0x00001431
    1d04:	20000bd0 	.word	0x20000bd0
    1d08:	0000c294 	.word	0x0000c294
    1d0c:	0000137d 	.word	0x0000137d
    1d10:	20000ae4 	.word	0x20000ae4
    1d14:	0000c2a4 	.word	0x0000c2a4

00001d18 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    1d18:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	gps_logging_enabled = 1;
    1d1a:	2401      	movs	r4, #1
    1d1c:	4b37      	ldr	r3, [pc, #220]	; (1dfc <sim808_init+0xe4>)
    1d1e:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1d20:	4937      	ldr	r1, [pc, #220]	; (1e00 <sim808_init+0xe8>)
    1d22:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    1d24:	2300      	movs	r3, #0
    1d26:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    1d28:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    1d2a:	201b      	movs	r0, #27
    1d2c:	4b35      	ldr	r3, [pc, #212]	; (1e04 <sim808_init+0xec>)
    1d2e:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1d30:	2280      	movs	r2, #128	; 0x80
    1d32:	0512      	lsls	r2, r2, #20
    1d34:	4b34      	ldr	r3, [pc, #208]	; (1e08 <sim808_init+0xf0>)
    1d36:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    1d38:	4b34      	ldr	r3, [pc, #208]	; (1e0c <sim808_init+0xf4>)
    1d3a:	4798      	blx	r3
	init_sim808_usart_callbacks();
    1d3c:	4b34      	ldr	r3, [pc, #208]	; (1e10 <sim808_init+0xf8>)
    1d3e:	4798      	blx	r3
	sim808_init_commands();
    1d40:	4b34      	ldr	r3, [pc, #208]	; (1e14 <sim808_init+0xfc>)
    1d42:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    1d44:	4b34      	ldr	r3, [pc, #208]	; (1e18 <sim808_init+0x100>)
    1d46:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1d48:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1d4c:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1d4e:	4c33      	ldr	r4, [pc, #204]	; (1e1c <sim808_init+0x104>)
    1d50:	1c20      	adds	r0, r4, #0
    1d52:	4933      	ldr	r1, [pc, #204]	; (1e20 <sim808_init+0x108>)
    1d54:	2201      	movs	r2, #1
    1d56:	4b33      	ldr	r3, [pc, #204]	; (1e24 <sim808_init+0x10c>)
    1d58:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1d5a:	1c20      	adds	r0, r4, #0
    1d5c:	4932      	ldr	r1, [pc, #200]	; (1e28 <sim808_init+0x110>)
    1d5e:	2201      	movs	r2, #1
    1d60:	4b32      	ldr	r3, [pc, #200]	; (1e2c <sim808_init+0x114>)
    1d62:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    1d64:	4b32      	ldr	r3, [pc, #200]	; (1e30 <sim808_init+0x118>)
    1d66:	6818      	ldr	r0, [r3, #0]
    1d68:	6859      	ldr	r1, [r3, #4]
    1d6a:	689a      	ldr	r2, [r3, #8]
    1d6c:	68db      	ldr	r3, [r3, #12]
    1d6e:	4c31      	ldr	r4, [pc, #196]	; (1e34 <sim808_init+0x11c>)
    1d70:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    1d72:	20fa      	movs	r0, #250	; 0xfa
    1d74:	0040      	lsls	r0, r0, #1
    1d76:	4b30      	ldr	r3, [pc, #192]	; (1e38 <sim808_init+0x120>)
    1d78:	4798      	blx	r3
    1d7a:	2800      	cmp	r0, #0
    1d7c:	d10a      	bne.n	1d94 <sim808_init+0x7c>
		//Enable the module if turned off:
		delay_ms(400);
    1d7e:	20c8      	movs	r0, #200	; 0xc8
    1d80:	0040      	lsls	r0, r0, #1
    1d82:	4e2e      	ldr	r6, [pc, #184]	; (1e3c <sim808_init+0x124>)
    1d84:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1d86:	4c20      	ldr	r4, [pc, #128]	; (1e08 <sim808_init+0xf0>)
    1d88:	2580      	movs	r5, #128	; 0x80
    1d8a:	052d      	lsls	r5, r5, #20
    1d8c:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(10000);
    1d8e:	482c      	ldr	r0, [pc, #176]	; (1e40 <sim808_init+0x128>)
    1d90:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1d92:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    1d94:	4c21      	ldr	r4, [pc, #132]	; (1e1c <sim808_init+0x104>)
    1d96:	2531      	movs	r5, #49	; 0x31
    1d98:	5d63      	ldrb	r3, [r4, r5]
    1d9a:	2202      	movs	r2, #2
    1d9c:	4393      	bics	r3, r2
    1d9e:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    1da0:	4b28      	ldr	r3, [pc, #160]	; (1e44 <sim808_init+0x12c>)
    1da2:	6818      	ldr	r0, [r3, #0]
    1da4:	6859      	ldr	r1, [r3, #4]
    1da6:	689a      	ldr	r2, [r3, #8]
    1da8:	68db      	ldr	r3, [r3, #12]
    1daa:	4e22      	ldr	r6, [pc, #136]	; (1e34 <sim808_init+0x11c>)
    1dac:	47b0      	blx	r6
		delay_ms(400);
    1dae:	20c8      	movs	r0, #200	; 0xc8
    1db0:	0040      	lsls	r0, r0, #1
    1db2:	4b22      	ldr	r3, [pc, #136]	; (1e3c <sim808_init+0x124>)
    1db4:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1db6:	4b24      	ldr	r3, [pc, #144]	; (1e48 <sim808_init+0x130>)
    1db8:	6818      	ldr	r0, [r3, #0]
    1dba:	6859      	ldr	r1, [r3, #4]
    1dbc:	689a      	ldr	r2, [r3, #8]
    1dbe:	68db      	ldr	r3, [r3, #12]
    1dc0:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1dc2:	5d62      	ldrb	r2, [r4, r5]
    1dc4:	2302      	movs	r3, #2
    1dc6:	4313      	orrs	r3, r2
    1dc8:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1dca:	1c20      	adds	r0, r4, #0
    1dcc:	4916      	ldr	r1, [pc, #88]	; (1e28 <sim808_init+0x110>)
    1dce:	2201      	movs	r2, #1
    1dd0:	4b16      	ldr	r3, [pc, #88]	; (1e2c <sim808_init+0x114>)
    1dd2:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1dd4:	25fa      	movs	r5, #250	; 0xfa
    1dd6:	006d      	lsls	r5, r5, #1
    1dd8:	1c28      	adds	r0, r5, #0
    1dda:	4c17      	ldr	r4, [pc, #92]	; (1e38 <sim808_init+0x120>)
    1ddc:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1dde:	4b1b      	ldr	r3, [pc, #108]	; (1e4c <sim808_init+0x134>)
    1de0:	6818      	ldr	r0, [r3, #0]
    1de2:	6859      	ldr	r1, [r3, #4]
    1de4:	689a      	ldr	r2, [r3, #8]
    1de6:	68db      	ldr	r3, [r3, #12]
    1de8:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1dea:	1c28      	adds	r0, r5, #0
    1dec:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1dee:	4d18      	ldr	r5, [pc, #96]	; (1e50 <sim808_init+0x138>)
		connection = sim808_connect();	
    1df0:	4c18      	ldr	r4, [pc, #96]	; (1e54 <sim808_init+0x13c>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    1df2:	47a8      	blx	r5
		connection = sim808_connect();	
    1df4:	47a0      	blx	r4
	} while(connection == 0);
    1df6:	2800      	cmp	r0, #0
    1df8:	d0fb      	beq.n	1df2 <sim808_init+0xda>
}
    1dfa:	bd70      	pop	{r4, r5, r6, pc}
    1dfc:	200006bc 	.word	0x200006bc
    1e00:	20002864 	.word	0x20002864
    1e04:	00002545 	.word	0x00002545
    1e08:	41004400 	.word	0x41004400
    1e0c:	00001b11 	.word	0x00001b11
    1e10:	00001c1d 	.word	0x00001c1d
    1e14:	00001c45 	.word	0x00001c45
    1e18:	20000108 	.word	0x20000108
    1e1c:	20002894 	.word	0x20002894
    1e20:	000016f9 	.word	0x000016f9
    1e24:	00003505 	.word	0x00003505
    1e28:	20000264 	.word	0x20000264
    1e2c:	0000351d 	.word	0x0000351d
    1e30:	20000ae4 	.word	0x20000ae4
    1e34:	000017a5 	.word	0x000017a5
    1e38:	00001889 	.word	0x00001889
    1e3c:	00001f7d 	.word	0x00001f7d
    1e40:	00002710 	.word	0x00002710
    1e44:	200006c0 	.word	0x200006c0
    1e48:	20000234 	.word	0x20000234
    1e4c:	200006ac 	.word	0x200006ac
    1e50:	00001941 	.word	0x00001941
    1e54:	00001a99 	.word	0x00001a99

00001e58 <ssd1306_clear_buffer>:
 *  Author: jiut0001
 */ 

#include "spi_display.h"

void ssd1306_clear_buffer() {
    1e58:	b510      	push	{r4, lr}
    1e5a:	b082      	sub	sp, #8
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
    1e5c:	2300      	movs	r3, #0
    1e5e:	9300      	str	r3, [sp, #0]
    1e60:	2000      	movs	r0, #0
    1e62:	2100      	movs	r1, #0
    1e64:	2280      	movs	r2, #128	; 0x80
    1e66:	2340      	movs	r3, #64	; 0x40
    1e68:	4c01      	ldr	r4, [pc, #4]	; (1e70 <ssd1306_clear_buffer+0x18>)
    1e6a:	47a0      	blx	r4
    1e6c:	b002      	add	sp, #8
    1e6e:	bd10      	pop	{r4, pc}
    1e70:	0000082d 	.word	0x0000082d

00001e74 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1e74:	b510      	push	{r4, lr}
    1e76:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1e78:	aa01      	add	r2, sp, #4
    1e7a:	2300      	movs	r3, #0
    1e7c:	2100      	movs	r1, #0
    1e7e:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1e80:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1e82:	2400      	movs	r4, #0
    1e84:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1e86:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1e88:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1e8a:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1e8c:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1e8e:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1e90:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1e92:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1e94:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1e96:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1e98:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1e9a:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1e9c:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1e9e:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1ea0:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    1ea2:	2304      	movs	r3, #4
    1ea4:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    1ea6:	23a0      	movs	r3, #160	; 0xa0
    1ea8:	00db      	lsls	r3, r3, #3
    1eaa:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1eac:	232a      	movs	r3, #42	; 0x2a
    1eae:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    1eb0:	2329      	movs	r3, #41	; 0x29
    1eb2:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1eb4:	2328      	movs	r3, #40	; 0x28
    1eb6:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    1eb8:	4c07      	ldr	r4, [pc, #28]	; (1ed8 <configure_tc_bg+0x64>)
    1eba:	1c20      	adds	r0, r4, #0
    1ebc:	4907      	ldr	r1, [pc, #28]	; (1edc <configure_tc_bg+0x68>)
    1ebe:	4b08      	ldr	r3, [pc, #32]	; (1ee0 <configure_tc_bg+0x6c>)
    1ec0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ec2:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ec4:	217f      	movs	r1, #127	; 0x7f
    1ec6:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1ec8:	438b      	bics	r3, r1
    1eca:	d1fc      	bne.n	1ec6 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1ecc:	8811      	ldrh	r1, [r2, #0]
    1ece:	2302      	movs	r3, #2
    1ed0:	430b      	orrs	r3, r1
    1ed2:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1ed4:	b00e      	add	sp, #56	; 0x38
    1ed6:	bd10      	pop	{r4, pc}
    1ed8:	20002954 	.word	0x20002954
    1edc:	42002c00 	.word	0x42002c00
    1ee0:	00003d9d 	.word	0x00003d9d

00001ee4 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    1ee4:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    1ee6:	20ff      	movs	r0, #255	; 0xff
    1ee8:	4b01      	ldr	r3, [pc, #4]	; (1ef0 <configure_tc+0xc>)
    1eea:	4798      	blx	r3
}
    1eec:	bd08      	pop	{r3, pc}
    1eee:	46c0      	nop			; (mov r8, r8)
    1ef0:	00001e75 	.word	0x00001e75

00001ef4 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1ef4:	b510      	push	{r4, lr}
    1ef6:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    1ef8:	4c0c      	ldr	r4, [pc, #48]	; (1f2c <configure_tc_callbacks+0x38>)
    1efa:	1c20      	adds	r0, r4, #0
    1efc:	2200      	movs	r2, #0
    1efe:	4b0c      	ldr	r3, [pc, #48]	; (1f30 <configure_tc_callbacks+0x3c>)
    1f00:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1f02:	6820      	ldr	r0, [r4, #0]
    1f04:	4b0b      	ldr	r3, [pc, #44]	; (1f34 <configure_tc_callbacks+0x40>)
    1f06:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1f08:	4b0b      	ldr	r3, [pc, #44]	; (1f38 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1f0a:	5c1b      	ldrb	r3, [r3, r0]
    1f0c:	211f      	movs	r1, #31
    1f0e:	4019      	ands	r1, r3
    1f10:	2301      	movs	r3, #1
    1f12:	1c1a      	adds	r2, r3, #0
    1f14:	408a      	lsls	r2, r1
    1f16:	1c11      	adds	r1, r2, #0
    1f18:	4a08      	ldr	r2, [pc, #32]	; (1f3c <configure_tc_callbacks+0x48>)
    1f1a:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1f1c:	7e61      	ldrb	r1, [r4, #25]
    1f1e:	2201      	movs	r2, #1
    1f20:	430a      	orrs	r2, r1
    1f22:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1f24:	6822      	ldr	r2, [r4, #0]
    1f26:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    1f28:	bd10      	pop	{r4, pc}
    1f2a:	46c0      	nop			; (mov r8, r8)
    1f2c:	20002954 	.word	0x20002954
    1f30:	00004011 	.word	0x00004011
    1f34:	00003d65 	.word	0x00003d65
    1f38:	0000c2a8 	.word	0x0000c2a8
    1f3c:	e000e100 	.word	0xe000e100

00001f40 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1f40:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1f42:	2000      	movs	r0, #0
    1f44:	4b08      	ldr	r3, [pc, #32]	; (1f68 <delay_init+0x28>)
    1f46:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1f48:	4c08      	ldr	r4, [pc, #32]	; (1f6c <delay_init+0x2c>)
    1f4a:	21fa      	movs	r1, #250	; 0xfa
    1f4c:	0089      	lsls	r1, r1, #2
    1f4e:	47a0      	blx	r4
    1f50:	4b07      	ldr	r3, [pc, #28]	; (1f70 <delay_init+0x30>)
    1f52:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1f54:	21fa      	movs	r1, #250	; 0xfa
    1f56:	0089      	lsls	r1, r1, #2
    1f58:	47a0      	blx	r4
    1f5a:	4b06      	ldr	r3, [pc, #24]	; (1f74 <delay_init+0x34>)
    1f5c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1f5e:	2205      	movs	r2, #5
    1f60:	4b05      	ldr	r3, [pc, #20]	; (1f78 <delay_init+0x38>)
    1f62:	601a      	str	r2, [r3, #0]
}
    1f64:	bd10      	pop	{r4, pc}
    1f66:	46c0      	nop			; (mov r8, r8)
    1f68:	00003b15 	.word	0x00003b15
    1f6c:	000082b9 	.word	0x000082b9
    1f70:	20000104 	.word	0x20000104
    1f74:	20000100 	.word	0x20000100
    1f78:	e000e010 	.word	0xe000e010

00001f7c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1f7c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1f7e:	4b08      	ldr	r3, [pc, #32]	; (1fa0 <delay_cycles_ms+0x24>)
    1f80:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1f82:	4a08      	ldr	r2, [pc, #32]	; (1fa4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1f84:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1f86:	2180      	movs	r1, #128	; 0x80
    1f88:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1f8a:	e006      	b.n	1f9a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1f8c:	2c00      	cmp	r4, #0
    1f8e:	d004      	beq.n	1f9a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    1f90:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1f92:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1f94:	6813      	ldr	r3, [r2, #0]
    1f96:	420b      	tst	r3, r1
    1f98:	d0fc      	beq.n	1f94 <delay_cycles_ms+0x18>
    1f9a:	3801      	subs	r0, #1
    1f9c:	d2f6      	bcs.n	1f8c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    1f9e:	bd30      	pop	{r4, r5, pc}
    1fa0:	20000104 	.word	0x20000104
    1fa4:	e000e010 	.word	0xe000e010

00001fa8 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1fa8:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1faa:	2200      	movs	r2, #0
    1fac:	2300      	movs	r3, #0
    1fae:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    1fb0:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    1fb2:	2100      	movs	r1, #0
    1fb4:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1fb6:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1fb8:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1fba:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1fbc:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    1fbe:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    1fc0:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    1fc2:	24c0      	movs	r4, #192	; 0xc0
    1fc4:	0164      	lsls	r4, r4, #5
    1fc6:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1fc8:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1fca:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1fcc:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    1fce:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    1fd0:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    1fd2:	242a      	movs	r4, #42	; 0x2a
    1fd4:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    1fd6:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    1fd8:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    1fda:	2424      	movs	r4, #36	; 0x24
    1fdc:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    1fde:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    1fe0:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    1fe2:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    1fe4:	232b      	movs	r3, #43	; 0x2b
    1fe6:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    1fe8:	232c      	movs	r3, #44	; 0x2c
    1fea:	54c1      	strb	r1, [r0, r3]
}
    1fec:	bd10      	pop	{r4, pc}
    1fee:	46c0      	nop			; (mov r8, r8)

00001ff0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    1ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ff2:	465f      	mov	r7, fp
    1ff4:	4656      	mov	r6, sl
    1ff6:	464d      	mov	r5, r9
    1ff8:	4644      	mov	r4, r8
    1ffa:	b4f0      	push	{r4, r5, r6, r7}
    1ffc:	b099      	sub	sp, #100	; 0x64
    1ffe:	1c06      	adds	r6, r0, #0
    2000:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    2002:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2004:	4bbc      	ldr	r3, [pc, #752]	; (22f8 <STACK_SIZE+0x2f8>)
    2006:	6a18      	ldr	r0, [r3, #32]
    2008:	2280      	movs	r2, #128	; 0x80
    200a:	0252      	lsls	r2, r2, #9
    200c:	4302      	orrs	r2, r0
    200e:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2010:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2012:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    2014:	07da      	lsls	r2, r3, #31
    2016:	d500      	bpl.n	201a <STACK_SIZE+0x1a>
    2018:	e1f6      	b.n	2408 <STACK_SIZE+0x408>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    201a:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    201c:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    201e:	0799      	lsls	r1, r3, #30
    2020:	d500      	bpl.n	2024 <STACK_SIZE+0x24>
    2022:	e1f1      	b.n	2408 <STACK_SIZE+0x408>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    2024:	7863      	ldrb	r3, [r4, #1]
    2026:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    2028:	2b00      	cmp	r3, #0
    202a:	d000      	beq.n	202e <STACK_SIZE+0x2e>
    202c:	e1dc      	b.n	23e8 <STACK_SIZE+0x3e8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    202e:	4bb3      	ldr	r3, [pc, #716]	; (22fc <STACK_SIZE+0x2fc>)
    2030:	6c19      	ldr	r1, [r3, #64]	; 0x40
    2032:	2204      	movs	r2, #4
    2034:	430a      	orrs	r2, r1
    2036:	641a      	str	r2, [r3, #64]	; 0x40
    2038:	e1d6      	b.n	23e8 <STACK_SIZE+0x3e8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    203a:	7d23      	ldrb	r3, [r4, #20]
    203c:	2b00      	cmp	r3, #0
    203e:	d102      	bne.n	2046 <STACK_SIZE+0x46>
			!config->freerunning) {
		module_inst->software_trigger = true;
    2040:	2301      	movs	r3, #1
    2042:	7773      	strb	r3, [r6, #29]
    2044:	e001      	b.n	204a <STACK_SIZE+0x4a>
	} else {
		module_inst->software_trigger = false;
    2046:	2300      	movs	r3, #0
    2048:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    204a:	6832      	ldr	r2, [r6, #0]
    204c:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    204e:	7823      	ldrb	r3, [r4, #0]
    2050:	4668      	mov	r0, sp
    2052:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    2054:	201e      	movs	r0, #30
    2056:	a902      	add	r1, sp, #8
    2058:	4ba9      	ldr	r3, [pc, #676]	; (2300 <STACK_SIZE+0x300>)
    205a:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    205c:	201e      	movs	r0, #30
    205e:	4ba9      	ldr	r3, [pc, #676]	; (2304 <STACK_SIZE+0x304>)
    2060:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    2062:	232c      	movs	r3, #44	; 0x2c
    2064:	5ce3      	ldrb	r3, [r4, r3]
    2066:	2b00      	cmp	r3, #0
    2068:	d042      	beq.n	20f0 <STACK_SIZE+0xf0>
		uint8_t offset = config->pin_scan.offset_start_scan;
    206a:	222b      	movs	r2, #43	; 0x2b
    206c:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    206e:	7b21      	ldrb	r1, [r4, #12]
    2070:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    2072:	194a      	adds	r2, r1, r5
    2074:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    2076:	18d3      	adds	r3, r2, r3
    2078:	b2db      	uxtb	r3, r3
    207a:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    207c:	429a      	cmp	r2, r3
    207e:	d221      	bcs.n	20c4 <STACK_SIZE+0xc4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2080:	4aa1      	ldr	r2, [pc, #644]	; (2308 <STACK_SIZE+0x308>)
    2082:	4693      	mov	fp, r2
    2084:	4ba1      	ldr	r3, [pc, #644]	; (230c <STACK_SIZE+0x30c>)
    2086:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    2088:	270f      	movs	r7, #15
    208a:	402f      	ands	r7, r5
    208c:	7b23      	ldrb	r3, [r4, #12]
    208e:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    2090:	a804      	add	r0, sp, #16
    2092:	4659      	mov	r1, fp
    2094:	2250      	movs	r2, #80	; 0x50
    2096:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2098:	2f13      	cmp	r7, #19
    209a:	d80c      	bhi.n	20b6 <STACK_SIZE+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    209c:	00bf      	lsls	r7, r7, #2
    209e:	ab04      	add	r3, sp, #16
    20a0:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    20a2:	a903      	add	r1, sp, #12
    20a4:	2300      	movs	r3, #0
    20a6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    20a8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    20aa:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    20ac:	2301      	movs	r3, #1
    20ae:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    20b0:	b2c0      	uxtb	r0, r0
    20b2:	4a97      	ldr	r2, [pc, #604]	; (2310 <STACK_SIZE+0x310>)
    20b4:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    20b6:	3501      	adds	r5, #1
    20b8:	b2ed      	uxtb	r5, r5
    20ba:	4640      	mov	r0, r8
    20bc:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    20be:	b2db      	uxtb	r3, r3
    20c0:	454b      	cmp	r3, r9
    20c2:	d3e1      	bcc.n	2088 <STACK_SIZE+0x88>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    20c4:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    20c6:	a804      	add	r0, sp, #16
    20c8:	498f      	ldr	r1, [pc, #572]	; (2308 <STACK_SIZE+0x308>)
    20ca:	2250      	movs	r2, #80	; 0x50
    20cc:	4b8f      	ldr	r3, [pc, #572]	; (230c <STACK_SIZE+0x30c>)
    20ce:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    20d0:	2d13      	cmp	r5, #19
    20d2:	d837      	bhi.n	2144 <STACK_SIZE+0x144>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    20d4:	00ad      	lsls	r5, r5, #2
    20d6:	ab04      	add	r3, sp, #16
    20d8:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    20da:	a903      	add	r1, sp, #12
    20dc:	2300      	movs	r3, #0
    20de:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    20e0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    20e2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    20e4:	2301      	movs	r3, #1
    20e6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    20e8:	b2c0      	uxtb	r0, r0
    20ea:	4b89      	ldr	r3, [pc, #548]	; (2310 <STACK_SIZE+0x310>)
    20ec:	4798      	blx	r3
    20ee:	e029      	b.n	2144 <STACK_SIZE+0x144>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    20f0:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    20f2:	a804      	add	r0, sp, #16
    20f4:	4984      	ldr	r1, [pc, #528]	; (2308 <STACK_SIZE+0x308>)
    20f6:	2250      	movs	r2, #80	; 0x50
    20f8:	4b84      	ldr	r3, [pc, #528]	; (230c <STACK_SIZE+0x30c>)
    20fa:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    20fc:	2d13      	cmp	r5, #19
    20fe:	d80c      	bhi.n	211a <STACK_SIZE+0x11a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    2100:	00ad      	lsls	r5, r5, #2
    2102:	ab04      	add	r3, sp, #16
    2104:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2106:	a903      	add	r1, sp, #12
    2108:	2300      	movs	r3, #0
    210a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    210c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    210e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    2110:	2301      	movs	r3, #1
    2112:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    2114:	b2c0      	uxtb	r0, r0
    2116:	4b7e      	ldr	r3, [pc, #504]	; (2310 <STACK_SIZE+0x310>)
    2118:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    211a:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    211c:	a804      	add	r0, sp, #16
    211e:	497a      	ldr	r1, [pc, #488]	; (2308 <STACK_SIZE+0x308>)
    2120:	2250      	movs	r2, #80	; 0x50
    2122:	4b7a      	ldr	r3, [pc, #488]	; (230c <STACK_SIZE+0x30c>)
    2124:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    2126:	2d13      	cmp	r5, #19
    2128:	d80c      	bhi.n	2144 <STACK_SIZE+0x144>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    212a:	00ad      	lsls	r5, r5, #2
    212c:	ab04      	add	r3, sp, #16
    212e:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2130:	a903      	add	r1, sp, #12
    2132:	2300      	movs	r3, #0
    2134:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2136:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2138:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    213a:	2301      	movs	r3, #1
    213c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    213e:	b2c0      	uxtb	r0, r0
    2140:	4b73      	ldr	r3, [pc, #460]	; (2310 <STACK_SIZE+0x310>)
    2142:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    2144:	7d63      	ldrb	r3, [r4, #21]
    2146:	009b      	lsls	r3, r3, #2
    2148:	b2db      	uxtb	r3, r3
    214a:	9901      	ldr	r1, [sp, #4]
    214c:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    214e:	7da3      	ldrb	r3, [r4, #22]
    2150:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    2152:	7862      	ldrb	r2, [r4, #1]
    2154:	4313      	orrs	r3, r2
    2156:	b2db      	uxtb	r3, r3
    2158:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    215a:	7923      	ldrb	r3, [r4, #4]
    215c:	2b34      	cmp	r3, #52	; 0x34
    215e:	d900      	bls.n	2162 <STACK_SIZE+0x162>
    2160:	e140      	b.n	23e4 <STACK_SIZE+0x3e4>
    2162:	009b      	lsls	r3, r3, #2
    2164:	4a6b      	ldr	r2, [pc, #428]	; (2314 <STACK_SIZE+0x314>)
    2166:	58d3      	ldr	r3, [r2, r3]
    2168:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    216a:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    216c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    216e:	2301      	movs	r3, #1
    2170:	e01a      	b.n	21a8 <STACK_SIZE+0x1a8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    2172:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    2174:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2176:	2510      	movs	r5, #16
    2178:	e016      	b.n	21a8 <STACK_SIZE+0x1a8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    217a:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    217c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    217e:	2301      	movs	r3, #1
    2180:	e012      	b.n	21a8 <STACK_SIZE+0x1a8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    2182:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    2184:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    2186:	2300      	movs	r3, #0
    2188:	e00e      	b.n	21a8 <STACK_SIZE+0x1a8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    218a:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    218c:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    218e:	2300      	movs	r3, #0
    2190:	e00a      	b.n	21a8 <STACK_SIZE+0x1a8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    2192:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    2194:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    2196:	2300      	movs	r3, #0
    2198:	e006      	b.n	21a8 <STACK_SIZE+0x1a8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    219a:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    219c:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    219e:	2300      	movs	r3, #0
    21a0:	e002      	b.n	21a8 <STACK_SIZE+0x1a8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    21a2:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    21a4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    21a6:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    21a8:	011b      	lsls	r3, r3, #4
    21aa:	2170      	movs	r1, #112	; 0x70
    21ac:	400b      	ands	r3, r1
    21ae:	4313      	orrs	r3, r2
    21b0:	9a01      	ldr	r2, [sp, #4]
    21b2:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    21b4:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    21b6:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    21b8:	2b3f      	cmp	r3, #63	; 0x3f
    21ba:	d900      	bls.n	21be <STACK_SIZE+0x1be>
    21bc:	e124      	b.n	2408 <STACK_SIZE+0x408>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    21be:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    21c0:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    21c2:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    21c4:	b25b      	sxtb	r3, r3
    21c6:	2b00      	cmp	r3, #0
    21c8:	dbfb      	blt.n	21c2 <STACK_SIZE+0x1c2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    21ca:	7ce2      	ldrb	r2, [r4, #19]
    21cc:	8863      	ldrh	r3, [r4, #2]
    21ce:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    21d0:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    21d2:	5ca2      	ldrb	r2, [r4, r2]
    21d4:	00d2      	lsls	r2, r2, #3
    21d6:	4313      	orrs	r3, r2
    21d8:	7d22      	ldrb	r2, [r4, #20]
    21da:	0092      	lsls	r2, r2, #2
    21dc:	4313      	orrs	r3, r2
    21de:	7ca2      	ldrb	r2, [r4, #18]
    21e0:	0052      	lsls	r2, r2, #1
    21e2:	4313      	orrs	r3, r2
    21e4:	432b      	orrs	r3, r5
    21e6:	9801      	ldr	r0, [sp, #4]
    21e8:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    21ea:	7e23      	ldrb	r3, [r4, #24]
    21ec:	2b00      	cmp	r3, #0
    21ee:	d101      	bne.n	21f4 <STACK_SIZE+0x1f4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    21f0:	6831      	ldr	r1, [r6, #0]
    21f2:	e097      	b.n	2324 <STACK_SIZE+0x324>
		switch (resolution) {
    21f4:	2d10      	cmp	r5, #16
    21f6:	d05f      	beq.n	22b8 <STACK_SIZE+0x2b8>
    21f8:	d802      	bhi.n	2200 <STACK_SIZE+0x200>
    21fa:	2d00      	cmp	r5, #0
    21fc:	d03c      	beq.n	2278 <STACK_SIZE+0x278>
    21fe:	e7f7      	b.n	21f0 <STACK_SIZE+0x1f0>
    2200:	2d20      	cmp	r5, #32
    2202:	d019      	beq.n	2238 <STACK_SIZE+0x238>
    2204:	2d30      	cmp	r5, #48	; 0x30
    2206:	d1f3      	bne.n	21f0 <STACK_SIZE+0x1f0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2208:	7ce2      	ldrb	r2, [r4, #19]
    220a:	2a00      	cmp	r2, #0
    220c:	d00a      	beq.n	2224 <STACK_SIZE+0x224>
					(config->window.window_lower_value > 127 ||
    220e:	69e2      	ldr	r2, [r4, #28]
    2210:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2212:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    2214:	2aff      	cmp	r2, #255	; 0xff
    2216:	d900      	bls.n	221a <STACK_SIZE+0x21a>
    2218:	e0f6      	b.n	2408 <STACK_SIZE+0x408>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    221a:	6a22      	ldr	r2, [r4, #32]
    221c:	3280      	adds	r2, #128	; 0x80
    221e:	2aff      	cmp	r2, #255	; 0xff
    2220:	d900      	bls.n	2224 <STACK_SIZE+0x224>
    2222:	e0f1      	b.n	2408 <STACK_SIZE+0x408>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2224:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    2226:	69e1      	ldr	r1, [r4, #28]
    2228:	29ff      	cmp	r1, #255	; 0xff
    222a:	dd00      	ble.n	222e <STACK_SIZE+0x22e>
    222c:	e0ec      	b.n	2408 <STACK_SIZE+0x408>
    222e:	6a22      	ldr	r2, [r4, #32]
    2230:	2aff      	cmp	r2, #255	; 0xff
    2232:	dd00      	ble.n	2236 <STACK_SIZE+0x236>
    2234:	e0e8      	b.n	2408 <STACK_SIZE+0x408>
    2236:	e7db      	b.n	21f0 <STACK_SIZE+0x1f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2238:	7ce2      	ldrb	r2, [r4, #19]
    223a:	2a00      	cmp	r2, #0
    223c:	d011      	beq.n	2262 <STACK_SIZE+0x262>
					(config->window.window_lower_value > 511 ||
    223e:	69e0      	ldr	r0, [r4, #28]
    2240:	2280      	movs	r2, #128	; 0x80
    2242:	0092      	lsls	r2, r2, #2
    2244:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2246:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    2248:	4a33      	ldr	r2, [pc, #204]	; (2318 <STACK_SIZE+0x318>)
    224a:	4291      	cmp	r1, r2
    224c:	d900      	bls.n	2250 <STACK_SIZE+0x250>
    224e:	e0db      	b.n	2408 <STACK_SIZE+0x408>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    2250:	6a20      	ldr	r0, [r4, #32]
    2252:	2280      	movs	r2, #128	; 0x80
    2254:	0092      	lsls	r2, r2, #2
    2256:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2258:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    225a:	4a2f      	ldr	r2, [pc, #188]	; (2318 <STACK_SIZE+0x318>)
    225c:	4291      	cmp	r1, r2
    225e:	d900      	bls.n	2262 <STACK_SIZE+0x262>
    2260:	e0d2      	b.n	2408 <STACK_SIZE+0x408>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2262:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    2264:	4a2c      	ldr	r2, [pc, #176]	; (2318 <STACK_SIZE+0x318>)
    2266:	69e1      	ldr	r1, [r4, #28]
    2268:	4291      	cmp	r1, r2
    226a:	dd00      	ble.n	226e <STACK_SIZE+0x26e>
    226c:	e0cc      	b.n	2408 <STACK_SIZE+0x408>
    226e:	6a21      	ldr	r1, [r4, #32]
    2270:	4291      	cmp	r1, r2
    2272:	dd00      	ble.n	2276 <STACK_SIZE+0x276>
    2274:	e0c8      	b.n	2408 <STACK_SIZE+0x408>
    2276:	e7bb      	b.n	21f0 <STACK_SIZE+0x1f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2278:	7ce2      	ldrb	r2, [r4, #19]
    227a:	2a00      	cmp	r2, #0
    227c:	d011      	beq.n	22a2 <STACK_SIZE+0x2a2>
					(config->window.window_lower_value > 2047 ||
    227e:	69e2      	ldr	r2, [r4, #28]
    2280:	2080      	movs	r0, #128	; 0x80
    2282:	0100      	lsls	r0, r0, #4
    2284:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2286:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    2288:	4a24      	ldr	r2, [pc, #144]	; (231c <STACK_SIZE+0x31c>)
    228a:	4291      	cmp	r1, r2
    228c:	d900      	bls.n	2290 <STACK_SIZE+0x290>
    228e:	e0bb      	b.n	2408 <STACK_SIZE+0x408>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    2290:	6a22      	ldr	r2, [r4, #32]
    2292:	2080      	movs	r0, #128	; 0x80
    2294:	0100      	lsls	r0, r0, #4
    2296:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    2298:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    229a:	4a20      	ldr	r2, [pc, #128]	; (231c <STACK_SIZE+0x31c>)
    229c:	4291      	cmp	r1, r2
    229e:	d900      	bls.n	22a2 <STACK_SIZE+0x2a2>
    22a0:	e0b2      	b.n	2408 <STACK_SIZE+0x408>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    22a2:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    22a4:	4a1d      	ldr	r2, [pc, #116]	; (231c <STACK_SIZE+0x31c>)
    22a6:	69e1      	ldr	r1, [r4, #28]
    22a8:	4291      	cmp	r1, r2
    22aa:	dd00      	ble.n	22ae <STACK_SIZE+0x2ae>
    22ac:	e0ac      	b.n	2408 <STACK_SIZE+0x408>
    22ae:	6a21      	ldr	r1, [r4, #32]
    22b0:	4291      	cmp	r1, r2
    22b2:	dd00      	ble.n	22b6 <STACK_SIZE+0x2b6>
    22b4:	e0a8      	b.n	2408 <STACK_SIZE+0x408>
    22b6:	e79b      	b.n	21f0 <STACK_SIZE+0x1f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    22b8:	7ce2      	ldrb	r2, [r4, #19]
    22ba:	2a00      	cmp	r2, #0
    22bc:	d011      	beq.n	22e2 <STACK_SIZE+0x2e2>
					(config->window.window_lower_value > 32767 ||
    22be:	69e2      	ldr	r2, [r4, #28]
    22c0:	2080      	movs	r0, #128	; 0x80
    22c2:	0200      	lsls	r0, r0, #8
    22c4:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    22c6:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    22c8:	4a15      	ldr	r2, [pc, #84]	; (2320 <STACK_SIZE+0x320>)
    22ca:	4291      	cmp	r1, r2
    22cc:	d900      	bls.n	22d0 <STACK_SIZE+0x2d0>
    22ce:	e09b      	b.n	2408 <STACK_SIZE+0x408>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    22d0:	6a22      	ldr	r2, [r4, #32]
    22d2:	2080      	movs	r0, #128	; 0x80
    22d4:	0200      	lsls	r0, r0, #8
    22d6:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    22d8:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    22da:	4a11      	ldr	r2, [pc, #68]	; (2320 <STACK_SIZE+0x320>)
    22dc:	4291      	cmp	r1, r2
    22de:	d900      	bls.n	22e2 <STACK_SIZE+0x2e2>
    22e0:	e092      	b.n	2408 <STACK_SIZE+0x408>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    22e2:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    22e4:	4a0e      	ldr	r2, [pc, #56]	; (2320 <STACK_SIZE+0x320>)
    22e6:	69e1      	ldr	r1, [r4, #28]
    22e8:	4291      	cmp	r1, r2
    22ea:	dd00      	ble.n	22ee <STACK_SIZE+0x2ee>
    22ec:	e08c      	b.n	2408 <STACK_SIZE+0x408>
    22ee:	6a21      	ldr	r1, [r4, #32]
    22f0:	4291      	cmp	r1, r2
    22f2:	dd00      	ble.n	22f6 <STACK_SIZE+0x2f6>
    22f4:	e088      	b.n	2408 <STACK_SIZE+0x408>
    22f6:	e77b      	b.n	21f0 <STACK_SIZE+0x1f0>
    22f8:	40000400 	.word	0x40000400
    22fc:	40000800 	.word	0x40000800
    2300:	00003c2d 	.word	0x00003c2d
    2304:	00003ba1 	.word	0x00003ba1
    2308:	0000c380 	.word	0x0000c380
    230c:	0000445d 	.word	0x0000445d
    2310:	00003d09 	.word	0x00003d09
    2314:	0000c2ac 	.word	0x0000c2ac
    2318:	000003ff 	.word	0x000003ff
    231c:	00000fff 	.word	0x00000fff
    2320:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2324:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    2326:	b252      	sxtb	r2, r2
    2328:	2a00      	cmp	r2, #0
    232a:	dbfb      	blt.n	2324 <STACK_SIZE+0x324>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    232c:	9a01      	ldr	r2, [sp, #4]
    232e:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2330:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2332:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2334:	b25b      	sxtb	r3, r3
    2336:	2b00      	cmp	r3, #0
    2338:	dbfb      	blt.n	2332 <STACK_SIZE+0x332>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    233a:	8ba3      	ldrh	r3, [r4, #28]
    233c:	9801      	ldr	r0, [sp, #4]
    233e:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2340:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2342:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    2344:	b25b      	sxtb	r3, r3
    2346:	2b00      	cmp	r3, #0
    2348:	dbfb      	blt.n	2342 <STACK_SIZE+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    234a:	8c23      	ldrh	r3, [r4, #32]
    234c:	9901      	ldr	r1, [sp, #4]
    234e:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    2350:	232c      	movs	r3, #44	; 0x2c
    2352:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    2354:	2b00      	cmp	r3, #0
    2356:	d004      	beq.n	2362 <STACK_SIZE+0x362>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    2358:	3b01      	subs	r3, #1
    235a:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    235c:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    235e:	2b0f      	cmp	r3, #15
    2360:	d852      	bhi.n	2408 <STACK_SIZE+0x408>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    2362:	222b      	movs	r2, #43	; 0x2b
    2364:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    2366:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    2368:	2a0f      	cmp	r2, #15
    236a:	d84d      	bhi.n	2408 <STACK_SIZE+0x408>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    236c:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    236e:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    2370:	b240      	sxtb	r0, r0
    2372:	2800      	cmp	r0, #0
    2374:	dbfb      	blt.n	236e <STACK_SIZE+0x36e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    2376:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2378:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    237a:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    237c:	68a0      	ldr	r0, [r4, #8]
    237e:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    2380:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    2382:	430a      	orrs	r2, r1
    2384:	041b      	lsls	r3, r3, #16
			config->negative_input |
    2386:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    2388:	9901      	ldr	r1, [sp, #4]
    238a:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    238c:	232a      	movs	r3, #42	; 0x2a
    238e:	5ce3      	ldrb	r3, [r4, r3]
    2390:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    2392:	230f      	movs	r3, #15
    2394:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    2396:	2324      	movs	r3, #36	; 0x24
    2398:	5ce3      	ldrb	r3, [r4, r3]
    239a:	2b00      	cmp	r3, #0
    239c:	d010      	beq.n	23c0 <STACK_SIZE+0x3c0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    239e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    23a0:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    23a2:	4a1d      	ldr	r2, [pc, #116]	; (2418 <STACK_SIZE+0x418>)
    23a4:	4293      	cmp	r3, r2
    23a6:	d82f      	bhi.n	2408 <STACK_SIZE+0x408>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    23a8:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    23aa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    23ac:	2080      	movs	r0, #128	; 0x80
    23ae:	0100      	lsls	r0, r0, #4
    23b0:	1819      	adds	r1, r3, r0
    23b2:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    23b4:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    23b6:	4a18      	ldr	r2, [pc, #96]	; (2418 <STACK_SIZE+0x418>)
    23b8:	4291      	cmp	r1, r2
    23ba:	d825      	bhi.n	2408 <STACK_SIZE+0x408>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    23bc:	9901      	ldr	r1, [sp, #4]
    23be:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    23c0:	4b16      	ldr	r3, [pc, #88]	; (241c <STACK_SIZE+0x41c>)
    23c2:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    23c4:	0152      	lsls	r2, r2, #5
    23c6:	23e0      	movs	r3, #224	; 0xe0
    23c8:	00db      	lsls	r3, r3, #3
    23ca:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    23cc:	4b14      	ldr	r3, [pc, #80]	; (2420 <STACK_SIZE+0x420>)
    23ce:	6858      	ldr	r0, [r3, #4]
    23d0:	0141      	lsls	r1, r0, #5
    23d2:	681b      	ldr	r3, [r3, #0]
    23d4:	0edb      	lsrs	r3, r3, #27
    23d6:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    23d8:	b2db      	uxtb	r3, r3
    23da:	4313      	orrs	r3, r2
    23dc:	9901      	ldr	r1, [sp, #4]
    23de:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    23e0:	2000      	movs	r0, #0
    23e2:	e011      	b.n	2408 <STACK_SIZE+0x408>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    23e4:	2017      	movs	r0, #23
    23e6:	e00f      	b.n	2408 <STACK_SIZE+0x408>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    23e8:	2300      	movs	r3, #0
    23ea:	60b3      	str	r3, [r6, #8]
    23ec:	60f3      	str	r3, [r6, #12]
    23ee:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    23f0:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    23f2:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    23f4:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    23f6:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    23f8:	4b0a      	ldr	r3, [pc, #40]	; (2424 <STACK_SIZE+0x424>)
    23fa:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    23fc:	232a      	movs	r3, #42	; 0x2a
    23fe:	5ce3      	ldrb	r3, [r4, r3]
    2400:	2b00      	cmp	r3, #0
    2402:	d100      	bne.n	2406 <STACK_SIZE+0x406>
    2404:	e619      	b.n	203a <STACK_SIZE+0x3a>
    2406:	e61e      	b.n	2046 <STACK_SIZE+0x46>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    2408:	b019      	add	sp, #100	; 0x64
    240a:	bc3c      	pop	{r2, r3, r4, r5}
    240c:	4690      	mov	r8, r2
    240e:	4699      	mov	r9, r3
    2410:	46a2      	mov	sl, r4
    2412:	46ab      	mov	fp, r5
    2414:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2416:	46c0      	nop			; (mov r8, r8)
    2418:	00000fff 	.word	0x00000fff
    241c:	00806024 	.word	0x00806024
    2420:	00806020 	.word	0x00806020
    2424:	20002974 	.word	0x20002974

00002428 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    2428:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    242a:	4b2d      	ldr	r3, [pc, #180]	; (24e0 <ADC_Handler+0xb8>)
    242c:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    242e:	6823      	ldr	r3, [r4, #0]
    2430:	7e1d      	ldrb	r5, [r3, #24]
    2432:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    2434:	07e9      	lsls	r1, r5, #31
    2436:	d535      	bpl.n	24a4 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    2438:	7ee2      	ldrb	r2, [r4, #27]
    243a:	07d1      	lsls	r1, r2, #31
    243c:	d532      	bpl.n	24a4 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    243e:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    2440:	07d1      	lsls	r1, r2, #31
    2442:	d52f      	bpl.n	24a4 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    2444:	2201      	movs	r2, #1
    2446:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2448:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    244a:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    244c:	b25b      	sxtb	r3, r3
    244e:	2b00      	cmp	r3, #0
    2450:	dbfb      	blt.n	244a <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    2452:	6963      	ldr	r3, [r4, #20]
    2454:	1c99      	adds	r1, r3, #2
    2456:	6161      	str	r1, [r4, #20]
    2458:	8b52      	ldrh	r2, [r2, #26]
    245a:	b292      	uxth	r2, r2
    245c:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    245e:	8b23      	ldrh	r3, [r4, #24]
    2460:	3b01      	subs	r3, #1
    2462:	b29b      	uxth	r3, r3
    2464:	8323      	strh	r3, [r4, #24]
    2466:	2b00      	cmp	r3, #0
    2468:	d011      	beq.n	248e <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    246a:	7f63      	ldrb	r3, [r4, #29]
    246c:	2b00      	cmp	r3, #0
    246e:	d019      	beq.n	24a4 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2470:	6823      	ldr	r3, [r4, #0]
    2472:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    2474:	b252      	sxtb	r2, r2
    2476:	2a00      	cmp	r2, #0
    2478:	dbfb      	blt.n	2472 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    247a:	7b19      	ldrb	r1, [r3, #12]
    247c:	2202      	movs	r2, #2
    247e:	430a      	orrs	r2, r1
    2480:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2482:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2484:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2486:	b25b      	sxtb	r3, r3
    2488:	2b00      	cmp	r3, #0
    248a:	dbfb      	blt.n	2484 <ADC_Handler+0x5c>
    248c:	e00a      	b.n	24a4 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    248e:	7f23      	ldrb	r3, [r4, #28]
    2490:	2b05      	cmp	r3, #5
    2492:	d107      	bne.n	24a4 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    2494:	2300      	movs	r3, #0
    2496:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    2498:	2301      	movs	r3, #1
    249a:	6822      	ldr	r2, [r4, #0]
    249c:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    249e:	1c20      	adds	r0, r4, #0
    24a0:	68a3      	ldr	r3, [r4, #8]
    24a2:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    24a4:	0769      	lsls	r1, r5, #29
    24a6:	d50b      	bpl.n	24c0 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    24a8:	2304      	movs	r3, #4
    24aa:	6822      	ldr	r2, [r4, #0]
    24ac:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    24ae:	7ee3      	ldrb	r3, [r4, #27]
    24b0:	0799      	lsls	r1, r3, #30
    24b2:	d505      	bpl.n	24c0 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    24b4:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    24b6:	079a      	lsls	r2, r3, #30
    24b8:	d502      	bpl.n	24c0 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    24ba:	1c20      	adds	r0, r4, #0
    24bc:	68e3      	ldr	r3, [r4, #12]
    24be:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    24c0:	07a9      	lsls	r1, r5, #30
    24c2:	d50b      	bpl.n	24dc <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    24c4:	2302      	movs	r3, #2
    24c6:	6822      	ldr	r2, [r4, #0]
    24c8:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    24ca:	7ee3      	ldrb	r3, [r4, #27]
    24cc:	0759      	lsls	r1, r3, #29
    24ce:	d505      	bpl.n	24dc <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    24d0:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    24d2:	075a      	lsls	r2, r3, #29
    24d4:	d502      	bpl.n	24dc <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    24d6:	6923      	ldr	r3, [r4, #16]
    24d8:	1c20      	adds	r0, r4, #0
    24da:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    24dc:	bd38      	pop	{r3, r4, r5, pc}
    24de:	46c0      	nop			; (mov r8, r8)
    24e0:	20002974 	.word	0x20002974

000024e4 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    24e4:	1c93      	adds	r3, r2, #2
    24e6:	009b      	lsls	r3, r3, #2
    24e8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    24ea:	2301      	movs	r3, #1
    24ec:	4093      	lsls	r3, r2
    24ee:	1c1a      	adds	r2, r3, #0
    24f0:	7e83      	ldrb	r3, [r0, #26]
    24f2:	431a      	orrs	r2, r3
    24f4:	7682      	strb	r2, [r0, #26]
}
    24f6:	4770      	bx	lr

000024f8 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    24f8:	b510      	push	{r4, lr}
    24fa:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    24fc:	8b04      	ldrh	r4, [r0, #24]
    24fe:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    2500:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    2502:	2c00      	cmp	r4, #0
    2504:	d11d      	bne.n	2542 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    2506:	7f18      	ldrb	r0, [r3, #28]
    2508:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    250a:	2805      	cmp	r0, #5
    250c:	d019      	beq.n	2542 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    250e:	2005      	movs	r0, #5
    2510:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    2512:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    2514:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    2516:	2201      	movs	r2, #1
    2518:	6819      	ldr	r1, [r3, #0]
    251a:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    251c:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    251e:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    2520:	2a00      	cmp	r2, #0
    2522:	d00e      	beq.n	2542 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2524:	681a      	ldr	r2, [r3, #0]
    2526:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2528:	b249      	sxtb	r1, r1
    252a:	2900      	cmp	r1, #0
    252c:	dbfb      	blt.n	2526 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    252e:	7b10      	ldrb	r0, [r2, #12]
    2530:	2102      	movs	r1, #2
    2532:	4301      	orrs	r1, r0
    2534:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2536:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2538:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    253a:	b25b      	sxtb	r3, r3
    253c:	2b00      	cmp	r3, #0
    253e:	dbfb      	blt.n	2538 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    2540:	2000      	movs	r0, #0
}
    2542:	bd10      	pop	{r4, pc}

00002544 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2544:	b500      	push	{lr}
    2546:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2548:	ab01      	add	r3, sp, #4
    254a:	2280      	movs	r2, #128	; 0x80
    254c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    254e:	780a      	ldrb	r2, [r1, #0]
    2550:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2552:	784a      	ldrb	r2, [r1, #1]
    2554:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2556:	788a      	ldrb	r2, [r1, #2]
    2558:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    255a:	1c19      	adds	r1, r3, #0
    255c:	4b01      	ldr	r3, [pc, #4]	; (2564 <port_pin_set_config+0x20>)
    255e:	4798      	blx	r3
}
    2560:	b003      	add	sp, #12
    2562:	bd00      	pop	{pc}
    2564:	00003d09 	.word	0x00003d09

00002568 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2568:	b510      	push	{r4, lr}
    256a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    256c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    256e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2570:	4299      	cmp	r1, r3
    2572:	d30c      	bcc.n	258e <_sercom_get_sync_baud_val+0x26>
    2574:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    2576:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    2578:	1c60      	adds	r0, r4, #1
    257a:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    257c:	428b      	cmp	r3, r1
    257e:	d801      	bhi.n	2584 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    2580:	1c04      	adds	r4, r0, #0
    2582:	e7f8      	b.n	2576 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2584:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    2586:	2cff      	cmp	r4, #255	; 0xff
    2588:	d801      	bhi.n	258e <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    258a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    258c:	2000      	movs	r0, #0
	}
}
    258e:	bd10      	pop	{r4, pc}

00002590 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2590:	b5f0      	push	{r4, r5, r6, r7, lr}
    2592:	465f      	mov	r7, fp
    2594:	4656      	mov	r6, sl
    2596:	464d      	mov	r5, r9
    2598:	4644      	mov	r4, r8
    259a:	b4f0      	push	{r4, r5, r6, r7}
    259c:	b087      	sub	sp, #28
    259e:	1c06      	adds	r6, r0, #0
    25a0:	1c0d      	adds	r5, r1, #0
    25a2:	9204      	str	r2, [sp, #16]
    25a4:	aa10      	add	r2, sp, #64	; 0x40
    25a6:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    25a8:	1c32      	adds	r2, r6, #0
    25aa:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    25ac:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    25ae:	428a      	cmp	r2, r1
    25b0:	d900      	bls.n	25b4 <_sercom_get_async_baud_val+0x24>
    25b2:	e0b3      	b.n	271c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    25b4:	2b00      	cmp	r3, #0
    25b6:	d14b      	bne.n	2650 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    25b8:	2100      	movs	r1, #0
    25ba:	1c32      	adds	r2, r6, #0
    25bc:	4c5e      	ldr	r4, [pc, #376]	; (2738 <_sercom_get_async_baud_val+0x1a8>)
    25be:	47a0      	blx	r4
    25c0:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    25c2:	1c2e      	adds	r6, r5, #0
    25c4:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    25c6:	2000      	movs	r0, #0
    25c8:	2100      	movs	r1, #0
    25ca:	2200      	movs	r2, #0
    25cc:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    25ce:	243f      	movs	r4, #63	; 0x3f
    25d0:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    25d2:	2501      	movs	r5, #1
    25d4:	46a8      	mov	r8, r5
    25d6:	9002      	str	r0, [sp, #8]
    25d8:	9103      	str	r1, [sp, #12]
    25da:	4661      	mov	r1, ip
    25dc:	3920      	subs	r1, #32
    25de:	d403      	bmi.n	25e8 <_sercom_get_async_baud_val+0x58>
    25e0:	4640      	mov	r0, r8
    25e2:	4088      	lsls	r0, r1
    25e4:	4681      	mov	r9, r0
    25e6:	e005      	b.n	25f4 <_sercom_get_async_baud_val+0x64>
    25e8:	2120      	movs	r1, #32
    25ea:	4665      	mov	r5, ip
    25ec:	1b4c      	subs	r4, r1, r5
    25ee:	4640      	mov	r0, r8
    25f0:	40e0      	lsrs	r0, r4
    25f2:	4681      	mov	r9, r0
    25f4:	4641      	mov	r1, r8
    25f6:	4664      	mov	r4, ip
    25f8:	40a1      	lsls	r1, r4
    25fa:	468a      	mov	sl, r1

		r = r << 1;
    25fc:	1c10      	adds	r0, r2, #0
    25fe:	1c19      	adds	r1, r3, #0
    2600:	1880      	adds	r0, r0, r2
    2602:	4159      	adcs	r1, r3
    2604:	1c02      	adds	r2, r0, #0
    2606:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    2608:	465d      	mov	r5, fp
    260a:	464c      	mov	r4, r9
    260c:	4225      	tst	r5, r4
    260e:	d002      	beq.n	2616 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    2610:	4642      	mov	r2, r8
    2612:	4302      	orrs	r2, r0
    2614:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    2616:	429f      	cmp	r7, r3
    2618:	d80c      	bhi.n	2634 <_sercom_get_async_baud_val+0xa4>
    261a:	d101      	bne.n	2620 <_sercom_get_async_baud_val+0x90>
    261c:	4296      	cmp	r6, r2
    261e:	d809      	bhi.n	2634 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    2620:	1b92      	subs	r2, r2, r6
    2622:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    2624:	4650      	mov	r0, sl
    2626:	9d02      	ldr	r5, [sp, #8]
    2628:	4328      	orrs	r0, r5
    262a:	4649      	mov	r1, r9
    262c:	9c03      	ldr	r4, [sp, #12]
    262e:	4321      	orrs	r1, r4
    2630:	9002      	str	r0, [sp, #8]
    2632:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2634:	4665      	mov	r5, ip
    2636:	3d01      	subs	r5, #1
    2638:	46ac      	mov	ip, r5
    263a:	d2ce      	bcs.n	25da <_sercom_get_async_baud_val+0x4a>
    263c:	9802      	ldr	r0, [sp, #8]
    263e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    2640:	4b3c      	ldr	r3, [pc, #240]	; (2734 <_sercom_get_async_baud_val+0x1a4>)
    2642:	4a3b      	ldr	r2, [pc, #236]	; (2730 <_sercom_get_async_baud_val+0x1a0>)
    2644:	1a12      	subs	r2, r2, r0
    2646:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    2648:	0c12      	lsrs	r2, r2, #16
    264a:	041b      	lsls	r3, r3, #16
    264c:	431a      	orrs	r2, r3
    264e:	e062      	b.n	2716 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    2650:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    2652:	2b01      	cmp	r3, #1
    2654:	d15f      	bne.n	2716 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    2656:	0f4f      	lsrs	r7, r1, #29
    2658:	46b9      	mov	r9, r7
    265a:	00cd      	lsls	r5, r1, #3
    265c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    265e:	2100      	movs	r1, #0
    2660:	1c32      	adds	r2, r6, #0
    2662:	2300      	movs	r3, #0
    2664:	4c34      	ldr	r4, [pc, #208]	; (2738 <_sercom_get_async_baud_val+0x1a8>)
    2666:	47a0      	blx	r4
    2668:	1c06      	adds	r6, r0, #0
    266a:	1c0f      	adds	r7, r1, #0
    266c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    266e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2670:	9602      	str	r6, [sp, #8]
    2672:	9703      	str	r7, [sp, #12]
    2674:	469a      	mov	sl, r3
    2676:	4650      	mov	r0, sl
    2678:	b2c0      	uxtb	r0, r0
    267a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    267c:	2100      	movs	r1, #0
    267e:	4688      	mov	r8, r1
    2680:	2200      	movs	r2, #0
    2682:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2684:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2686:	1c27      	adds	r7, r4, #0
    2688:	3f20      	subs	r7, #32
    268a:	d403      	bmi.n	2694 <_sercom_get_async_baud_val+0x104>
    268c:	1c2e      	adds	r6, r5, #0
    268e:	40be      	lsls	r6, r7
    2690:	9601      	str	r6, [sp, #4]
    2692:	e004      	b.n	269e <_sercom_get_async_baud_val+0x10e>
    2694:	2020      	movs	r0, #32
    2696:	1b07      	subs	r7, r0, r4
    2698:	1c29      	adds	r1, r5, #0
    269a:	40f9      	lsrs	r1, r7
    269c:	9101      	str	r1, [sp, #4]
    269e:	1c2e      	adds	r6, r5, #0
    26a0:	40a6      	lsls	r6, r4
    26a2:	9600      	str	r6, [sp, #0]

		r = r << 1;
    26a4:	1c10      	adds	r0, r2, #0
    26a6:	1c19      	adds	r1, r3, #0
    26a8:	1880      	adds	r0, r0, r2
    26aa:	4159      	adcs	r1, r3
    26ac:	1c02      	adds	r2, r0, #0
    26ae:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    26b0:	465f      	mov	r7, fp
    26b2:	4037      	ands	r7, r6
    26b4:	46bc      	mov	ip, r7
    26b6:	9e01      	ldr	r6, [sp, #4]
    26b8:	464f      	mov	r7, r9
    26ba:	403e      	ands	r6, r7
    26bc:	4667      	mov	r7, ip
    26be:	433e      	orrs	r6, r7
    26c0:	d002      	beq.n	26c8 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    26c2:	1c2a      	adds	r2, r5, #0
    26c4:	4302      	orrs	r2, r0
    26c6:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    26c8:	9803      	ldr	r0, [sp, #12]
    26ca:	4298      	cmp	r0, r3
    26cc:	d80b      	bhi.n	26e6 <_sercom_get_async_baud_val+0x156>
    26ce:	d102      	bne.n	26d6 <_sercom_get_async_baud_val+0x146>
    26d0:	9902      	ldr	r1, [sp, #8]
    26d2:	4291      	cmp	r1, r2
    26d4:	d807      	bhi.n	26e6 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    26d6:	9e02      	ldr	r6, [sp, #8]
    26d8:	9f03      	ldr	r7, [sp, #12]
    26da:	1b92      	subs	r2, r2, r6
    26dc:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    26de:	4647      	mov	r7, r8
    26e0:	9800      	ldr	r0, [sp, #0]
    26e2:	4307      	orrs	r7, r0
    26e4:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    26e6:	3c01      	subs	r4, #1
    26e8:	d2cd      	bcs.n	2686 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    26ea:	4641      	mov	r1, r8
    26ec:	4652      	mov	r2, sl
    26ee:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    26f0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    26f2:	4c12      	ldr	r4, [pc, #72]	; (273c <_sercom_get_async_baud_val+0x1ac>)
    26f4:	42a3      	cmp	r3, r4
    26f6:	d908      	bls.n	270a <_sercom_get_async_baud_val+0x17a>
    26f8:	9a05      	ldr	r2, [sp, #20]
    26fa:	3201      	adds	r2, #1
    26fc:	b2d2      	uxtb	r2, r2
    26fe:	9205      	str	r2, [sp, #20]
    2700:	2601      	movs	r6, #1
    2702:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    2704:	4657      	mov	r7, sl
    2706:	2f08      	cmp	r7, #8
    2708:	d1b5      	bne.n	2676 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    270a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    270c:	9805      	ldr	r0, [sp, #20]
    270e:	2808      	cmp	r0, #8
    2710:	d004      	beq.n	271c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    2712:	0342      	lsls	r2, r0, #13
    2714:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    2716:	9c04      	ldr	r4, [sp, #16]
    2718:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    271a:	2400      	movs	r4, #0
}
    271c:	1c20      	adds	r0, r4, #0
    271e:	b007      	add	sp, #28
    2720:	bc3c      	pop	{r2, r3, r4, r5}
    2722:	4690      	mov	r8, r2
    2724:	4699      	mov	r9, r3
    2726:	46a2      	mov	sl, r4
    2728:	46ab      	mov	fp, r5
    272a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    272c:	46c0      	nop			; (mov r8, r8)
    272e:	46c0      	nop			; (mov r8, r8)
    2730:	00000000 	.word	0x00000000
    2734:	00000001 	.word	0x00000001
    2738:	00008509 	.word	0x00008509
    273c:	00001fff 	.word	0x00001fff

00002740 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2740:	b510      	push	{r4, lr}
    2742:	b082      	sub	sp, #8
    2744:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    2746:	4b0f      	ldr	r3, [pc, #60]	; (2784 <sercom_set_gclk_generator+0x44>)
    2748:	781b      	ldrb	r3, [r3, #0]
    274a:	2b00      	cmp	r3, #0
    274c:	d001      	beq.n	2752 <sercom_set_gclk_generator+0x12>
    274e:	2900      	cmp	r1, #0
    2750:	d00d      	beq.n	276e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    2752:	a901      	add	r1, sp, #4
    2754:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    2756:	2013      	movs	r0, #19
    2758:	4b0b      	ldr	r3, [pc, #44]	; (2788 <sercom_set_gclk_generator+0x48>)
    275a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    275c:	2013      	movs	r0, #19
    275e:	4b0b      	ldr	r3, [pc, #44]	; (278c <sercom_set_gclk_generator+0x4c>)
    2760:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    2762:	4b08      	ldr	r3, [pc, #32]	; (2784 <sercom_set_gclk_generator+0x44>)
    2764:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    2766:	2201      	movs	r2, #1
    2768:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    276a:	2000      	movs	r0, #0
    276c:	e007      	b.n	277e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    276e:	4b05      	ldr	r3, [pc, #20]	; (2784 <sercom_set_gclk_generator+0x44>)
    2770:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2772:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    2774:	1b14      	subs	r4, r2, r4
    2776:	1e62      	subs	r2, r4, #1
    2778:	4194      	sbcs	r4, r2
    277a:	4264      	negs	r4, r4
    277c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    277e:	b002      	add	sp, #8
    2780:	bd10      	pop	{r4, pc}
    2782:	46c0      	nop			; (mov r8, r8)
    2784:	200001e0 	.word	0x200001e0
    2788:	00003c2d 	.word	0x00003c2d
    278c:	00003ba1 	.word	0x00003ba1

00002790 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2790:	4b2e      	ldr	r3, [pc, #184]	; (284c <_sercom_get_default_pad+0xbc>)
    2792:	4298      	cmp	r0, r3
    2794:	d01c      	beq.n	27d0 <_sercom_get_default_pad+0x40>
    2796:	d803      	bhi.n	27a0 <_sercom_get_default_pad+0x10>
    2798:	4b2d      	ldr	r3, [pc, #180]	; (2850 <_sercom_get_default_pad+0xc0>)
    279a:	4298      	cmp	r0, r3
    279c:	d007      	beq.n	27ae <_sercom_get_default_pad+0x1e>
    279e:	e04a      	b.n	2836 <_sercom_get_default_pad+0xa6>
    27a0:	4b2c      	ldr	r3, [pc, #176]	; (2854 <_sercom_get_default_pad+0xc4>)
    27a2:	4298      	cmp	r0, r3
    27a4:	d025      	beq.n	27f2 <_sercom_get_default_pad+0x62>
    27a6:	4b2c      	ldr	r3, [pc, #176]	; (2858 <_sercom_get_default_pad+0xc8>)
    27a8:	4298      	cmp	r0, r3
    27aa:	d033      	beq.n	2814 <_sercom_get_default_pad+0x84>
    27ac:	e043      	b.n	2836 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    27ae:	2901      	cmp	r1, #1
    27b0:	d043      	beq.n	283a <_sercom_get_default_pad+0xaa>
    27b2:	2900      	cmp	r1, #0
    27b4:	d004      	beq.n	27c0 <_sercom_get_default_pad+0x30>
    27b6:	2902      	cmp	r1, #2
    27b8:	d006      	beq.n	27c8 <_sercom_get_default_pad+0x38>
    27ba:	2903      	cmp	r1, #3
    27bc:	d006      	beq.n	27cc <_sercom_get_default_pad+0x3c>
    27be:	e001      	b.n	27c4 <_sercom_get_default_pad+0x34>
    27c0:	4826      	ldr	r0, [pc, #152]	; (285c <_sercom_get_default_pad+0xcc>)
    27c2:	e041      	b.n	2848 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    27c4:	2000      	movs	r0, #0
    27c6:	e03f      	b.n	2848 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    27c8:	4825      	ldr	r0, [pc, #148]	; (2860 <_sercom_get_default_pad+0xd0>)
    27ca:	e03d      	b.n	2848 <_sercom_get_default_pad+0xb8>
    27cc:	4825      	ldr	r0, [pc, #148]	; (2864 <_sercom_get_default_pad+0xd4>)
    27ce:	e03b      	b.n	2848 <_sercom_get_default_pad+0xb8>
    27d0:	2901      	cmp	r1, #1
    27d2:	d034      	beq.n	283e <_sercom_get_default_pad+0xae>
    27d4:	2900      	cmp	r1, #0
    27d6:	d004      	beq.n	27e2 <_sercom_get_default_pad+0x52>
    27d8:	2902      	cmp	r1, #2
    27da:	d006      	beq.n	27ea <_sercom_get_default_pad+0x5a>
    27dc:	2903      	cmp	r1, #3
    27de:	d006      	beq.n	27ee <_sercom_get_default_pad+0x5e>
    27e0:	e001      	b.n	27e6 <_sercom_get_default_pad+0x56>
    27e2:	2003      	movs	r0, #3
    27e4:	e030      	b.n	2848 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    27e6:	2000      	movs	r0, #0
    27e8:	e02e      	b.n	2848 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    27ea:	481f      	ldr	r0, [pc, #124]	; (2868 <_sercom_get_default_pad+0xd8>)
    27ec:	e02c      	b.n	2848 <_sercom_get_default_pad+0xb8>
    27ee:	481f      	ldr	r0, [pc, #124]	; (286c <_sercom_get_default_pad+0xdc>)
    27f0:	e02a      	b.n	2848 <_sercom_get_default_pad+0xb8>
    27f2:	2901      	cmp	r1, #1
    27f4:	d025      	beq.n	2842 <_sercom_get_default_pad+0xb2>
    27f6:	2900      	cmp	r1, #0
    27f8:	d004      	beq.n	2804 <_sercom_get_default_pad+0x74>
    27fa:	2902      	cmp	r1, #2
    27fc:	d006      	beq.n	280c <_sercom_get_default_pad+0x7c>
    27fe:	2903      	cmp	r1, #3
    2800:	d006      	beq.n	2810 <_sercom_get_default_pad+0x80>
    2802:	e001      	b.n	2808 <_sercom_get_default_pad+0x78>
    2804:	481a      	ldr	r0, [pc, #104]	; (2870 <_sercom_get_default_pad+0xe0>)
    2806:	e01f      	b.n	2848 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2808:	2000      	movs	r0, #0
    280a:	e01d      	b.n	2848 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    280c:	4819      	ldr	r0, [pc, #100]	; (2874 <_sercom_get_default_pad+0xe4>)
    280e:	e01b      	b.n	2848 <_sercom_get_default_pad+0xb8>
    2810:	4819      	ldr	r0, [pc, #100]	; (2878 <_sercom_get_default_pad+0xe8>)
    2812:	e019      	b.n	2848 <_sercom_get_default_pad+0xb8>
    2814:	2901      	cmp	r1, #1
    2816:	d016      	beq.n	2846 <_sercom_get_default_pad+0xb6>
    2818:	2900      	cmp	r1, #0
    281a:	d004      	beq.n	2826 <_sercom_get_default_pad+0x96>
    281c:	2902      	cmp	r1, #2
    281e:	d006      	beq.n	282e <_sercom_get_default_pad+0x9e>
    2820:	2903      	cmp	r1, #3
    2822:	d006      	beq.n	2832 <_sercom_get_default_pad+0xa2>
    2824:	e001      	b.n	282a <_sercom_get_default_pad+0x9a>
    2826:	4815      	ldr	r0, [pc, #84]	; (287c <_sercom_get_default_pad+0xec>)
    2828:	e00e      	b.n	2848 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    282a:	2000      	movs	r0, #0
    282c:	e00c      	b.n	2848 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    282e:	4814      	ldr	r0, [pc, #80]	; (2880 <_sercom_get_default_pad+0xf0>)
    2830:	e00a      	b.n	2848 <_sercom_get_default_pad+0xb8>
    2832:	4814      	ldr	r0, [pc, #80]	; (2884 <_sercom_get_default_pad+0xf4>)
    2834:	e008      	b.n	2848 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    2836:	2000      	movs	r0, #0
    2838:	e006      	b.n	2848 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    283a:	4813      	ldr	r0, [pc, #76]	; (2888 <_sercom_get_default_pad+0xf8>)
    283c:	e004      	b.n	2848 <_sercom_get_default_pad+0xb8>
    283e:	4813      	ldr	r0, [pc, #76]	; (288c <_sercom_get_default_pad+0xfc>)
    2840:	e002      	b.n	2848 <_sercom_get_default_pad+0xb8>
    2842:	4813      	ldr	r0, [pc, #76]	; (2890 <_sercom_get_default_pad+0x100>)
    2844:	e000      	b.n	2848 <_sercom_get_default_pad+0xb8>
    2846:	4813      	ldr	r0, [pc, #76]	; (2894 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    2848:	4770      	bx	lr
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	42000c00 	.word	0x42000c00
    2850:	42000800 	.word	0x42000800
    2854:	42001000 	.word	0x42001000
    2858:	42001400 	.word	0x42001400
    285c:	00040003 	.word	0x00040003
    2860:	00060003 	.word	0x00060003
    2864:	00070003 	.word	0x00070003
    2868:	001e0003 	.word	0x001e0003
    286c:	001f0003 	.word	0x001f0003
    2870:	00080003 	.word	0x00080003
    2874:	000a0003 	.word	0x000a0003
    2878:	000b0003 	.word	0x000b0003
    287c:	00100003 	.word	0x00100003
    2880:	00120003 	.word	0x00120003
    2884:	00130003 	.word	0x00130003
    2888:	00050003 	.word	0x00050003
    288c:	00010003 	.word	0x00010003
    2890:	00090003 	.word	0x00090003
    2894:	00110003 	.word	0x00110003

00002898 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2898:	b570      	push	{r4, r5, r6, lr}
    289a:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    289c:	4a0e      	ldr	r2, [pc, #56]	; (28d8 <_sercom_get_sercom_inst_index+0x40>)
    289e:	4669      	mov	r1, sp
    28a0:	ca70      	ldmia	r2!, {r4, r5, r6}
    28a2:	c170      	stmia	r1!, {r4, r5, r6}
    28a4:	6812      	ldr	r2, [r2, #0]
    28a6:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    28a8:	1c03      	adds	r3, r0, #0
    28aa:	9a00      	ldr	r2, [sp, #0]
    28ac:	4282      	cmp	r2, r0
    28ae:	d00f      	beq.n	28d0 <_sercom_get_sercom_inst_index+0x38>
    28b0:	9c01      	ldr	r4, [sp, #4]
    28b2:	4284      	cmp	r4, r0
    28b4:	d008      	beq.n	28c8 <_sercom_get_sercom_inst_index+0x30>
    28b6:	9d02      	ldr	r5, [sp, #8]
    28b8:	4285      	cmp	r5, r0
    28ba:	d007      	beq.n	28cc <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    28bc:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    28be:	9e03      	ldr	r6, [sp, #12]
    28c0:	429e      	cmp	r6, r3
    28c2:	d107      	bne.n	28d4 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    28c4:	2003      	movs	r0, #3
    28c6:	e004      	b.n	28d2 <_sercom_get_sercom_inst_index+0x3a>
    28c8:	2001      	movs	r0, #1
    28ca:	e002      	b.n	28d2 <_sercom_get_sercom_inst_index+0x3a>
    28cc:	2002      	movs	r0, #2
    28ce:	e000      	b.n	28d2 <_sercom_get_sercom_inst_index+0x3a>
    28d0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    28d2:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    28d4:	b004      	add	sp, #16
    28d6:	bd70      	pop	{r4, r5, r6, pc}
    28d8:	0000c3d0 	.word	0x0000c3d0

000028dc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    28dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    28de:	4647      	mov	r7, r8
    28e0:	b480      	push	{r7}
    28e2:	b088      	sub	sp, #32
    28e4:	1c05      	adds	r5, r0, #0
    28e6:	1c0c      	adds	r4, r1, #0
    28e8:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    28ea:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    28ec:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    28ee:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    28f0:	079a      	lsls	r2, r3, #30
    28f2:	d500      	bpl.n	28f6 <spi_init+0x1a>
    28f4:	e0df      	b.n	2ab6 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    28f6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    28f8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    28fa:	07da      	lsls	r2, r3, #31
    28fc:	d500      	bpl.n	2900 <spi_init+0x24>
    28fe:	e0da      	b.n	2ab6 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2900:	1c08      	adds	r0, r1, #0
    2902:	4b6f      	ldr	r3, [pc, #444]	; (2ac0 <spi_init+0x1e4>)
    2904:	4798      	blx	r3
    2906:	4b6f      	ldr	r3, [pc, #444]	; (2ac4 <spi_init+0x1e8>)
    2908:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    290a:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    290c:	2701      	movs	r7, #1
    290e:	4097      	lsls	r7, r2
    2910:	1c3a      	adds	r2, r7, #0
    2912:	430a      	orrs	r2, r1
    2914:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2916:	a907      	add	r1, sp, #28
    2918:	2724      	movs	r7, #36	; 0x24
    291a:	5df3      	ldrb	r3, [r6, r7]
    291c:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    291e:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2920:	b2c0      	uxtb	r0, r0
    2922:	4680      	mov	r8, r0
    2924:	4b68      	ldr	r3, [pc, #416]	; (2ac8 <spi_init+0x1ec>)
    2926:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2928:	4640      	mov	r0, r8
    292a:	4b68      	ldr	r3, [pc, #416]	; (2acc <spi_init+0x1f0>)
    292c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    292e:	5df0      	ldrb	r0, [r6, r7]
    2930:	2100      	movs	r1, #0
    2932:	4b67      	ldr	r3, [pc, #412]	; (2ad0 <spi_init+0x1f4>)
    2934:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2936:	7833      	ldrb	r3, [r6, #0]
    2938:	2b01      	cmp	r3, #1
    293a:	d103      	bne.n	2944 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    293c:	6822      	ldr	r2, [r4, #0]
    293e:	230c      	movs	r3, #12
    2940:	4313      	orrs	r3, r2
    2942:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2944:	7833      	ldrb	r3, [r6, #0]
    2946:	2b00      	cmp	r3, #0
    2948:	d000      	beq.n	294c <spi_init+0x70>
    294a:	e0b1      	b.n	2ab0 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    294c:	6822      	ldr	r2, [r4, #0]
    294e:	2308      	movs	r3, #8
    2950:	4313      	orrs	r3, r2
    2952:	6023      	str	r3, [r4, #0]
    2954:	e0ac      	b.n	2ab0 <spi_init+0x1d4>
    2956:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2958:	60d1      	str	r1, [r2, #12]
    295a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    295c:	2b1c      	cmp	r3, #28
    295e:	d1fa      	bne.n	2956 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2960:	2300      	movs	r3, #0
    2962:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2964:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2966:	2400      	movs	r4, #0
    2968:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    296a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    296c:	2336      	movs	r3, #54	; 0x36
    296e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    2970:	2337      	movs	r3, #55	; 0x37
    2972:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    2974:	2338      	movs	r3, #56	; 0x38
    2976:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    2978:	2303      	movs	r3, #3
    297a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    297c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    297e:	6828      	ldr	r0, [r5, #0]
    2980:	4b4f      	ldr	r3, [pc, #316]	; (2ac0 <spi_init+0x1e4>)
    2982:	4798      	blx	r3
    2984:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    2986:	4953      	ldr	r1, [pc, #332]	; (2ad4 <spi_init+0x1f8>)
    2988:	4b53      	ldr	r3, [pc, #332]	; (2ad8 <spi_init+0x1fc>)
    298a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    298c:	00bf      	lsls	r7, r7, #2
    298e:	4b53      	ldr	r3, [pc, #332]	; (2adc <spi_init+0x200>)
    2990:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2992:	682f      	ldr	r7, [r5, #0]
    2994:	ab02      	add	r3, sp, #8
    2996:	2280      	movs	r2, #128	; 0x80
    2998:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    299a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    299c:	2201      	movs	r2, #1
    299e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    29a0:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    29a2:	7833      	ldrb	r3, [r6, #0]
    29a4:	2b00      	cmp	r3, #0
    29a6:	d102      	bne.n	29ae <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    29a8:	2200      	movs	r2, #0
    29aa:	ab02      	add	r3, sp, #8
    29ac:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    29ae:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    29b0:	9303      	str	r3, [sp, #12]
    29b2:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    29b4:	9004      	str	r0, [sp, #16]
    29b6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    29b8:	9205      	str	r2, [sp, #20]
    29ba:	6b73      	ldr	r3, [r6, #52]	; 0x34
    29bc:	9306      	str	r3, [sp, #24]
    29be:	2400      	movs	r4, #0
    29c0:	b2e1      	uxtb	r1, r4
    29c2:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    29c4:	aa03      	add	r2, sp, #12
    29c6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    29c8:	2800      	cmp	r0, #0
    29ca:	d102      	bne.n	29d2 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    29cc:	1c38      	adds	r0, r7, #0
    29ce:	4a44      	ldr	r2, [pc, #272]	; (2ae0 <spi_init+0x204>)
    29d0:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    29d2:	1c43      	adds	r3, r0, #1
    29d4:	d006      	beq.n	29e4 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    29d6:	466a      	mov	r2, sp
    29d8:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    29da:	0c00      	lsrs	r0, r0, #16
    29dc:	b2c0      	uxtb	r0, r0
    29de:	a902      	add	r1, sp, #8
    29e0:	4b40      	ldr	r3, [pc, #256]	; (2ae4 <spi_init+0x208>)
    29e2:	4798      	blx	r3
    29e4:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    29e6:	2c04      	cmp	r4, #4
    29e8:	d1ea      	bne.n	29c0 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    29ea:	7833      	ldrb	r3, [r6, #0]
    29ec:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    29ee:	7c33      	ldrb	r3, [r6, #16]
    29f0:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    29f2:	7cb3      	ldrb	r3, [r6, #18]
    29f4:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    29f6:	7d33      	ldrb	r3, [r6, #20]
    29f8:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    29fa:	2200      	movs	r2, #0
    29fc:	466b      	mov	r3, sp
    29fe:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2a00:	7833      	ldrb	r3, [r6, #0]
    2a02:	2b01      	cmp	r3, #1
    2a04:	d114      	bne.n	2a30 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2a06:	6828      	ldr	r0, [r5, #0]
    2a08:	4b2d      	ldr	r3, [pc, #180]	; (2ac0 <spi_init+0x1e4>)
    2a0a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2a0c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2a0e:	b2c0      	uxtb	r0, r0
    2a10:	4b35      	ldr	r3, [pc, #212]	; (2ae8 <spi_init+0x20c>)
    2a12:	4798      	blx	r3
    2a14:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2a16:	69b0      	ldr	r0, [r6, #24]
    2a18:	466a      	mov	r2, sp
    2a1a:	3206      	adds	r2, #6
    2a1c:	4b33      	ldr	r3, [pc, #204]	; (2aec <spi_init+0x210>)
    2a1e:	4798      	blx	r3
    2a20:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2a22:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2a24:	2b00      	cmp	r3, #0
    2a26:	d146      	bne.n	2ab6 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2a28:	466b      	mov	r3, sp
    2a2a:	3306      	adds	r3, #6
    2a2c:	781b      	ldrb	r3, [r3, #0]
    2a2e:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2a30:	7833      	ldrb	r3, [r6, #0]
    2a32:	2b00      	cmp	r3, #0
    2a34:	d10f      	bne.n	2a56 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2a36:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2a38:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2a3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    2a3c:	7ff4      	ldrb	r4, [r6, #31]
    2a3e:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2a40:	7fb2      	ldrb	r2, [r6, #30]
    2a42:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2a44:	4302      	orrs	r2, r0
    2a46:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2a48:	2220      	movs	r2, #32
    2a4a:	5cb2      	ldrb	r2, [r6, r2]
    2a4c:	2a00      	cmp	r2, #0
    2a4e:	d004      	beq.n	2a5a <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2a50:	2240      	movs	r2, #64	; 0x40
    2a52:	4313      	orrs	r3, r2
    2a54:	e001      	b.n	2a5a <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2a56:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2a58:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    2a5a:	68b2      	ldr	r2, [r6, #8]
    2a5c:	6870      	ldr	r0, [r6, #4]
    2a5e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2a60:	68f0      	ldr	r0, [r6, #12]
    2a62:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2a64:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2a66:	7c31      	ldrb	r1, [r6, #16]
    2a68:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2a6a:	7c71      	ldrb	r1, [r6, #17]
    2a6c:	2900      	cmp	r1, #0
    2a6e:	d103      	bne.n	2a78 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2a70:	491f      	ldr	r1, [pc, #124]	; (2af0 <spi_init+0x214>)
    2a72:	7889      	ldrb	r1, [r1, #2]
    2a74:	0788      	lsls	r0, r1, #30
    2a76:	d501      	bpl.n	2a7c <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    2a78:	2180      	movs	r1, #128	; 0x80
    2a7a:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    2a7c:	7cb1      	ldrb	r1, [r6, #18]
    2a7e:	2900      	cmp	r1, #0
    2a80:	d002      	beq.n	2a88 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    2a82:	2180      	movs	r1, #128	; 0x80
    2a84:	0289      	lsls	r1, r1, #10
    2a86:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    2a88:	7cf1      	ldrb	r1, [r6, #19]
    2a8a:	2900      	cmp	r1, #0
    2a8c:	d002      	beq.n	2a94 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    2a8e:	2180      	movs	r1, #128	; 0x80
    2a90:	0089      	lsls	r1, r1, #2
    2a92:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    2a94:	7d31      	ldrb	r1, [r6, #20]
    2a96:	2900      	cmp	r1, #0
    2a98:	d002      	beq.n	2aa0 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2a9a:	2180      	movs	r1, #128	; 0x80
    2a9c:	0189      	lsls	r1, r1, #6
    2a9e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2aa0:	6839      	ldr	r1, [r7, #0]
    2aa2:	430a      	orrs	r2, r1
    2aa4:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    2aa6:	687a      	ldr	r2, [r7, #4]
    2aa8:	4313      	orrs	r3, r2
    2aaa:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    2aac:	2000      	movs	r0, #0
    2aae:	e002      	b.n	2ab6 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2ab0:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2ab2:	2100      	movs	r1, #0
    2ab4:	e74f      	b.n	2956 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    2ab6:	b008      	add	sp, #32
    2ab8:	bc04      	pop	{r2}
    2aba:	4690      	mov	r8, r2
    2abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2abe:	46c0      	nop			; (mov r8, r8)
    2ac0:	00002899 	.word	0x00002899
    2ac4:	40000400 	.word	0x40000400
    2ac8:	00003c2d 	.word	0x00003c2d
    2acc:	00003ba1 	.word	0x00003ba1
    2ad0:	00002741 	.word	0x00002741
    2ad4:	00002dfd 	.word	0x00002dfd
    2ad8:	00002ff9 	.word	0x00002ff9
    2adc:	2000297c 	.word	0x2000297c
    2ae0:	00002791 	.word	0x00002791
    2ae4:	00003d09 	.word	0x00003d09
    2ae8:	00003c49 	.word	0x00003c49
    2aec:	00002569 	.word	0x00002569
    2af0:	41002000 	.word	0x41002000

00002af4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2af4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2af6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2af8:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2afa:	2c01      	cmp	r4, #1
    2afc:	d16c      	bne.n	2bd8 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2afe:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2b00:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2b02:	2c00      	cmp	r4, #0
    2b04:	d168      	bne.n	2bd8 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2b06:	2a00      	cmp	r2, #0
    2b08:	d057      	beq.n	2bba <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2b0a:	784b      	ldrb	r3, [r1, #1]
    2b0c:	2b00      	cmp	r3, #0
    2b0e:	d044      	beq.n	2b9a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2b10:	6802      	ldr	r2, [r0, #0]
    2b12:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2b14:	07dc      	lsls	r4, r3, #31
    2b16:	d40f      	bmi.n	2b38 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2b18:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b1a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b1c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b1e:	2900      	cmp	r1, #0
    2b20:	d103      	bne.n	2b2a <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2b22:	095a      	lsrs	r2, r3, #5
    2b24:	01d2      	lsls	r2, r2, #7
    2b26:	492d      	ldr	r1, [pc, #180]	; (2bdc <spi_select_slave+0xe8>)
    2b28:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2b2a:	211f      	movs	r1, #31
    2b2c:	400b      	ands	r3, r1
    2b2e:	2101      	movs	r1, #1
    2b30:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2b32:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2b34:	2305      	movs	r3, #5
    2b36:	e04f      	b.n	2bd8 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2b38:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b3a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b3c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b3e:	2c00      	cmp	r4, #0
    2b40:	d103      	bne.n	2b4a <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2b42:	095a      	lsrs	r2, r3, #5
    2b44:	01d2      	lsls	r2, r2, #7
    2b46:	4c25      	ldr	r4, [pc, #148]	; (2bdc <spi_select_slave+0xe8>)
    2b48:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2b4a:	241f      	movs	r4, #31
    2b4c:	4023      	ands	r3, r4
    2b4e:	2401      	movs	r4, #1
    2b50:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2b52:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2b54:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b56:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2b58:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2b5a:	07d4      	lsls	r4, r2, #31
    2b5c:	d500      	bpl.n	2b60 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2b5e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2b60:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2b62:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2b64:	2a00      	cmp	r2, #0
    2b66:	d137      	bne.n	2bd8 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2b68:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2b6a:	2104      	movs	r1, #4
    2b6c:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    2b6e:	420b      	tst	r3, r1
    2b70:	d0fc      	beq.n	2b6c <spi_select_slave+0x78>
    2b72:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2b74:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2b76:	074c      	lsls	r4, r1, #29
    2b78:	d52e      	bpl.n	2bd8 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2b7a:	8b53      	ldrh	r3, [r2, #26]
    2b7c:	0759      	lsls	r1, r3, #29
    2b7e:	d503      	bpl.n	2b88 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2b80:	8b51      	ldrh	r1, [r2, #26]
    2b82:	2304      	movs	r3, #4
    2b84:	430b      	orrs	r3, r1
    2b86:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2b88:	7983      	ldrb	r3, [r0, #6]
    2b8a:	2b01      	cmp	r3, #1
    2b8c:	d102      	bne.n	2b94 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2b8e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2b90:	2300      	movs	r3, #0
    2b92:	e021      	b.n	2bd8 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2b94:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2b96:	2300      	movs	r3, #0
    2b98:	e01e      	b.n	2bd8 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2b9a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2b9c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2b9e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ba0:	2900      	cmp	r1, #0
    2ba2:	d103      	bne.n	2bac <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    2ba4:	095a      	lsrs	r2, r3, #5
    2ba6:	01d2      	lsls	r2, r2, #7
    2ba8:	4c0c      	ldr	r4, [pc, #48]	; (2bdc <spi_select_slave+0xe8>)
    2baa:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2bac:	211f      	movs	r1, #31
    2bae:	400b      	ands	r3, r1
    2bb0:	2101      	movs	r1, #1
    2bb2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bb4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2bb6:	2300      	movs	r3, #0
    2bb8:	e00e      	b.n	2bd8 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2bba:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bbc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2bbe:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2bc0:	2900      	cmp	r1, #0
    2bc2:	d103      	bne.n	2bcc <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    2bc4:	095a      	lsrs	r2, r3, #5
    2bc6:	01d2      	lsls	r2, r2, #7
    2bc8:	4904      	ldr	r1, [pc, #16]	; (2bdc <spi_select_slave+0xe8>)
    2bca:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2bcc:	211f      	movs	r1, #31
    2bce:	400b      	ands	r3, r1
    2bd0:	2101      	movs	r1, #1
    2bd2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2bd4:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2bd6:	2300      	movs	r3, #0
}
    2bd8:	1c18      	adds	r0, r3, #0
    2bda:	bd10      	pop	{r4, pc}
    2bdc:	41004400 	.word	0x41004400

00002be0 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2be0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2be2:	465f      	mov	r7, fp
    2be4:	4656      	mov	r6, sl
    2be6:	464d      	mov	r5, r9
    2be8:	4644      	mov	r4, r8
    2bea:	b4f0      	push	{r4, r5, r6, r7}
    2bec:	b083      	sub	sp, #12
    2bee:	1c04      	adds	r4, r0, #0
    2bf0:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    2bf2:	2338      	movs	r3, #56	; 0x38
    2bf4:	5cc0      	ldrb	r0, [r0, r3]
    2bf6:	b2c0      	uxtb	r0, r0
    2bf8:	2805      	cmp	r0, #5
    2bfa:	d100      	bne.n	2bfe <spi_write_buffer_wait+0x1e>
    2bfc:	e0f1      	b.n	2de2 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2bfe:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2c00:	2a00      	cmp	r2, #0
    2c02:	d100      	bne.n	2c06 <spi_write_buffer_wait+0x26>
    2c04:	e0ed      	b.n	2de2 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    2c06:	7963      	ldrb	r3, [r4, #5]
    2c08:	2b00      	cmp	r3, #0
    2c0a:	d105      	bne.n	2c18 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2c0c:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2c0e:	7e18      	ldrb	r0, [r3, #24]
    2c10:	0782      	lsls	r2, r0, #30
    2c12:	d501      	bpl.n	2c18 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2c14:	2002      	movs	r0, #2
    2c16:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2c18:	4655      	mov	r5, sl
    2c1a:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c1c:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2c1e:	2602      	movs	r6, #2
    2c20:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2c22:	2704      	movs	r7, #4
    2c24:	46bb      	mov	fp, r7
    2c26:	e08f      	b.n	2d48 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2c28:	7962      	ldrb	r2, [r4, #5]
    2c2a:	2a00      	cmp	r2, #0
    2c2c:	d001      	beq.n	2c32 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2c2e:	6826      	ldr	r6, [r4, #0]
    2c30:	e016      	b.n	2c60 <spi_write_buffer_wait+0x80>
    2c32:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c34:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    2c36:	421e      	tst	r6, r3
    2c38:	d106      	bne.n	2c48 <spi_write_buffer_wait+0x68>
    2c3a:	4e6d      	ldr	r6, [pc, #436]	; (2df0 <spi_write_buffer_wait+0x210>)
    2c3c:	7e17      	ldrb	r7, [r2, #24]
    2c3e:	421f      	tst	r7, r3
    2c40:	d102      	bne.n	2c48 <spi_write_buffer_wait+0x68>
    2c42:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2c44:	2e00      	cmp	r6, #0
    2c46:	d1f9      	bne.n	2c3c <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2c48:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    2c4a:	4667      	mov	r7, ip
    2c4c:	423e      	tst	r6, r7
    2c4e:	d003      	beq.n	2c58 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2c50:	2302      	movs	r3, #2
    2c52:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    2c54:	2004      	movs	r0, #4
    2c56:	e0c4      	b.n	2de2 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2c58:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    2c5a:	421a      	tst	r2, r3
    2c5c:	d1e7      	bne.n	2c2e <spi_write_buffer_wait+0x4e>
    2c5e:	e0b3      	b.n	2dc8 <spi_write_buffer_wait+0x1e8>
    2c60:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    2c62:	421a      	tst	r2, r3
    2c64:	d0fc      	beq.n	2c60 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2c66:	1c42      	adds	r2, r0, #1
    2c68:	b292      	uxth	r2, r2
    2c6a:	4690      	mov	r8, r2
    2c6c:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2c6e:	79a2      	ldrb	r2, [r4, #6]
    2c70:	2a01      	cmp	r2, #1
    2c72:	d001      	beq.n	2c78 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    2c74:	4640      	mov	r0, r8
    2c76:	e005      	b.n	2c84 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    2c78:	3002      	adds	r0, #2
    2c7a:	b280      	uxth	r0, r0
    2c7c:	4642      	mov	r2, r8
    2c7e:	5c8a      	ldrb	r2, [r1, r2]
    2c80:	0212      	lsls	r2, r2, #8
    2c82:	4317      	orrs	r7, r2
    2c84:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2c86:	421a      	tst	r2, r3
    2c88:	d002      	beq.n	2c90 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2c8a:	05ff      	lsls	r7, r7, #23
    2c8c:	0dff      	lsrs	r7, r7, #23
    2c8e:	62b7      	str	r7, [r6, #40]	; 0x28
    2c90:	1e6a      	subs	r2, r5, #1
    2c92:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    2c94:	79e2      	ldrb	r2, [r4, #7]
    2c96:	2a00      	cmp	r2, #0
    2c98:	d101      	bne.n	2c9e <spi_write_buffer_wait+0xbe>
    2c9a:	1c35      	adds	r5, r6, #0
    2c9c:	e056      	b.n	2d4c <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    2c9e:	7962      	ldrb	r2, [r4, #5]
    2ca0:	2a00      	cmp	r2, #0
    2ca2:	d137      	bne.n	2d14 <spi_write_buffer_wait+0x134>
    2ca4:	4a53      	ldr	r2, [pc, #332]	; (2df4 <spi_write_buffer_wait+0x214>)
    2ca6:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ca8:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2caa:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    2cac:	421f      	tst	r7, r3
    2cae:	d01c      	beq.n	2cea <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    2cb0:	1c47      	adds	r7, r0, #1
    2cb2:	b2bf      	uxth	r7, r7
    2cb4:	46b9      	mov	r9, r7
    2cb6:	9901      	ldr	r1, [sp, #4]
    2cb8:	5c09      	ldrb	r1, [r1, r0]
    2cba:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2cbc:	79a7      	ldrb	r7, [r4, #6]
    2cbe:	2f01      	cmp	r7, #1
    2cc0:	d001      	beq.n	2cc6 <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2cc2:	4648      	mov	r0, r9
    2cc4:	e008      	b.n	2cd8 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    2cc6:	3002      	adds	r0, #2
    2cc8:	b280      	uxth	r0, r0
    2cca:	9901      	ldr	r1, [sp, #4]
    2ccc:	464f      	mov	r7, r9
    2cce:	5dc9      	ldrb	r1, [r1, r7]
    2cd0:	0209      	lsls	r1, r1, #8
    2cd2:	4647      	mov	r7, r8
    2cd4:	430f      	orrs	r7, r1
    2cd6:	46b8      	mov	r8, r7
    2cd8:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2cda:	421f      	tst	r7, r3
    2cdc:	d003      	beq.n	2ce6 <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2cde:	4647      	mov	r7, r8
    2ce0:	05f9      	lsls	r1, r7, #23
    2ce2:	0dcf      	lsrs	r7, r1, #23
    2ce4:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    2ce6:	3d01      	subs	r5, #1
    2ce8:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2cea:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2cec:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    2cee:	4659      	mov	r1, fp
    2cf0:	420f      	tst	r7, r1
    2cf2:	d102      	bne.n	2cfa <spi_write_buffer_wait+0x11a>
    2cf4:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2cf6:	2a00      	cmp	r2, #0
    2cf8:	d1d6      	bne.n	2ca8 <spi_write_buffer_wait+0xc8>
    2cfa:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2cfc:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    2cfe:	4667      	mov	r7, ip
    2d00:	423a      	tst	r2, r7
    2d02:	d003      	beq.n	2d0c <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2d04:	2302      	movs	r3, #2
    2d06:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2d08:	2004      	movs	r0, #4
    2d0a:	e06a      	b.n	2de2 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d0c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    2d0e:	465e      	mov	r6, fp
    2d10:	4232      	tst	r2, r6
    2d12:	d05b      	beq.n	2dcc <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d14:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d16:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2d18:	465f      	mov	r7, fp
    2d1a:	423a      	tst	r2, r7
    2d1c:	d0fb      	beq.n	2d16 <spi_write_buffer_wait+0x136>
    2d1e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2d20:	423a      	tst	r2, r7
    2d22:	d00d      	beq.n	2d40 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d24:	8b72      	ldrh	r2, [r6, #26]
    2d26:	423a      	tst	r2, r7
    2d28:	d004      	beq.n	2d34 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2d2a:	8b72      	ldrh	r2, [r6, #26]
    2d2c:	2704      	movs	r7, #4
    2d2e:	433a      	orrs	r2, r7
    2d30:	b292      	uxth	r2, r2
    2d32:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2d34:	79a2      	ldrb	r2, [r4, #6]
    2d36:	2a01      	cmp	r2, #1
    2d38:	d101      	bne.n	2d3e <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2d3a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    2d3c:	e000      	b.n	2d40 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2d3e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    2d40:	4652      	mov	r2, sl
    2d42:	3a01      	subs	r2, #1
    2d44:	b292      	uxth	r2, r2
    2d46:	4692      	mov	sl, r2
    2d48:	3d01      	subs	r5, #1
    2d4a:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    2d4c:	4a2a      	ldr	r2, [pc, #168]	; (2df8 <spi_write_buffer_wait+0x218>)
    2d4e:	4295      	cmp	r5, r2
    2d50:	d000      	beq.n	2d54 <spi_write_buffer_wait+0x174>
    2d52:	e769      	b.n	2c28 <spi_write_buffer_wait+0x48>
    2d54:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2d56:	7963      	ldrb	r3, [r4, #5]
    2d58:	2b01      	cmp	r3, #1
    2d5a:	d105      	bne.n	2d68 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2d5c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2d5e:	2202      	movs	r2, #2
    2d60:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    2d62:	4213      	tst	r3, r2
    2d64:	d0fc      	beq.n	2d60 <spi_write_buffer_wait+0x180>
    2d66:	e033      	b.n	2dd0 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    2d68:	2b00      	cmp	r3, #0
    2d6a:	d133      	bne.n	2dd4 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    2d6c:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2d6e:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    2d70:	2b00      	cmp	r3, #0
    2d72:	d036      	beq.n	2de2 <spi_write_buffer_wait+0x202>
			while (flush_length) {
    2d74:	2900      	cmp	r1, #0
    2d76:	d02f      	beq.n	2dd8 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d78:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2d7a:	4e1d      	ldr	r6, [pc, #116]	; (2df0 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2d7c:	2704      	movs	r7, #4
    2d7e:	4650      	mov	r0, sl
    2d80:	e01c      	b.n	2dbc <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2d82:	7e0a      	ldrb	r2, [r1, #24]
    2d84:	422a      	tst	r2, r5
    2d86:	d102      	bne.n	2d8e <spi_write_buffer_wait+0x1ae>
    2d88:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d1f9      	bne.n	2d82 <spi_write_buffer_wait+0x1a2>
    2d8e:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    2d90:	422b      	tst	r3, r5
    2d92:	d023      	beq.n	2ddc <spi_write_buffer_wait+0x1fc>
    2d94:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2d96:	422b      	tst	r3, r5
    2d98:	d00c      	beq.n	2db4 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2d9a:	8b4b      	ldrh	r3, [r1, #26]
    2d9c:	422b      	tst	r3, r5
    2d9e:	d003      	beq.n	2da8 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2da0:	8b4b      	ldrh	r3, [r1, #26]
    2da2:	433b      	orrs	r3, r7
    2da4:	b29b      	uxth	r3, r3
    2da6:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2da8:	79a3      	ldrb	r3, [r4, #6]
    2daa:	2b01      	cmp	r3, #1
    2dac:	d101      	bne.n	2db2 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2dae:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2db0:	e000      	b.n	2db4 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2db2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    2db4:	3801      	subs	r0, #1
    2db6:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2db8:	2800      	cmp	r0, #0
    2dba:	d011      	beq.n	2de0 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2dbc:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2dbe:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2dc0:	422b      	tst	r3, r5
    2dc2:	d1e4      	bne.n	2d8e <spi_write_buffer_wait+0x1ae>
    2dc4:	1c33      	adds	r3, r6, #0
    2dc6:	e7dc      	b.n	2d82 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2dc8:	2012      	movs	r0, #18
    2dca:	e00a      	b.n	2de2 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2dcc:	2012      	movs	r0, #18
    2dce:	e008      	b.n	2de2 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2dd0:	2000      	movs	r0, #0
    2dd2:	e006      	b.n	2de2 <spi_write_buffer_wait+0x202>
    2dd4:	2000      	movs	r0, #0
    2dd6:	e004      	b.n	2de2 <spi_write_buffer_wait+0x202>
    2dd8:	2000      	movs	r0, #0
    2dda:	e002      	b.n	2de2 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2ddc:	2012      	movs	r0, #18
    2dde:	e000      	b.n	2de2 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2de0:	2000      	movs	r0, #0
}
    2de2:	b003      	add	sp, #12
    2de4:	bc3c      	pop	{r2, r3, r4, r5}
    2de6:	4690      	mov	r8, r2
    2de8:	4699      	mov	r9, r3
    2dea:	46a2      	mov	sl, r4
    2dec:	46ab      	mov	fp, r5
    2dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2df0:	00002710 	.word	0x00002710
    2df4:	00002711 	.word	0x00002711
    2df8:	0000ffff 	.word	0x0000ffff

00002dfc <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2dfe:	0080      	lsls	r0, r0, #2
    2e00:	4b7a      	ldr	r3, [pc, #488]	; (2fec <_spi_interrupt_handler+0x1f0>)
    2e02:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2e04:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2e06:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2e08:	5ce3      	ldrb	r3, [r4, r3]
    2e0a:	2237      	movs	r2, #55	; 0x37
    2e0c:	5ca7      	ldrb	r7, [r4, r2]
    2e0e:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2e10:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2e12:	7dae      	ldrb	r6, [r5, #22]
    2e14:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2e16:	07f1      	lsls	r1, r6, #31
    2e18:	d541      	bpl.n	2e9e <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2e1a:	7963      	ldrb	r3, [r4, #5]
    2e1c:	2b01      	cmp	r3, #1
    2e1e:	d116      	bne.n	2e4e <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2e20:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2e22:	2b00      	cmp	r3, #0
    2e24:	d10f      	bne.n	2e46 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2e26:	4b72      	ldr	r3, [pc, #456]	; (2ff0 <_spi_interrupt_handler+0x1f4>)
    2e28:	881b      	ldrh	r3, [r3, #0]
    2e2a:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2e2c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2e2e:	3b01      	subs	r3, #1
    2e30:	b29b      	uxth	r3, r3
    2e32:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2e34:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2e36:	b29b      	uxth	r3, r3
    2e38:	2b00      	cmp	r3, #0
    2e3a:	d101      	bne.n	2e40 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2e3c:	2301      	movs	r3, #1
    2e3e:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2e40:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    2e42:	2b01      	cmp	r3, #1
    2e44:	d103      	bne.n	2e4e <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2e46:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2e48:	2b00      	cmp	r3, #0
    2e4a:	d105      	bne.n	2e58 <_spi_interrupt_handler+0x5c>
    2e4c:	e027      	b.n	2e9e <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2e4e:	2b00      	cmp	r3, #0
    2e50:	d125      	bne.n	2e9e <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    2e52:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2e54:	2b00      	cmp	r3, #0
    2e56:	d022      	beq.n	2e9e <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2e58:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2e5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2e5c:	7819      	ldrb	r1, [r3, #0]
    2e5e:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    2e60:	1c58      	adds	r0, r3, #1
    2e62:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e64:	79a0      	ldrb	r0, [r4, #6]
    2e66:	2801      	cmp	r0, #1
    2e68:	d104      	bne.n	2e74 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2e6a:	7858      	ldrb	r0, [r3, #1]
    2e6c:	0200      	lsls	r0, r0, #8
    2e6e:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2e70:	3302      	adds	r3, #2
    2e72:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2e74:	05cb      	lsls	r3, r1, #23
    2e76:	0ddb      	lsrs	r3, r3, #23
    2e78:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    2e7a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2e7c:	3b01      	subs	r3, #1
    2e7e:	b29b      	uxth	r3, r3
    2e80:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    2e82:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2e84:	b29b      	uxth	r3, r3
    2e86:	2b00      	cmp	r3, #0
    2e88:	d109      	bne.n	2e9e <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2e8a:	2301      	movs	r3, #1
    2e8c:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    2e8e:	7a63      	ldrb	r3, [r4, #9]
    2e90:	2b01      	cmp	r3, #1
    2e92:	d104      	bne.n	2e9e <_spi_interrupt_handler+0xa2>
    2e94:	79e3      	ldrb	r3, [r4, #7]
    2e96:	2b00      	cmp	r3, #0
    2e98:	d101      	bne.n	2e9e <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2e9a:	2302      	movs	r3, #2
    2e9c:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    2e9e:	0772      	lsls	r2, r6, #29
    2ea0:	d561      	bpl.n	2f66 <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2ea2:	8b6b      	ldrh	r3, [r5, #26]
    2ea4:	0759      	lsls	r1, r3, #29
    2ea6:	d514      	bpl.n	2ed2 <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    2ea8:	7a63      	ldrb	r3, [r4, #9]
    2eaa:	2b01      	cmp	r3, #1
    2eac:	d00b      	beq.n	2ec6 <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    2eae:	221e      	movs	r2, #30
    2eb0:	2338      	movs	r3, #56	; 0x38
    2eb2:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    2eb4:	2303      	movs	r3, #3
    2eb6:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    2eb8:	2305      	movs	r3, #5
    2eba:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    2ebc:	073a      	lsls	r2, r7, #28
    2ebe:	d502      	bpl.n	2ec6 <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2ec0:	1c20      	adds	r0, r4, #0
    2ec2:	69a3      	ldr	r3, [r4, #24]
    2ec4:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    2ec6:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2ec8:	8b6a      	ldrh	r2, [r5, #26]
    2eca:	2304      	movs	r3, #4
    2ecc:	4313      	orrs	r3, r2
    2ece:	836b      	strh	r3, [r5, #26]
    2ed0:	e049      	b.n	2f66 <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2ed2:	7a63      	ldrb	r3, [r4, #9]
    2ed4:	2b01      	cmp	r3, #1
    2ed6:	d116      	bne.n	2f06 <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2ed8:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    2eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2edc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2ede:	3b01      	subs	r3, #1
    2ee0:	b29b      	uxth	r3, r3
    2ee2:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    2ee4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2ee6:	b29b      	uxth	r3, r3
    2ee8:	2b00      	cmp	r3, #0
    2eea:	d13c      	bne.n	2f66 <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2eec:	2304      	movs	r3, #4
    2eee:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2ef0:	2200      	movs	r2, #0
    2ef2:	2338      	movs	r3, #56	; 0x38
    2ef4:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2ef6:	2303      	movs	r3, #3
    2ef8:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2efa:	07f9      	lsls	r1, r7, #31
    2efc:	d533      	bpl.n	2f66 <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2efe:	1c20      	adds	r0, r4, #0
    2f00:	68e2      	ldr	r2, [r4, #12]
    2f02:	4790      	blx	r2
    2f04:	e02f      	b.n	2f66 <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2f06:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2f08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2f0a:	05d2      	lsls	r2, r2, #23
    2f0c:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    2f0e:	b2d3      	uxtb	r3, r2
    2f10:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2f12:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2f14:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2f16:	1c59      	adds	r1, r3, #1
    2f18:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2f1a:	79a1      	ldrb	r1, [r4, #6]
    2f1c:	2901      	cmp	r1, #1
    2f1e:	d104      	bne.n	2f2a <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2f20:	0a12      	lsrs	r2, r2, #8
    2f22:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2f24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2f26:	3301      	adds	r3, #1
    2f28:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2f2a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2f2c:	3b01      	subs	r3, #1
    2f2e:	b29b      	uxth	r3, r3
    2f30:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    2f32:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2f34:	b29b      	uxth	r3, r3
    2f36:	2b00      	cmp	r3, #0
    2f38:	d115      	bne.n	2f66 <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    2f3a:	2200      	movs	r2, #0
    2f3c:	2338      	movs	r3, #56	; 0x38
    2f3e:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2f40:	2304      	movs	r3, #4
    2f42:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    2f44:	7a63      	ldrb	r3, [r4, #9]
    2f46:	2b02      	cmp	r3, #2
    2f48:	d105      	bne.n	2f56 <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2f4a:	077a      	lsls	r2, r7, #29
    2f4c:	d50b      	bpl.n	2f66 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2f4e:	1c20      	adds	r0, r4, #0
    2f50:	6963      	ldr	r3, [r4, #20]
    2f52:	4798      	blx	r3
    2f54:	e007      	b.n	2f66 <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    2f56:	7a63      	ldrb	r3, [r4, #9]
    2f58:	2b00      	cmp	r3, #0
    2f5a:	d104      	bne.n	2f66 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2f5c:	07b9      	lsls	r1, r7, #30
    2f5e:	d502      	bpl.n	2f66 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2f60:	1c20      	adds	r0, r4, #0
    2f62:	6922      	ldr	r2, [r4, #16]
    2f64:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2f66:	07b3      	lsls	r3, r6, #30
    2f68:	d528      	bpl.n	2fbc <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2f6a:	7963      	ldrb	r3, [r4, #5]
    2f6c:	2b00      	cmp	r3, #0
    2f6e:	d110      	bne.n	2f92 <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2f70:	2307      	movs	r3, #7
    2f72:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2f74:	2302      	movs	r3, #2
    2f76:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2f78:	2303      	movs	r3, #3
    2f7a:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2f7c:	2300      	movs	r3, #0
    2f7e:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2f80:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    2f82:	2338      	movs	r3, #56	; 0x38
    2f84:	2200      	movs	r2, #0
    2f86:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2f88:	06f9      	lsls	r1, r7, #27
    2f8a:	d502      	bpl.n	2f92 <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2f8c:	1c20      	adds	r0, r4, #0
    2f8e:	69e2      	ldr	r2, [r4, #28]
    2f90:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2f92:	7963      	ldrb	r3, [r4, #5]
    2f94:	2b01      	cmp	r3, #1
    2f96:	d111      	bne.n	2fbc <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2f98:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2f9a:	2b01      	cmp	r3, #1
    2f9c:	d10e      	bne.n	2fbc <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2f9e:	79e3      	ldrb	r3, [r4, #7]
    2fa0:	2b00      	cmp	r3, #0
    2fa2:	d10b      	bne.n	2fbc <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2fa4:	2302      	movs	r3, #2
    2fa6:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    2fa8:	2303      	movs	r3, #3
    2faa:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    2fac:	2200      	movs	r2, #0
    2fae:	2338      	movs	r3, #56	; 0x38
    2fb0:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    2fb2:	07fb      	lsls	r3, r7, #31
    2fb4:	d502      	bpl.n	2fbc <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    2fb6:	1c20      	adds	r0, r4, #0
    2fb8:	68e1      	ldr	r1, [r4, #12]
    2fba:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    2fbc:	0732      	lsls	r2, r6, #28
    2fbe:	d50a      	bpl.n	2fd6 <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    2fc0:	7963      	ldrb	r3, [r4, #5]
    2fc2:	2b00      	cmp	r3, #0
    2fc4:	d107      	bne.n	2fd6 <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2fc6:	2308      	movs	r3, #8
    2fc8:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2fca:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    2fcc:	06bb      	lsls	r3, r7, #26
    2fce:	d502      	bpl.n	2fd6 <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    2fd0:	1c20      	adds	r0, r4, #0
    2fd2:	6a21      	ldr	r1, [r4, #32]
    2fd4:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2fd6:	09f6      	lsrs	r6, r6, #7
    2fd8:	d007      	beq.n	2fea <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2fda:	2380      	movs	r3, #128	; 0x80
    2fdc:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2fde:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    2fe0:	067a      	lsls	r2, r7, #25
    2fe2:	d502      	bpl.n	2fea <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2fe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2fe6:	1c20      	adds	r0, r4, #0
    2fe8:	4798      	blx	r3
		}
	}
#  endif
}
    2fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2fec:	2000297c 	.word	0x2000297c
    2ff0:	20002978 	.word	0x20002978

00002ff4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2ff4:	4770      	bx	lr
    2ff6:	46c0      	nop			; (mov r8, r8)

00002ff8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2ff8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2ffa:	4b0b      	ldr	r3, [pc, #44]	; (3028 <_sercom_set_handler+0x30>)
    2ffc:	781b      	ldrb	r3, [r3, #0]
    2ffe:	2b00      	cmp	r3, #0
    3000:	d10e      	bne.n	3020 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3002:	4c0a      	ldr	r4, [pc, #40]	; (302c <_sercom_set_handler+0x34>)
    3004:	4d0a      	ldr	r5, [pc, #40]	; (3030 <_sercom_set_handler+0x38>)
    3006:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    3008:	4b0a      	ldr	r3, [pc, #40]	; (3034 <_sercom_set_handler+0x3c>)
    300a:	2200      	movs	r2, #0
    300c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    300e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    3010:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3012:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    3014:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3016:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    3018:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    301a:	2201      	movs	r2, #1
    301c:	4b02      	ldr	r3, [pc, #8]	; (3028 <_sercom_set_handler+0x30>)
    301e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3020:	0080      	lsls	r0, r0, #2
    3022:	4b02      	ldr	r3, [pc, #8]	; (302c <_sercom_set_handler+0x34>)
    3024:	50c1      	str	r1, [r0, r3]
}
    3026:	bd30      	pop	{r4, r5, pc}
    3028:	200001e4 	.word	0x200001e4
    302c:	200001e8 	.word	0x200001e8
    3030:	00002ff5 	.word	0x00002ff5
    3034:	2000297c 	.word	0x2000297c

00003038 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3038:	b530      	push	{r4, r5, lr}
    303a:	b083      	sub	sp, #12
    303c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    303e:	ac01      	add	r4, sp, #4
    3040:	1c20      	adds	r0, r4, #0
    3042:	4905      	ldr	r1, [pc, #20]	; (3058 <_sercom_get_interrupt_vector+0x20>)
    3044:	2204      	movs	r2, #4
    3046:	4b05      	ldr	r3, [pc, #20]	; (305c <_sercom_get_interrupt_vector+0x24>)
    3048:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    304a:	1c28      	adds	r0, r5, #0
    304c:	4b04      	ldr	r3, [pc, #16]	; (3060 <_sercom_get_interrupt_vector+0x28>)
    304e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3050:	5620      	ldrsb	r0, [r4, r0]
}
    3052:	b003      	add	sp, #12
    3054:	bd30      	pop	{r4, r5, pc}
    3056:	46c0      	nop			; (mov r8, r8)
    3058:	0000c3e0 	.word	0x0000c3e0
    305c:	0000445d 	.word	0x0000445d
    3060:	00002899 	.word	0x00002899

00003064 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3064:	b508      	push	{r3, lr}
    3066:	4b02      	ldr	r3, [pc, #8]	; (3070 <SERCOM0_Handler+0xc>)
    3068:	681b      	ldr	r3, [r3, #0]
    306a:	2000      	movs	r0, #0
    306c:	4798      	blx	r3
    306e:	bd08      	pop	{r3, pc}
    3070:	200001e8 	.word	0x200001e8

00003074 <SERCOM1_Handler>:
    3074:	b508      	push	{r3, lr}
    3076:	4b02      	ldr	r3, [pc, #8]	; (3080 <SERCOM1_Handler+0xc>)
    3078:	685b      	ldr	r3, [r3, #4]
    307a:	2001      	movs	r0, #1
    307c:	4798      	blx	r3
    307e:	bd08      	pop	{r3, pc}
    3080:	200001e8 	.word	0x200001e8

00003084 <SERCOM2_Handler>:
    3084:	b508      	push	{r3, lr}
    3086:	4b02      	ldr	r3, [pc, #8]	; (3090 <SERCOM2_Handler+0xc>)
    3088:	689b      	ldr	r3, [r3, #8]
    308a:	2002      	movs	r0, #2
    308c:	4798      	blx	r3
    308e:	bd08      	pop	{r3, pc}
    3090:	200001e8 	.word	0x200001e8

00003094 <SERCOM3_Handler>:
    3094:	b508      	push	{r3, lr}
    3096:	4b02      	ldr	r3, [pc, #8]	; (30a0 <SERCOM3_Handler+0xc>)
    3098:	68db      	ldr	r3, [r3, #12]
    309a:	2003      	movs	r0, #3
    309c:	4798      	blx	r3
    309e:	bd08      	pop	{r3, pc}
    30a0:	200001e8 	.word	0x200001e8

000030a4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    30a4:	4770      	bx	lr
    30a6:	46c0      	nop			; (mov r8, r8)

000030a8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    30a8:	4b0c      	ldr	r3, [pc, #48]	; (30dc <cpu_irq_enter_critical+0x34>)
    30aa:	681b      	ldr	r3, [r3, #0]
    30ac:	2b00      	cmp	r3, #0
    30ae:	d110      	bne.n	30d2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    30b0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    30b4:	2b00      	cmp	r3, #0
    30b6:	d109      	bne.n	30cc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    30b8:	b672      	cpsid	i
    30ba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    30be:	2200      	movs	r2, #0
    30c0:	4b07      	ldr	r3, [pc, #28]	; (30e0 <cpu_irq_enter_critical+0x38>)
    30c2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    30c4:	2201      	movs	r2, #1
    30c6:	4b07      	ldr	r3, [pc, #28]	; (30e4 <cpu_irq_enter_critical+0x3c>)
    30c8:	701a      	strb	r2, [r3, #0]
    30ca:	e002      	b.n	30d2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    30cc:	2200      	movs	r2, #0
    30ce:	4b05      	ldr	r3, [pc, #20]	; (30e4 <cpu_irq_enter_critical+0x3c>)
    30d0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    30d2:	4b02      	ldr	r3, [pc, #8]	; (30dc <cpu_irq_enter_critical+0x34>)
    30d4:	681a      	ldr	r2, [r3, #0]
    30d6:	3201      	adds	r2, #1
    30d8:	601a      	str	r2, [r3, #0]
}
    30da:	4770      	bx	lr
    30dc:	200001f8 	.word	0x200001f8
    30e0:	20000108 	.word	0x20000108
    30e4:	200001fc 	.word	0x200001fc

000030e8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    30e8:	4b08      	ldr	r3, [pc, #32]	; (310c <cpu_irq_leave_critical+0x24>)
    30ea:	681a      	ldr	r2, [r3, #0]
    30ec:	3a01      	subs	r2, #1
    30ee:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    30f0:	681b      	ldr	r3, [r3, #0]
    30f2:	2b00      	cmp	r3, #0
    30f4:	d109      	bne.n	310a <cpu_irq_leave_critical+0x22>
    30f6:	4b06      	ldr	r3, [pc, #24]	; (3110 <cpu_irq_leave_critical+0x28>)
    30f8:	781b      	ldrb	r3, [r3, #0]
    30fa:	2b00      	cmp	r3, #0
    30fc:	d005      	beq.n	310a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    30fe:	2201      	movs	r2, #1
    3100:	4b04      	ldr	r3, [pc, #16]	; (3114 <cpu_irq_leave_critical+0x2c>)
    3102:	701a      	strb	r2, [r3, #0]
    3104:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3108:	b662      	cpsie	i
	}
}
    310a:	4770      	bx	lr
    310c:	200001f8 	.word	0x200001f8
    3110:	200001fc 	.word	0x200001fc
    3114:	20000108 	.word	0x20000108

00003118 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3118:	b5f0      	push	{r4, r5, r6, r7, lr}
    311a:	465f      	mov	r7, fp
    311c:	4656      	mov	r6, sl
    311e:	464d      	mov	r5, r9
    3120:	4644      	mov	r4, r8
    3122:	b4f0      	push	{r4, r5, r6, r7}
    3124:	b093      	sub	sp, #76	; 0x4c
    3126:	1c05      	adds	r5, r0, #0
    3128:	1c0c      	adds	r4, r1, #0
    312a:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    312c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    312e:	1c08      	adds	r0, r1, #0
    3130:	4ba9      	ldr	r3, [pc, #676]	; (33d8 <usart_init+0x2c0>)
    3132:	4798      	blx	r3
    3134:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3136:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3138:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    313a:	07d9      	lsls	r1, r3, #31
    313c:	d500      	bpl.n	3140 <usart_init+0x28>
    313e:	e143      	b.n	33c8 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3140:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    3142:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3144:	079f      	lsls	r7, r3, #30
    3146:	d500      	bpl.n	314a <usart_init+0x32>
    3148:	e13e      	b.n	33c8 <usart_init+0x2b0>
    314a:	4ba4      	ldr	r3, [pc, #656]	; (33dc <usart_init+0x2c4>)
    314c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    314e:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3150:	2701      	movs	r7, #1
    3152:	408f      	lsls	r7, r1
    3154:	1c39      	adds	r1, r7, #0
    3156:	4301      	orrs	r1, r0
    3158:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    315a:	a911      	add	r1, sp, #68	; 0x44
    315c:	272d      	movs	r7, #45	; 0x2d
    315e:	5df3      	ldrb	r3, [r6, r7]
    3160:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3162:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3164:	b2d2      	uxtb	r2, r2
    3166:	4690      	mov	r8, r2
    3168:	1c10      	adds	r0, r2, #0
    316a:	4b9d      	ldr	r3, [pc, #628]	; (33e0 <usart_init+0x2c8>)
    316c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    316e:	4640      	mov	r0, r8
    3170:	4b9c      	ldr	r3, [pc, #624]	; (33e4 <usart_init+0x2cc>)
    3172:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3174:	5df0      	ldrb	r0, [r6, r7]
    3176:	2100      	movs	r1, #0
    3178:	4b9b      	ldr	r3, [pc, #620]	; (33e8 <usart_init+0x2d0>)
    317a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    317c:	7af3      	ldrb	r3, [r6, #11]
    317e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    3180:	2324      	movs	r3, #36	; 0x24
    3182:	5cf3      	ldrb	r3, [r6, r3]
    3184:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3186:	2325      	movs	r3, #37	; 0x25
    3188:	5cf3      	ldrb	r3, [r6, r3]
    318a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    318c:	7ef3      	ldrb	r3, [r6, #27]
    318e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3190:	7f33      	ldrb	r3, [r6, #28]
    3192:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3194:	6829      	ldr	r1, [r5, #0]
    3196:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3198:	1c08      	adds	r0, r1, #0
    319a:	4b8f      	ldr	r3, [pc, #572]	; (33d8 <usart_init+0x2c0>)
    319c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    319e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    31a0:	2200      	movs	r2, #0
    31a2:	466b      	mov	r3, sp
    31a4:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    31a6:	8a32      	ldrh	r2, [r6, #16]
    31a8:	9203      	str	r2, [sp, #12]
    31aa:	2380      	movs	r3, #128	; 0x80
    31ac:	01db      	lsls	r3, r3, #7
    31ae:	429a      	cmp	r2, r3
    31b0:	d021      	beq.n	31f6 <usart_init+0xde>
    31b2:	2380      	movs	r3, #128	; 0x80
    31b4:	01db      	lsls	r3, r3, #7
    31b6:	429a      	cmp	r2, r3
    31b8:	d804      	bhi.n	31c4 <usart_init+0xac>
    31ba:	2380      	movs	r3, #128	; 0x80
    31bc:	019b      	lsls	r3, r3, #6
    31be:	429a      	cmp	r2, r3
    31c0:	d011      	beq.n	31e6 <usart_init+0xce>
    31c2:	e008      	b.n	31d6 <usart_init+0xbe>
    31c4:	23c0      	movs	r3, #192	; 0xc0
    31c6:	01db      	lsls	r3, r3, #7
    31c8:	9f03      	ldr	r7, [sp, #12]
    31ca:	429f      	cmp	r7, r3
    31cc:	d00f      	beq.n	31ee <usart_init+0xd6>
    31ce:	2380      	movs	r3, #128	; 0x80
    31d0:	021b      	lsls	r3, r3, #8
    31d2:	429f      	cmp	r7, r3
    31d4:	d003      	beq.n	31de <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    31d6:	2710      	movs	r7, #16
    31d8:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31da:	2700      	movs	r7, #0
    31dc:	e00e      	b.n	31fc <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    31de:	2703      	movs	r7, #3
    31e0:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31e2:	2700      	movs	r7, #0
    31e4:	e00a      	b.n	31fc <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    31e6:	2710      	movs	r7, #16
    31e8:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    31ea:	2701      	movs	r7, #1
    31ec:	e006      	b.n	31fc <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    31ee:	2708      	movs	r7, #8
    31f0:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    31f2:	2701      	movs	r7, #1
    31f4:	e002      	b.n	31fc <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    31f6:	2708      	movs	r7, #8
    31f8:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    31fa:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    31fc:	6831      	ldr	r1, [r6, #0]
    31fe:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    3200:	68f2      	ldr	r2, [r6, #12]
    3202:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3204:	6973      	ldr	r3, [r6, #20]
    3206:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3208:	7e31      	ldrb	r1, [r6, #24]
    320a:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    320c:	2326      	movs	r3, #38	; 0x26
    320e:	5cf3      	ldrb	r3, [r6, r3]
    3210:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    3212:	6872      	ldr	r2, [r6, #4]
    3214:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3216:	2a00      	cmp	r2, #0
    3218:	d013      	beq.n	3242 <usart_init+0x12a>
    321a:	2380      	movs	r3, #128	; 0x80
    321c:	055b      	lsls	r3, r3, #21
    321e:	429a      	cmp	r2, r3
    3220:	d12e      	bne.n	3280 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3222:	2327      	movs	r3, #39	; 0x27
    3224:	5cf3      	ldrb	r3, [r6, r3]
    3226:	2b00      	cmp	r3, #0
    3228:	d12e      	bne.n	3288 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    322a:	6a37      	ldr	r7, [r6, #32]
    322c:	b2c0      	uxtb	r0, r0
    322e:	4b6f      	ldr	r3, [pc, #444]	; (33ec <usart_init+0x2d4>)
    3230:	4798      	blx	r3
    3232:	1c01      	adds	r1, r0, #0
    3234:	1c38      	adds	r0, r7, #0
    3236:	466a      	mov	r2, sp
    3238:	322e      	adds	r2, #46	; 0x2e
    323a:	4b6d      	ldr	r3, [pc, #436]	; (33f0 <usart_init+0x2d8>)
    323c:	4798      	blx	r3
    323e:	1c03      	adds	r3, r0, #0
    3240:	e01f      	b.n	3282 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3242:	2327      	movs	r3, #39	; 0x27
    3244:	5cf3      	ldrb	r3, [r6, r3]
    3246:	2b00      	cmp	r3, #0
    3248:	d00a      	beq.n	3260 <usart_init+0x148>
				status_code =
    324a:	9908      	ldr	r1, [sp, #32]
    324c:	9100      	str	r1, [sp, #0]
    324e:	6a30      	ldr	r0, [r6, #32]
    3250:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    3252:	466a      	mov	r2, sp
    3254:	322e      	adds	r2, #46	; 0x2e
    3256:	1c3b      	adds	r3, r7, #0
    3258:	4f66      	ldr	r7, [pc, #408]	; (33f4 <usart_init+0x2dc>)
    325a:	47b8      	blx	r7
    325c:	1c03      	adds	r3, r0, #0
    325e:	e010      	b.n	3282 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3260:	6a31      	ldr	r1, [r6, #32]
    3262:	9109      	str	r1, [sp, #36]	; 0x24
    3264:	b2c0      	uxtb	r0, r0
    3266:	4b61      	ldr	r3, [pc, #388]	; (33ec <usart_init+0x2d4>)
    3268:	4798      	blx	r3
    326a:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    326c:	9a08      	ldr	r2, [sp, #32]
    326e:	9200      	str	r2, [sp, #0]
    3270:	9809      	ldr	r0, [sp, #36]	; 0x24
    3272:	466a      	mov	r2, sp
    3274:	322e      	adds	r2, #46	; 0x2e
    3276:	1c3b      	adds	r3, r7, #0
    3278:	4f5e      	ldr	r7, [pc, #376]	; (33f4 <usart_init+0x2dc>)
    327a:	47b8      	blx	r7
    327c:	1c03      	adds	r3, r0, #0
    327e:	e000      	b.n	3282 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    3280:	2300      	movs	r3, #0
    3282:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3284:	d000      	beq.n	3288 <usart_init+0x170>
    3286:	e09f      	b.n	33c8 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3288:	7e73      	ldrb	r3, [r6, #25]
    328a:	2b00      	cmp	r3, #0
    328c:	d002      	beq.n	3294 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    328e:	7eb3      	ldrb	r3, [r6, #26]
    3290:	4641      	mov	r1, r8
    3292:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3294:	682a      	ldr	r2, [r5, #0]
    3296:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3298:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    329a:	2b00      	cmp	r3, #0
    329c:	d1fc      	bne.n	3298 <usart_init+0x180>
    329e:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    32a0:	466b      	mov	r3, sp
    32a2:	332e      	adds	r3, #46	; 0x2e
    32a4:	881b      	ldrh	r3, [r3, #0]
    32a6:	4642      	mov	r2, r8
    32a8:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    32aa:	9b05      	ldr	r3, [sp, #20]
    32ac:	9f04      	ldr	r7, [sp, #16]
    32ae:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    32b0:	9f06      	ldr	r7, [sp, #24]
    32b2:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    32b4:	4649      	mov	r1, r9
    32b6:	430b      	orrs	r3, r1
		config->sample_rate |
    32b8:	9f03      	ldr	r7, [sp, #12]
    32ba:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    32bc:	4652      	mov	r2, sl
    32be:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    32c0:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    32c2:	4659      	mov	r1, fp
    32c4:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    32c6:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    32c8:	2327      	movs	r3, #39	; 0x27
    32ca:	5cf3      	ldrb	r3, [r6, r3]
    32cc:	2b00      	cmp	r3, #0
    32ce:	d101      	bne.n	32d4 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    32d0:	2304      	movs	r3, #4
    32d2:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    32d4:	7f31      	ldrb	r1, [r6, #28]
    32d6:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    32d8:	7e73      	ldrb	r3, [r6, #25]
    32da:	029b      	lsls	r3, r3, #10
    32dc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    32de:	7f73      	ldrb	r3, [r6, #29]
    32e0:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    32e2:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    32e4:	2324      	movs	r3, #36	; 0x24
    32e6:	5cf3      	ldrb	r3, [r6, r3]
    32e8:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    32ea:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    32ec:	2325      	movs	r3, #37	; 0x25
    32ee:	5cf3      	ldrb	r3, [r6, r3]
    32f0:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    32f2:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    32f4:	7af3      	ldrb	r3, [r6, #11]
    32f6:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    32f8:	8933      	ldrh	r3, [r6, #8]
    32fa:	2bff      	cmp	r3, #255	; 0xff
    32fc:	d004      	beq.n	3308 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    32fe:	2280      	movs	r2, #128	; 0x80
    3300:	0452      	lsls	r2, r2, #17
    3302:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    3304:	4319      	orrs	r1, r3
    3306:	e005      	b.n	3314 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    3308:	7ef3      	ldrb	r3, [r6, #27]
    330a:	2b00      	cmp	r3, #0
    330c:	d002      	beq.n	3314 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    330e:	2380      	movs	r3, #128	; 0x80
    3310:	04db      	lsls	r3, r3, #19
    3312:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3314:	232c      	movs	r3, #44	; 0x2c
    3316:	5cf3      	ldrb	r3, [r6, r3]
    3318:	2b00      	cmp	r3, #0
    331a:	d103      	bne.n	3324 <usart_init+0x20c>
    331c:	4b36      	ldr	r3, [pc, #216]	; (33f8 <usart_init+0x2e0>)
    331e:	789b      	ldrb	r3, [r3, #2]
    3320:	079a      	lsls	r2, r3, #30
    3322:	d501      	bpl.n	3328 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3324:	2380      	movs	r3, #128	; 0x80
    3326:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3328:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    332a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    332c:	2b00      	cmp	r3, #0
    332e:	d1fc      	bne.n	332a <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    3330:	4643      	mov	r3, r8
    3332:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3334:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3336:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3338:	2b00      	cmp	r3, #0
    333a:	d1fc      	bne.n	3336 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    333c:	4641      	mov	r1, r8
    333e:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3340:	ab10      	add	r3, sp, #64	; 0x40
    3342:	2280      	movs	r2, #128	; 0x80
    3344:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3346:	2200      	movs	r2, #0
    3348:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    334a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    334c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    334e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    3350:	920c      	str	r2, [sp, #48]	; 0x30
    3352:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3354:	930d      	str	r3, [sp, #52]	; 0x34
    3356:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    3358:	970e      	str	r7, [sp, #56]	; 0x38
    335a:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    335c:	960f      	str	r6, [sp, #60]	; 0x3c
    335e:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3360:	ae10      	add	r6, sp, #64	; 0x40
    3362:	b2f9      	uxtb	r1, r7
    3364:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3366:	aa0c      	add	r2, sp, #48	; 0x30
    3368:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    336a:	2800      	cmp	r0, #0
    336c:	d102      	bne.n	3374 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    336e:	1c20      	adds	r0, r4, #0
    3370:	4a22      	ldr	r2, [pc, #136]	; (33fc <usart_init+0x2e4>)
    3372:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3374:	1c43      	adds	r3, r0, #1
    3376:	d005      	beq.n	3384 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3378:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    337a:	0c00      	lsrs	r0, r0, #16
    337c:	b2c0      	uxtb	r0, r0
    337e:	1c31      	adds	r1, r6, #0
    3380:	4a1f      	ldr	r2, [pc, #124]	; (3400 <usart_init+0x2e8>)
    3382:	4790      	blx	r2
    3384:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3386:	2f04      	cmp	r7, #4
    3388:	d1eb      	bne.n	3362 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    338a:	2300      	movs	r3, #0
    338c:	60eb      	str	r3, [r5, #12]
    338e:	612b      	str	r3, [r5, #16]
    3390:	616b      	str	r3, [r5, #20]
    3392:	61ab      	str	r3, [r5, #24]
    3394:	61eb      	str	r3, [r5, #28]
    3396:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    3398:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    339a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    339c:	2200      	movs	r2, #0
    339e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    33a0:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    33a2:	2330      	movs	r3, #48	; 0x30
    33a4:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    33a6:	2331      	movs	r3, #49	; 0x31
    33a8:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    33aa:	2332      	movs	r3, #50	; 0x32
    33ac:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    33ae:	2333      	movs	r3, #51	; 0x33
    33b0:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    33b2:	6828      	ldr	r0, [r5, #0]
    33b4:	4b08      	ldr	r3, [pc, #32]	; (33d8 <usart_init+0x2c0>)
    33b6:	4798      	blx	r3
    33b8:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    33ba:	4912      	ldr	r1, [pc, #72]	; (3404 <usart_init+0x2ec>)
    33bc:	4b12      	ldr	r3, [pc, #72]	; (3408 <usart_init+0x2f0>)
    33be:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    33c0:	00a4      	lsls	r4, r4, #2
    33c2:	4b12      	ldr	r3, [pc, #72]	; (340c <usart_init+0x2f4>)
    33c4:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    33c6:	2000      	movs	r0, #0
}
    33c8:	b013      	add	sp, #76	; 0x4c
    33ca:	bc3c      	pop	{r2, r3, r4, r5}
    33cc:	4690      	mov	r8, r2
    33ce:	4699      	mov	r9, r3
    33d0:	46a2      	mov	sl, r4
    33d2:	46ab      	mov	fp, r5
    33d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33d6:	46c0      	nop			; (mov r8, r8)
    33d8:	00002899 	.word	0x00002899
    33dc:	40000400 	.word	0x40000400
    33e0:	00003c2d 	.word	0x00003c2d
    33e4:	00003ba1 	.word	0x00003ba1
    33e8:	00002741 	.word	0x00002741
    33ec:	00003c49 	.word	0x00003c49
    33f0:	00002569 	.word	0x00002569
    33f4:	00002591 	.word	0x00002591
    33f8:	41002000 	.word	0x41002000
    33fc:	00002791 	.word	0x00002791
    3400:	00003d09 	.word	0x00003d09
    3404:	0000353d 	.word	0x0000353d
    3408:	00002ff9 	.word	0x00002ff9
    340c:	2000297c 	.word	0x2000297c

00003410 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    3410:	b510      	push	{r4, lr}
    3412:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3414:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    3416:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    3418:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    341a:	2c00      	cmp	r4, #0
    341c:	d00d      	beq.n	343a <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    341e:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    3420:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3422:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    3424:	2a00      	cmp	r2, #0
    3426:	d108      	bne.n	343a <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3428:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    342a:	2a00      	cmp	r2, #0
    342c:	d1fc      	bne.n	3428 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    342e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    3430:	2102      	movs	r1, #2
    3432:	7e1a      	ldrb	r2, [r3, #24]
    3434:	420a      	tst	r2, r1
    3436:	d0fc      	beq.n	3432 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    3438:	2000      	movs	r0, #0
}
    343a:	bd10      	pop	{r4, pc}

0000343c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    343c:	b510      	push	{r4, lr}
    343e:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3440:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3442:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    3444:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3446:	2a00      	cmp	r2, #0
    3448:	d033      	beq.n	34b2 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    344a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    344c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    344e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    3450:	2b00      	cmp	r3, #0
    3452:	d12e      	bne.n	34b2 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3454:	7e23      	ldrb	r3, [r4, #24]
    3456:	075a      	lsls	r2, r3, #29
    3458:	d52b      	bpl.n	34b2 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    345a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    345c:	2b00      	cmp	r3, #0
    345e:	d1fc      	bne.n	345a <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3460:	8b63      	ldrh	r3, [r4, #26]
    3462:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    3464:	069a      	lsls	r2, r3, #26
    3466:	d021      	beq.n	34ac <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3468:	079a      	lsls	r2, r3, #30
    346a:	d503      	bpl.n	3474 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    346c:	2302      	movs	r3, #2
    346e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    3470:	201a      	movs	r0, #26
    3472:	e01e      	b.n	34b2 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3474:	075a      	lsls	r2, r3, #29
    3476:	d503      	bpl.n	3480 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3478:	2304      	movs	r3, #4
    347a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    347c:	201e      	movs	r0, #30
    347e:	e018      	b.n	34b2 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3480:	07da      	lsls	r2, r3, #31
    3482:	d503      	bpl.n	348c <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3484:	2301      	movs	r3, #1
    3486:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    3488:	2013      	movs	r0, #19
    348a:	e012      	b.n	34b2 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    348c:	06da      	lsls	r2, r3, #27
    348e:	d505      	bpl.n	349c <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    3490:	8b62      	ldrh	r2, [r4, #26]
    3492:	2310      	movs	r3, #16
    3494:	4313      	orrs	r3, r2
    3496:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    3498:	2042      	movs	r0, #66	; 0x42
    349a:	e00a      	b.n	34b2 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    349c:	069a      	lsls	r2, r3, #26
    349e:	d505      	bpl.n	34ac <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    34a0:	8b62      	ldrh	r2, [r4, #26]
    34a2:	2320      	movs	r3, #32
    34a4:	4313      	orrs	r3, r2
    34a6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    34a8:	2041      	movs	r0, #65	; 0x41
    34aa:	e002      	b.n	34b2 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    34ac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    34ae:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    34b0:	2000      	movs	r0, #0
}
    34b2:	bd10      	pop	{r4, pc}

000034b4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    34b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34b6:	1c04      	adds	r4, r0, #0
    34b8:	1c0e      	adds	r6, r1, #0
    34ba:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    34bc:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    34be:	4b0f      	ldr	r3, [pc, #60]	; (34fc <_usart_read_buffer+0x48>)
    34c0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    34c2:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    34c4:	b29b      	uxth	r3, r3
    34c6:	2b00      	cmp	r3, #0
    34c8:	d003      	beq.n	34d2 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    34ca:	4b0d      	ldr	r3, [pc, #52]	; (3500 <_usart_read_buffer+0x4c>)
    34cc:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    34ce:	2005      	movs	r0, #5
    34d0:	e013      	b.n	34fa <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    34d2:	85a7      	strh	r7, [r4, #44]	; 0x2c
    34d4:	4b0a      	ldr	r3, [pc, #40]	; (3500 <_usart_read_buffer+0x4c>)
    34d6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    34d8:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    34da:	2205      	movs	r2, #5
    34dc:	2332      	movs	r3, #50	; 0x32
    34de:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    34e0:	2304      	movs	r3, #4
    34e2:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    34e4:	7a23      	ldrb	r3, [r4, #8]
    34e6:	2b00      	cmp	r3, #0
    34e8:	d001      	beq.n	34ee <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    34ea:	2320      	movs	r3, #32
    34ec:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    34ee:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    34f0:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    34f2:	2b00      	cmp	r3, #0
    34f4:	d001      	beq.n	34fa <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    34f6:	2308      	movs	r3, #8
    34f8:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    34fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34fc:	000030a9 	.word	0x000030a9
    3500:	000030e9 	.word	0x000030e9

00003504 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3504:	1c93      	adds	r3, r2, #2
    3506:	009b      	lsls	r3, r3, #2
    3508:	18c3      	adds	r3, r0, r3
    350a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    350c:	2301      	movs	r3, #1
    350e:	4093      	lsls	r3, r2
    3510:	1c1a      	adds	r2, r3, #0
    3512:	2330      	movs	r3, #48	; 0x30
    3514:	5cc1      	ldrb	r1, [r0, r3]
    3516:	430a      	orrs	r2, r1
    3518:	54c2      	strb	r2, [r0, r3]
}
    351a:	4770      	bx	lr

0000351c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    351c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    351e:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    3520:	2a00      	cmp	r2, #0
    3522:	d006      	beq.n	3532 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3524:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    3526:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3528:	2c00      	cmp	r4, #0
    352a:	d002      	beq.n	3532 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    352c:	4b02      	ldr	r3, [pc, #8]	; (3538 <usart_read_buffer_job+0x1c>)
    352e:	4798      	blx	r3
    3530:	1c03      	adds	r3, r0, #0
}
    3532:	1c18      	adds	r0, r3, #0
    3534:	bd10      	pop	{r4, pc}
    3536:	46c0      	nop			; (mov r8, r8)
    3538:	000034b5 	.word	0x000034b5

0000353c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    353c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    353e:	0080      	lsls	r0, r0, #2
    3540:	4b64      	ldr	r3, [pc, #400]	; (36d4 <_usart_interrupt_handler+0x198>)
    3542:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3544:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3546:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3548:	2b00      	cmp	r3, #0
    354a:	d1fc      	bne.n	3546 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    354c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    354e:	7da6      	ldrb	r6, [r4, #22]
    3550:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    3552:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    3554:	5ceb      	ldrb	r3, [r5, r3]
    3556:	2230      	movs	r2, #48	; 0x30
    3558:	5caf      	ldrb	r7, [r5, r2]
    355a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    355c:	07f1      	lsls	r1, r6, #31
    355e:	d520      	bpl.n	35a2 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    3560:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3562:	b29b      	uxth	r3, r3
    3564:	2b00      	cmp	r3, #0
    3566:	d01a      	beq.n	359e <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3568:	6aab      	ldr	r3, [r5, #40]	; 0x28
    356a:	781a      	ldrb	r2, [r3, #0]
    356c:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    356e:	1c59      	adds	r1, r3, #1
    3570:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3572:	7969      	ldrb	r1, [r5, #5]
    3574:	2901      	cmp	r1, #1
    3576:	d104      	bne.n	3582 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3578:	7859      	ldrb	r1, [r3, #1]
    357a:	0209      	lsls	r1, r1, #8
    357c:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    357e:	3302      	adds	r3, #2
    3580:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3582:	05d3      	lsls	r3, r2, #23
    3584:	0ddb      	lsrs	r3, r3, #23
    3586:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3588:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    358a:	3b01      	subs	r3, #1
    358c:	b29b      	uxth	r3, r3
    358e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3590:	2b00      	cmp	r3, #0
    3592:	d106      	bne.n	35a2 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3594:	2301      	movs	r3, #1
    3596:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3598:	2302      	movs	r3, #2
    359a:	75a3      	strb	r3, [r4, #22]
    359c:	e001      	b.n	35a2 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    359e:	2301      	movs	r3, #1
    35a0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    35a2:	07b2      	lsls	r2, r6, #30
    35a4:	d509      	bpl.n	35ba <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    35a6:	2302      	movs	r3, #2
    35a8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    35aa:	2200      	movs	r2, #0
    35ac:	2333      	movs	r3, #51	; 0x33
    35ae:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    35b0:	07fb      	lsls	r3, r7, #31
    35b2:	d502      	bpl.n	35ba <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    35b4:	1c28      	adds	r0, r5, #0
    35b6:	68e9      	ldr	r1, [r5, #12]
    35b8:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    35ba:	0772      	lsls	r2, r6, #29
    35bc:	d56a      	bpl.n	3694 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    35be:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    35c0:	b29b      	uxth	r3, r3
    35c2:	2b00      	cmp	r3, #0
    35c4:	d064      	beq.n	3690 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    35c6:	8b63      	ldrh	r3, [r4, #26]
    35c8:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    35ca:	0719      	lsls	r1, r3, #28
    35cc:	d402      	bmi.n	35d4 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    35ce:	223f      	movs	r2, #63	; 0x3f
    35d0:	4013      	ands	r3, r2
    35d2:	e001      	b.n	35d8 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    35d4:	2237      	movs	r2, #55	; 0x37
    35d6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    35d8:	2b00      	cmp	r3, #0
    35da:	d037      	beq.n	364c <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    35dc:	079a      	lsls	r2, r3, #30
    35de:	d507      	bpl.n	35f0 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    35e0:	221a      	movs	r2, #26
    35e2:	2332      	movs	r3, #50	; 0x32
    35e4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    35e6:	8b62      	ldrh	r2, [r4, #26]
    35e8:	2302      	movs	r3, #2
    35ea:	4313      	orrs	r3, r2
    35ec:	8363      	strh	r3, [r4, #26]
    35ee:	e027      	b.n	3640 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    35f0:	0759      	lsls	r1, r3, #29
    35f2:	d507      	bpl.n	3604 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    35f4:	221e      	movs	r2, #30
    35f6:	2332      	movs	r3, #50	; 0x32
    35f8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    35fa:	8b62      	ldrh	r2, [r4, #26]
    35fc:	2304      	movs	r3, #4
    35fe:	4313      	orrs	r3, r2
    3600:	8363      	strh	r3, [r4, #26]
    3602:	e01d      	b.n	3640 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3604:	07da      	lsls	r2, r3, #31
    3606:	d507      	bpl.n	3618 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    3608:	2213      	movs	r2, #19
    360a:	2332      	movs	r3, #50	; 0x32
    360c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    360e:	8b62      	ldrh	r2, [r4, #26]
    3610:	2301      	movs	r3, #1
    3612:	4313      	orrs	r3, r2
    3614:	8363      	strh	r3, [r4, #26]
    3616:	e013      	b.n	3640 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    3618:	06d9      	lsls	r1, r3, #27
    361a:	d507      	bpl.n	362c <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    361c:	2242      	movs	r2, #66	; 0x42
    361e:	2332      	movs	r3, #50	; 0x32
    3620:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    3622:	8b62      	ldrh	r2, [r4, #26]
    3624:	2310      	movs	r3, #16
    3626:	4313      	orrs	r3, r2
    3628:	8363      	strh	r3, [r4, #26]
    362a:	e009      	b.n	3640 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    362c:	2220      	movs	r2, #32
    362e:	421a      	tst	r2, r3
    3630:	d006      	beq.n	3640 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    3632:	2241      	movs	r2, #65	; 0x41
    3634:	2332      	movs	r3, #50	; 0x32
    3636:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    3638:	8b62      	ldrh	r2, [r4, #26]
    363a:	2320      	movs	r3, #32
    363c:	4313      	orrs	r3, r2
    363e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3640:	077a      	lsls	r2, r7, #29
    3642:	d527      	bpl.n	3694 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    3644:	1c28      	adds	r0, r5, #0
    3646:	696b      	ldr	r3, [r5, #20]
    3648:	4798      	blx	r3
    364a:	e023      	b.n	3694 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    364c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    364e:	05d2      	lsls	r2, r2, #23
    3650:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3652:	b2d3      	uxtb	r3, r2
    3654:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3656:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    3658:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    365a:	1c59      	adds	r1, r3, #1
    365c:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    365e:	7969      	ldrb	r1, [r5, #5]
    3660:	2901      	cmp	r1, #1
    3662:	d104      	bne.n	366e <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3664:	0a12      	lsrs	r2, r2, #8
    3666:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    3668:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    366a:	3301      	adds	r3, #1
    366c:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    366e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3670:	3b01      	subs	r3, #1
    3672:	b29b      	uxth	r3, r3
    3674:	85ab      	strh	r3, [r5, #44]	; 0x2c
    3676:	2b00      	cmp	r3, #0
    3678:	d10c      	bne.n	3694 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    367a:	2304      	movs	r3, #4
    367c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    367e:	2200      	movs	r2, #0
    3680:	2332      	movs	r3, #50	; 0x32
    3682:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3684:	07ba      	lsls	r2, r7, #30
    3686:	d505      	bpl.n	3694 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3688:	1c28      	adds	r0, r5, #0
    368a:	692b      	ldr	r3, [r5, #16]
    368c:	4798      	blx	r3
    368e:	e001      	b.n	3694 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3690:	2304      	movs	r3, #4
    3692:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3694:	06f1      	lsls	r1, r6, #27
    3696:	d507      	bpl.n	36a8 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3698:	2310      	movs	r3, #16
    369a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    369c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    369e:	06fa      	lsls	r2, r7, #27
    36a0:	d502      	bpl.n	36a8 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    36a2:	1c28      	adds	r0, r5, #0
    36a4:	69eb      	ldr	r3, [r5, #28]
    36a6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    36a8:	06b1      	lsls	r1, r6, #26
    36aa:	d507      	bpl.n	36bc <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    36ac:	2320      	movs	r3, #32
    36ae:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    36b0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    36b2:	073a      	lsls	r2, r7, #28
    36b4:	d502      	bpl.n	36bc <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    36b6:	1c28      	adds	r0, r5, #0
    36b8:	69ab      	ldr	r3, [r5, #24]
    36ba:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    36bc:	0731      	lsls	r1, r6, #28
    36be:	d507      	bpl.n	36d0 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    36c0:	2308      	movs	r3, #8
    36c2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    36c4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    36c6:	06ba      	lsls	r2, r7, #26
    36c8:	d502      	bpl.n	36d0 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    36ca:	6a2b      	ldr	r3, [r5, #32]
    36cc:	1c28      	adds	r0, r5, #0
    36ce:	4798      	blx	r3
		}
	}
#endif
}
    36d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36d2:	46c0      	nop			; (mov r8, r8)
    36d4:	2000297c 	.word	0x2000297c

000036d8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    36d8:	b508      	push	{r3, lr}
	switch (clock_source) {
    36da:	2808      	cmp	r0, #8
    36dc:	d834      	bhi.n	3748 <system_clock_source_get_hz+0x70>
    36de:	0080      	lsls	r0, r0, #2
    36e0:	4b1b      	ldr	r3, [pc, #108]	; (3750 <system_clock_source_get_hz+0x78>)
    36e2:	581b      	ldr	r3, [r3, r0]
    36e4:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    36e6:	2080      	movs	r0, #128	; 0x80
    36e8:	0200      	lsls	r0, r0, #8
    36ea:	e030      	b.n	374e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    36ec:	4b19      	ldr	r3, [pc, #100]	; (3754 <system_clock_source_get_hz+0x7c>)
    36ee:	6918      	ldr	r0, [r3, #16]
    36f0:	e02d      	b.n	374e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    36f2:	4b19      	ldr	r3, [pc, #100]	; (3758 <system_clock_source_get_hz+0x80>)
    36f4:	6a18      	ldr	r0, [r3, #32]
    36f6:	0580      	lsls	r0, r0, #22
    36f8:	0f80      	lsrs	r0, r0, #30
    36fa:	4b18      	ldr	r3, [pc, #96]	; (375c <system_clock_source_get_hz+0x84>)
    36fc:	40c3      	lsrs	r3, r0
    36fe:	1c18      	adds	r0, r3, #0
    3700:	e025      	b.n	374e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    3702:	4b14      	ldr	r3, [pc, #80]	; (3754 <system_clock_source_get_hz+0x7c>)
    3704:	6958      	ldr	r0, [r3, #20]
    3706:	e022      	b.n	374e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    3708:	4b12      	ldr	r3, [pc, #72]	; (3754 <system_clock_source_get_hz+0x7c>)
    370a:	681b      	ldr	r3, [r3, #0]
    370c:	2002      	movs	r0, #2
    370e:	4018      	ands	r0, r3
    3710:	d01d      	beq.n	374e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3712:	4911      	ldr	r1, [pc, #68]	; (3758 <system_clock_source_get_hz+0x80>)
    3714:	2210      	movs	r2, #16
    3716:	68cb      	ldr	r3, [r1, #12]
    3718:	421a      	tst	r2, r3
    371a:	d0fc      	beq.n	3716 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    371c:	4b0d      	ldr	r3, [pc, #52]	; (3754 <system_clock_source_get_hz+0x7c>)
    371e:	681b      	ldr	r3, [r3, #0]
    3720:	075a      	lsls	r2, r3, #29
    3722:	d513      	bpl.n	374c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3724:	2000      	movs	r0, #0
    3726:	4b0e      	ldr	r3, [pc, #56]	; (3760 <system_clock_source_get_hz+0x88>)
    3728:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    372a:	4b0a      	ldr	r3, [pc, #40]	; (3754 <system_clock_source_get_hz+0x7c>)
    372c:	689b      	ldr	r3, [r3, #8]
    372e:	041b      	lsls	r3, r3, #16
    3730:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3732:	4358      	muls	r0, r3
    3734:	e00b      	b.n	374e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3736:	2350      	movs	r3, #80	; 0x50
    3738:	4a07      	ldr	r2, [pc, #28]	; (3758 <system_clock_source_get_hz+0x80>)
    373a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    373c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    373e:	075a      	lsls	r2, r3, #29
    3740:	d505      	bpl.n	374e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    3742:	4b04      	ldr	r3, [pc, #16]	; (3754 <system_clock_source_get_hz+0x7c>)
    3744:	68d8      	ldr	r0, [r3, #12]
    3746:	e002      	b.n	374e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    3748:	2000      	movs	r0, #0
    374a:	e000      	b.n	374e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    374c:	4805      	ldr	r0, [pc, #20]	; (3764 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    374e:	bd08      	pop	{r3, pc}
    3750:	0000c3e4 	.word	0x0000c3e4
    3754:	20000200 	.word	0x20000200
    3758:	40000800 	.word	0x40000800
    375c:	007a1200 	.word	0x007a1200
    3760:	00003c49 	.word	0x00003c49
    3764:	02dc6c00 	.word	0x02dc6c00

00003768 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    3768:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    376a:	4b0c      	ldr	r3, [pc, #48]	; (379c <system_clock_source_osc8m_set_config+0x34>)
    376c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    376e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    3770:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    3772:	7840      	ldrb	r0, [r0, #1]
    3774:	2201      	movs	r2, #1
    3776:	4010      	ands	r0, r2
    3778:	0180      	lsls	r0, r0, #6
    377a:	2640      	movs	r6, #64	; 0x40
    377c:	43b4      	bics	r4, r6
    377e:	4304      	orrs	r4, r0
    3780:	402a      	ands	r2, r5
    3782:	01d0      	lsls	r0, r2, #7
    3784:	2280      	movs	r2, #128	; 0x80
    3786:	4394      	bics	r4, r2
    3788:	1c22      	adds	r2, r4, #0
    378a:	4302      	orrs	r2, r0
    378c:	2003      	movs	r0, #3
    378e:	4001      	ands	r1, r0
    3790:	0209      	lsls	r1, r1, #8
    3792:	4803      	ldr	r0, [pc, #12]	; (37a0 <system_clock_source_osc8m_set_config+0x38>)
    3794:	4002      	ands	r2, r0
    3796:	430a      	orrs	r2, r1
    3798:	621a      	str	r2, [r3, #32]
}
    379a:	bd70      	pop	{r4, r5, r6, pc}
    379c:	40000800 	.word	0x40000800
    37a0:	fffffcff 	.word	0xfffffcff

000037a4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    37a4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    37a6:	7a02      	ldrb	r2, [r0, #8]
    37a8:	0692      	lsls	r2, r2, #26
    37aa:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    37ac:	8943      	ldrh	r3, [r0, #10]
    37ae:	059b      	lsls	r3, r3, #22
    37b0:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    37b2:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    37b4:	4b18      	ldr	r3, [pc, #96]	; (3818 <system_clock_source_dfll_set_config+0x74>)
    37b6:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    37b8:	8881      	ldrh	r1, [r0, #4]
    37ba:	8842      	ldrh	r2, [r0, #2]
    37bc:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    37be:	79c4      	ldrb	r4, [r0, #7]
    37c0:	7982      	ldrb	r2, [r0, #6]
    37c2:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    37c4:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    37c6:	7841      	ldrb	r1, [r0, #1]
    37c8:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    37ca:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    37cc:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    37ce:	7803      	ldrb	r3, [r0, #0]
    37d0:	2b04      	cmp	r3, #4
    37d2:	d10f      	bne.n	37f4 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37d4:	7b02      	ldrb	r2, [r0, #12]
    37d6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    37d8:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37da:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    37dc:	89c3      	ldrh	r3, [r0, #14]
    37de:	041b      	lsls	r3, r3, #16
    37e0:	490e      	ldr	r1, [pc, #56]	; (381c <system_clock_source_dfll_set_config+0x78>)
    37e2:	400b      	ands	r3, r1
    37e4:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    37e6:	4b0c      	ldr	r3, [pc, #48]	; (3818 <system_clock_source_dfll_set_config+0x74>)
    37e8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    37ea:	6819      	ldr	r1, [r3, #0]
    37ec:	2204      	movs	r2, #4
    37ee:	430a      	orrs	r2, r1
    37f0:	601a      	str	r2, [r3, #0]
    37f2:	e010      	b.n	3816 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    37f4:	2b20      	cmp	r3, #32
    37f6:	d10e      	bne.n	3816 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37f8:	7b02      	ldrb	r2, [r0, #12]
    37fa:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    37fc:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    37fe:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3800:	89c3      	ldrh	r3, [r0, #14]
    3802:	041b      	lsls	r3, r3, #16
    3804:	4905      	ldr	r1, [pc, #20]	; (381c <system_clock_source_dfll_set_config+0x78>)
    3806:	400b      	ands	r3, r1
    3808:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    380a:	4b03      	ldr	r3, [pc, #12]	; (3818 <system_clock_source_dfll_set_config+0x74>)
    380c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    380e:	681a      	ldr	r2, [r3, #0]
    3810:	4903      	ldr	r1, [pc, #12]	; (3820 <system_clock_source_dfll_set_config+0x7c>)
    3812:	430a      	orrs	r2, r1
    3814:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    3816:	bd10      	pop	{r4, pc}
    3818:	20000200 	.word	0x20000200
    381c:	03ff0000 	.word	0x03ff0000
    3820:	00000424 	.word	0x00000424

00003824 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3824:	2808      	cmp	r0, #8
    3826:	d849      	bhi.n	38bc <system_clock_source_enable+0x98>
    3828:	0080      	lsls	r0, r0, #2
    382a:	4b25      	ldr	r3, [pc, #148]	; (38c0 <system_clock_source_enable+0x9c>)
    382c:	581b      	ldr	r3, [r3, r0]
    382e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    3830:	2000      	movs	r0, #0
    3832:	e044      	b.n	38be <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    3834:	4b23      	ldr	r3, [pc, #140]	; (38c4 <system_clock_source_enable+0xa0>)
    3836:	6a19      	ldr	r1, [r3, #32]
    3838:	2202      	movs	r2, #2
    383a:	430a      	orrs	r2, r1
    383c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    383e:	2000      	movs	r0, #0
    3840:	e03d      	b.n	38be <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    3842:	4b20      	ldr	r3, [pc, #128]	; (38c4 <system_clock_source_enable+0xa0>)
    3844:	6999      	ldr	r1, [r3, #24]
    3846:	2202      	movs	r2, #2
    3848:	430a      	orrs	r2, r1
    384a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    384c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    384e:	e036      	b.n	38be <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    3850:	4b1c      	ldr	r3, [pc, #112]	; (38c4 <system_clock_source_enable+0xa0>)
    3852:	8a19      	ldrh	r1, [r3, #16]
    3854:	2202      	movs	r2, #2
    3856:	430a      	orrs	r2, r1
    3858:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    385a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    385c:	e02f      	b.n	38be <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    385e:	4b19      	ldr	r3, [pc, #100]	; (38c4 <system_clock_source_enable+0xa0>)
    3860:	8a99      	ldrh	r1, [r3, #20]
    3862:	2202      	movs	r2, #2
    3864:	430a      	orrs	r2, r1
    3866:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    3868:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    386a:	e028      	b.n	38be <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    386c:	4a16      	ldr	r2, [pc, #88]	; (38c8 <system_clock_source_enable+0xa4>)
    386e:	6811      	ldr	r1, [r2, #0]
    3870:	2302      	movs	r3, #2
    3872:	4319      	orrs	r1, r3
    3874:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    3876:	4a13      	ldr	r2, [pc, #76]	; (38c4 <system_clock_source_enable+0xa0>)
    3878:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    387a:	1c11      	adds	r1, r2, #0
    387c:	2210      	movs	r2, #16
    387e:	68cb      	ldr	r3, [r1, #12]
    3880:	421a      	tst	r2, r3
    3882:	d0fc      	beq.n	387e <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    3884:	4a10      	ldr	r2, [pc, #64]	; (38c8 <system_clock_source_enable+0xa4>)
    3886:	6891      	ldr	r1, [r2, #8]
    3888:	4b0e      	ldr	r3, [pc, #56]	; (38c4 <system_clock_source_enable+0xa0>)
    388a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    388c:	6852      	ldr	r2, [r2, #4]
    388e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    3890:	2200      	movs	r2, #0
    3892:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3894:	1c19      	adds	r1, r3, #0
    3896:	2210      	movs	r2, #16
    3898:	68cb      	ldr	r3, [r1, #12]
    389a:	421a      	tst	r2, r3
    389c:	d0fc      	beq.n	3898 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    389e:	4b0a      	ldr	r3, [pc, #40]	; (38c8 <system_clock_source_enable+0xa4>)
    38a0:	681a      	ldr	r2, [r3, #0]
    38a2:	b292      	uxth	r2, r2
    38a4:	4b07      	ldr	r3, [pc, #28]	; (38c4 <system_clock_source_enable+0xa0>)
    38a6:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    38a8:	2000      	movs	r0, #0
    38aa:	e008      	b.n	38be <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    38ac:	4a05      	ldr	r2, [pc, #20]	; (38c4 <system_clock_source_enable+0xa0>)
    38ae:	2344      	movs	r3, #68	; 0x44
    38b0:	5cd0      	ldrb	r0, [r2, r3]
    38b2:	2102      	movs	r1, #2
    38b4:	4301      	orrs	r1, r0
    38b6:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    38b8:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    38ba:	e000      	b.n	38be <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    38bc:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    38be:	4770      	bx	lr
    38c0:	0000c408 	.word	0x0000c408
    38c4:	40000800 	.word	0x40000800
    38c8:	20000200 	.word	0x20000200

000038cc <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    38cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    38ce:	464f      	mov	r7, r9
    38d0:	4646      	mov	r6, r8
    38d2:	b4c0      	push	{r6, r7}
    38d4:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    38d6:	22c2      	movs	r2, #194	; 0xc2
    38d8:	00d2      	lsls	r2, r2, #3
    38da:	4b3c      	ldr	r3, [pc, #240]	; (39cc <system_clock_init+0x100>)
    38dc:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    38de:	4b3c      	ldr	r3, [pc, #240]	; (39d0 <system_clock_init+0x104>)
    38e0:	685a      	ldr	r2, [r3, #4]
    38e2:	211e      	movs	r1, #30
    38e4:	438a      	bics	r2, r1
    38e6:	2102      	movs	r1, #2
    38e8:	430a      	orrs	r2, r1
    38ea:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    38ec:	2201      	movs	r2, #1
    38ee:	ab01      	add	r3, sp, #4
    38f0:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    38f2:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    38f4:	4d37      	ldr	r5, [pc, #220]	; (39d4 <system_clock_init+0x108>)
    38f6:	b2e0      	uxtb	r0, r4
    38f8:	a901      	add	r1, sp, #4
    38fa:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    38fc:	3401      	adds	r4, #1
    38fe:	2c25      	cmp	r4, #37	; 0x25
    3900:	d1f9      	bne.n	38f6 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    3902:	ab05      	add	r3, sp, #20
    3904:	2100      	movs	r1, #0
    3906:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    3908:	2200      	movs	r2, #0
    390a:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    390c:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    390e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    3910:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    3912:	213f      	movs	r1, #63	; 0x3f
    3914:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    3916:	2106      	movs	r1, #6
    3918:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    391a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    391c:	4b2e      	ldr	r3, [pc, #184]	; (39d8 <system_clock_init+0x10c>)
    391e:	681b      	ldr	r3, [r3, #0]
    3920:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    3922:	2b3f      	cmp	r3, #63	; 0x3f
    3924:	d100      	bne.n	3928 <system_clock_init+0x5c>
		coarse = 0x1f;
    3926:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    3928:	a805      	add	r0, sp, #20
    392a:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    392c:	2307      	movs	r3, #7
    392e:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    3930:	233f      	movs	r3, #63	; 0x3f
    3932:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    3934:	4b29      	ldr	r3, [pc, #164]	; (39dc <system_clock_init+0x110>)
    3936:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    3938:	a804      	add	r0, sp, #16
    393a:	2500      	movs	r5, #0
    393c:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    393e:	2301      	movs	r3, #1
    3940:	4699      	mov	r9, r3
    3942:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    3944:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    3946:	4b26      	ldr	r3, [pc, #152]	; (39e0 <system_clock_init+0x114>)
    3948:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    394a:	2006      	movs	r0, #6
    394c:	4e25      	ldr	r6, [pc, #148]	; (39e4 <system_clock_init+0x118>)
    394e:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3950:	4b25      	ldr	r3, [pc, #148]	; (39e8 <system_clock_init+0x11c>)
    3952:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    3954:	ac01      	add	r4, sp, #4
    3956:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    3958:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    395a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    395c:	2304      	movs	r3, #4
    395e:	7023      	strb	r3, [r4, #0]
    3960:	2320      	movs	r3, #32
    3962:	9302      	str	r3, [sp, #8]
    3964:	2002      	movs	r0, #2
    3966:	1c21      	adds	r1, r4, #0
    3968:	4b20      	ldr	r3, [pc, #128]	; (39ec <system_clock_init+0x120>)
    396a:	4698      	mov	r8, r3
    396c:	4798      	blx	r3
    396e:	2002      	movs	r0, #2
    3970:	4f1f      	ldr	r7, [pc, #124]	; (39f0 <system_clock_init+0x124>)
    3972:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3974:	464b      	mov	r3, r9
    3976:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    3978:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    397a:	2306      	movs	r3, #6
    397c:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    397e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3980:	7265      	strb	r5, [r4, #9]
    3982:	2003      	movs	r0, #3
    3984:	1c21      	adds	r1, r4, #0
    3986:	47c0      	blx	r8
    3988:	2003      	movs	r0, #3
    398a:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    398c:	2007      	movs	r0, #7
    398e:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    3990:	490e      	ldr	r1, [pc, #56]	; (39cc <system_clock_init+0x100>)
    3992:	2210      	movs	r2, #16
    3994:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    3996:	421a      	tst	r2, r3
    3998:	d0fc      	beq.n	3994 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    399a:	4a16      	ldr	r2, [pc, #88]	; (39f4 <system_clock_init+0x128>)
    399c:	2300      	movs	r3, #0
    399e:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    39a0:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    39a2:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    39a4:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    39a6:	a901      	add	r1, sp, #4
    39a8:	2201      	movs	r2, #1
    39aa:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    39ac:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    39ae:	2206      	movs	r2, #6
    39b0:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    39b2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    39b4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    39b6:	2000      	movs	r0, #0
    39b8:	4b0c      	ldr	r3, [pc, #48]	; (39ec <system_clock_init+0x120>)
    39ba:	4798      	blx	r3
    39bc:	2000      	movs	r0, #0
    39be:	4b0c      	ldr	r3, [pc, #48]	; (39f0 <system_clock_init+0x124>)
    39c0:	4798      	blx	r3
#endif
}
    39c2:	b00b      	add	sp, #44	; 0x2c
    39c4:	bc0c      	pop	{r2, r3}
    39c6:	4690      	mov	r8, r2
    39c8:	4699      	mov	r9, r3
    39ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39cc:	40000800 	.word	0x40000800
    39d0:	41004000 	.word	0x41004000
    39d4:	00003c2d 	.word	0x00003c2d
    39d8:	00806024 	.word	0x00806024
    39dc:	000037a5 	.word	0x000037a5
    39e0:	00003769 	.word	0x00003769
    39e4:	00003825 	.word	0x00003825
    39e8:	000039f9 	.word	0x000039f9
    39ec:	00003a1d 	.word	0x00003a1d
    39f0:	00003ad1 	.word	0x00003ad1
    39f4:	40000400 	.word	0x40000400

000039f8 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    39f8:	4b06      	ldr	r3, [pc, #24]	; (3a14 <system_gclk_init+0x1c>)
    39fa:	6999      	ldr	r1, [r3, #24]
    39fc:	2208      	movs	r2, #8
    39fe:	430a      	orrs	r2, r1
    3a00:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    3a02:	2201      	movs	r2, #1
    3a04:	4b04      	ldr	r3, [pc, #16]	; (3a18 <system_gclk_init+0x20>)
    3a06:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    3a08:	1c19      	adds	r1, r3, #0
    3a0a:	780b      	ldrb	r3, [r1, #0]
    3a0c:	4213      	tst	r3, r2
    3a0e:	d1fc      	bne.n	3a0a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    3a10:	4770      	bx	lr
    3a12:	46c0      	nop			; (mov r8, r8)
    3a14:	40000400 	.word	0x40000400
    3a18:	40000c00 	.word	0x40000c00

00003a1c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    3a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a1e:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    3a20:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    3a22:	780d      	ldrb	r5, [r1, #0]
    3a24:	022d      	lsls	r5, r5, #8
    3a26:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    3a28:	784b      	ldrb	r3, [r1, #1]
    3a2a:	2b00      	cmp	r3, #0
    3a2c:	d002      	beq.n	3a34 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    3a2e:	2380      	movs	r3, #128	; 0x80
    3a30:	02db      	lsls	r3, r3, #11
    3a32:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    3a34:	7a4b      	ldrb	r3, [r1, #9]
    3a36:	2b00      	cmp	r3, #0
    3a38:	d002      	beq.n	3a40 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    3a3a:	2380      	movs	r3, #128	; 0x80
    3a3c:	031b      	lsls	r3, r3, #12
    3a3e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3a40:	684c      	ldr	r4, [r1, #4]
    3a42:	2c01      	cmp	r4, #1
    3a44:	d917      	bls.n	3a76 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3a46:	1e63      	subs	r3, r4, #1
    3a48:	421c      	tst	r4, r3
    3a4a:	d10f      	bne.n	3a6c <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3a4c:	2c02      	cmp	r4, #2
    3a4e:	d906      	bls.n	3a5e <system_gclk_gen_set_config+0x42>
    3a50:	2302      	movs	r3, #2
    3a52:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    3a54:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3a56:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    3a58:	429c      	cmp	r4, r3
    3a5a:	d8fb      	bhi.n	3a54 <system_gclk_gen_set_config+0x38>
    3a5c:	e000      	b.n	3a60 <system_gclk_gen_set_config+0x44>
    3a5e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    3a60:	0217      	lsls	r7, r2, #8
    3a62:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3a64:	2380      	movs	r3, #128	; 0x80
    3a66:	035b      	lsls	r3, r3, #13
    3a68:	431d      	orrs	r5, r3
    3a6a:	e004      	b.n	3a76 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    3a6c:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    3a6e:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    3a70:	2380      	movs	r3, #128	; 0x80
    3a72:	029b      	lsls	r3, r3, #10
    3a74:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3a76:	7a0b      	ldrb	r3, [r1, #8]
    3a78:	2b00      	cmp	r3, #0
    3a7a:	d002      	beq.n	3a82 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    3a7c:	2380      	movs	r3, #128	; 0x80
    3a7e:	039b      	lsls	r3, r3, #14
    3a80:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3a82:	4a0f      	ldr	r2, [pc, #60]	; (3ac0 <system_gclk_gen_set_config+0xa4>)
    3a84:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    3a86:	b25b      	sxtb	r3, r3
    3a88:	2b00      	cmp	r3, #0
    3a8a:	dbfb      	blt.n	3a84 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3a8c:	4b0d      	ldr	r3, [pc, #52]	; (3ac4 <system_gclk_gen_set_config+0xa8>)
    3a8e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3a90:	4b0d      	ldr	r3, [pc, #52]	; (3ac8 <system_gclk_gen_set_config+0xac>)
    3a92:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3a94:	4a0a      	ldr	r2, [pc, #40]	; (3ac0 <system_gclk_gen_set_config+0xa4>)
    3a96:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    3a98:	b25b      	sxtb	r3, r3
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	dbfb      	blt.n	3a96 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    3a9e:	4b08      	ldr	r3, [pc, #32]	; (3ac0 <system_gclk_gen_set_config+0xa4>)
    3aa0:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3aa2:	1c1a      	adds	r2, r3, #0
    3aa4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    3aa6:	b25b      	sxtb	r3, r3
    3aa8:	2b00      	cmp	r3, #0
    3aaa:	dbfb      	blt.n	3aa4 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    3aac:	4b04      	ldr	r3, [pc, #16]	; (3ac0 <system_gclk_gen_set_config+0xa4>)
    3aae:	6859      	ldr	r1, [r3, #4]
    3ab0:	2280      	movs	r2, #128	; 0x80
    3ab2:	0252      	lsls	r2, r2, #9
    3ab4:	400a      	ands	r2, r1
    3ab6:	4315      	orrs	r5, r2
    3ab8:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3aba:	4b04      	ldr	r3, [pc, #16]	; (3acc <system_gclk_gen_set_config+0xb0>)
    3abc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ac0:	40000c00 	.word	0x40000c00
    3ac4:	000030a9 	.word	0x000030a9
    3ac8:	40000c08 	.word	0x40000c08
    3acc:	000030e9 	.word	0x000030e9

00003ad0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    3ad0:	b510      	push	{r4, lr}
    3ad2:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3ad4:	4a0b      	ldr	r2, [pc, #44]	; (3b04 <system_gclk_gen_enable+0x34>)
    3ad6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3ad8:	b25b      	sxtb	r3, r3
    3ada:	2b00      	cmp	r3, #0
    3adc:	dbfb      	blt.n	3ad6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3ade:	4b0a      	ldr	r3, [pc, #40]	; (3b08 <system_gclk_gen_enable+0x38>)
    3ae0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3ae2:	4b0a      	ldr	r3, [pc, #40]	; (3b0c <system_gclk_gen_enable+0x3c>)
    3ae4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3ae6:	4a07      	ldr	r2, [pc, #28]	; (3b04 <system_gclk_gen_enable+0x34>)
    3ae8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3aea:	b25b      	sxtb	r3, r3
    3aec:	2b00      	cmp	r3, #0
    3aee:	dbfb      	blt.n	3ae8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3af0:	4b04      	ldr	r3, [pc, #16]	; (3b04 <system_gclk_gen_enable+0x34>)
    3af2:	6859      	ldr	r1, [r3, #4]
    3af4:	2280      	movs	r2, #128	; 0x80
    3af6:	0252      	lsls	r2, r2, #9
    3af8:	430a      	orrs	r2, r1
    3afa:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3afc:	4b04      	ldr	r3, [pc, #16]	; (3b10 <system_gclk_gen_enable+0x40>)
    3afe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3b00:	bd10      	pop	{r4, pc}
    3b02:	46c0      	nop			; (mov r8, r8)
    3b04:	40000c00 	.word	0x40000c00
    3b08:	000030a9 	.word	0x000030a9
    3b0c:	40000c04 	.word	0x40000c04
    3b10:	000030e9 	.word	0x000030e9

00003b14 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3b14:	b570      	push	{r4, r5, r6, lr}
    3b16:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b18:	4a1a      	ldr	r2, [pc, #104]	; (3b84 <system_gclk_gen_get_hz+0x70>)
    3b1a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3b1c:	b25b      	sxtb	r3, r3
    3b1e:	2b00      	cmp	r3, #0
    3b20:	dbfb      	blt.n	3b1a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3b22:	4b19      	ldr	r3, [pc, #100]	; (3b88 <system_gclk_gen_get_hz+0x74>)
    3b24:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3b26:	4b19      	ldr	r3, [pc, #100]	; (3b8c <system_gclk_gen_get_hz+0x78>)
    3b28:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b2a:	4a16      	ldr	r2, [pc, #88]	; (3b84 <system_gclk_gen_get_hz+0x70>)
    3b2c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    3b2e:	b25b      	sxtb	r3, r3
    3b30:	2b00      	cmp	r3, #0
    3b32:	dbfb      	blt.n	3b2c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3b34:	4e13      	ldr	r6, [pc, #76]	; (3b84 <system_gclk_gen_get_hz+0x70>)
    3b36:	6870      	ldr	r0, [r6, #4]
    3b38:	04c0      	lsls	r0, r0, #19
    3b3a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3b3c:	4b14      	ldr	r3, [pc, #80]	; (3b90 <system_gclk_gen_get_hz+0x7c>)
    3b3e:	4798      	blx	r3
    3b40:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3b42:	4b12      	ldr	r3, [pc, #72]	; (3b8c <system_gclk_gen_get_hz+0x78>)
    3b44:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3b46:	6876      	ldr	r6, [r6, #4]
    3b48:	02f6      	lsls	r6, r6, #11
    3b4a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3b4c:	4b11      	ldr	r3, [pc, #68]	; (3b94 <system_gclk_gen_get_hz+0x80>)
    3b4e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3b50:	4a0c      	ldr	r2, [pc, #48]	; (3b84 <system_gclk_gen_get_hz+0x70>)
    3b52:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3b54:	b25b      	sxtb	r3, r3
    3b56:	2b00      	cmp	r3, #0
    3b58:	dbfb      	blt.n	3b52 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3b5a:	4b0a      	ldr	r3, [pc, #40]	; (3b84 <system_gclk_gen_get_hz+0x70>)
    3b5c:	689c      	ldr	r4, [r3, #8]
    3b5e:	0a24      	lsrs	r4, r4, #8
    3b60:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3b62:	4b0d      	ldr	r3, [pc, #52]	; (3b98 <system_gclk_gen_get_hz+0x84>)
    3b64:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3b66:	2e00      	cmp	r6, #0
    3b68:	d107      	bne.n	3b7a <system_gclk_gen_get_hz+0x66>
    3b6a:	2c01      	cmp	r4, #1
    3b6c:	d907      	bls.n	3b7e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    3b6e:	1c28      	adds	r0, r5, #0
    3b70:	1c21      	adds	r1, r4, #0
    3b72:	4b0a      	ldr	r3, [pc, #40]	; (3b9c <system_gclk_gen_get_hz+0x88>)
    3b74:	4798      	blx	r3
    3b76:	1c05      	adds	r5, r0, #0
    3b78:	e001      	b.n	3b7e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3b7a:	3401      	adds	r4, #1
    3b7c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    3b7e:	1c28      	adds	r0, r5, #0
    3b80:	bd70      	pop	{r4, r5, r6, pc}
    3b82:	46c0      	nop			; (mov r8, r8)
    3b84:	40000c00 	.word	0x40000c00
    3b88:	000030a9 	.word	0x000030a9
    3b8c:	40000c04 	.word	0x40000c04
    3b90:	000036d9 	.word	0x000036d9
    3b94:	40000c08 	.word	0x40000c08
    3b98:	000030e9 	.word	0x000030e9
    3b9c:	000082b9 	.word	0x000082b9

00003ba0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3ba0:	b510      	push	{r4, lr}
    3ba2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3ba4:	4b06      	ldr	r3, [pc, #24]	; (3bc0 <system_gclk_chan_enable+0x20>)
    3ba6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3ba8:	4b06      	ldr	r3, [pc, #24]	; (3bc4 <system_gclk_chan_enable+0x24>)
    3baa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3bac:	4b06      	ldr	r3, [pc, #24]	; (3bc8 <system_gclk_chan_enable+0x28>)
    3bae:	8859      	ldrh	r1, [r3, #2]
    3bb0:	2280      	movs	r2, #128	; 0x80
    3bb2:	01d2      	lsls	r2, r2, #7
    3bb4:	430a      	orrs	r2, r1
    3bb6:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3bb8:	4b04      	ldr	r3, [pc, #16]	; (3bcc <system_gclk_chan_enable+0x2c>)
    3bba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3bbc:	bd10      	pop	{r4, pc}
    3bbe:	46c0      	nop			; (mov r8, r8)
    3bc0:	000030a9 	.word	0x000030a9
    3bc4:	40000c02 	.word	0x40000c02
    3bc8:	40000c00 	.word	0x40000c00
    3bcc:	000030e9 	.word	0x000030e9

00003bd0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3bd0:	b510      	push	{r4, lr}
    3bd2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3bd4:	4b0f      	ldr	r3, [pc, #60]	; (3c14 <system_gclk_chan_disable+0x44>)
    3bd6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3bd8:	4b0f      	ldr	r3, [pc, #60]	; (3c18 <system_gclk_chan_disable+0x48>)
    3bda:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3bdc:	4b0f      	ldr	r3, [pc, #60]	; (3c1c <system_gclk_chan_disable+0x4c>)
    3bde:	8858      	ldrh	r0, [r3, #2]
    3be0:	0500      	lsls	r0, r0, #20
    3be2:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    3be4:	8859      	ldrh	r1, [r3, #2]
    3be6:	4a0e      	ldr	r2, [pc, #56]	; (3c20 <system_gclk_chan_disable+0x50>)
    3be8:	400a      	ands	r2, r1
    3bea:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    3bec:	8859      	ldrh	r1, [r3, #2]
    3bee:	4a0d      	ldr	r2, [pc, #52]	; (3c24 <system_gclk_chan_disable+0x54>)
    3bf0:	400a      	ands	r2, r1
    3bf2:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    3bf4:	1c19      	adds	r1, r3, #0
    3bf6:	2280      	movs	r2, #128	; 0x80
    3bf8:	01d2      	lsls	r2, r2, #7
    3bfa:	884b      	ldrh	r3, [r1, #2]
    3bfc:	4213      	tst	r3, r2
    3bfe:	d1fc      	bne.n	3bfa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    3c00:	4b06      	ldr	r3, [pc, #24]	; (3c1c <system_gclk_chan_disable+0x4c>)
    3c02:	0201      	lsls	r1, r0, #8
    3c04:	8858      	ldrh	r0, [r3, #2]
    3c06:	4a06      	ldr	r2, [pc, #24]	; (3c20 <system_gclk_chan_disable+0x50>)
    3c08:	4002      	ands	r2, r0
    3c0a:	430a      	orrs	r2, r1
    3c0c:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c0e:	4b06      	ldr	r3, [pc, #24]	; (3c28 <system_gclk_chan_disable+0x58>)
    3c10:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    3c12:	bd10      	pop	{r4, pc}
    3c14:	000030a9 	.word	0x000030a9
    3c18:	40000c02 	.word	0x40000c02
    3c1c:	40000c00 	.word	0x40000c00
    3c20:	fffff0ff 	.word	0xfffff0ff
    3c24:	ffffbfff 	.word	0xffffbfff
    3c28:	000030e9 	.word	0x000030e9

00003c2c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3c2c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    3c2e:	780c      	ldrb	r4, [r1, #0]
    3c30:	0224      	lsls	r4, r4, #8
    3c32:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3c34:	4b02      	ldr	r3, [pc, #8]	; (3c40 <system_gclk_chan_set_config+0x14>)
    3c36:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3c38:	b2a4      	uxth	r4, r4
    3c3a:	4b02      	ldr	r3, [pc, #8]	; (3c44 <system_gclk_chan_set_config+0x18>)
    3c3c:	805c      	strh	r4, [r3, #2]
}
    3c3e:	bd10      	pop	{r4, pc}
    3c40:	00003bd1 	.word	0x00003bd1
    3c44:	40000c00 	.word	0x40000c00

00003c48 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3c48:	b510      	push	{r4, lr}
    3c4a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3c4c:	4b06      	ldr	r3, [pc, #24]	; (3c68 <system_gclk_chan_get_hz+0x20>)
    3c4e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3c50:	4b06      	ldr	r3, [pc, #24]	; (3c6c <system_gclk_chan_get_hz+0x24>)
    3c52:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3c54:	4b06      	ldr	r3, [pc, #24]	; (3c70 <system_gclk_chan_get_hz+0x28>)
    3c56:	885c      	ldrh	r4, [r3, #2]
    3c58:	0524      	lsls	r4, r4, #20
    3c5a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3c5c:	4b05      	ldr	r3, [pc, #20]	; (3c74 <system_gclk_chan_get_hz+0x2c>)
    3c5e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3c60:	1c20      	adds	r0, r4, #0
    3c62:	4b05      	ldr	r3, [pc, #20]	; (3c78 <system_gclk_chan_get_hz+0x30>)
    3c64:	4798      	blx	r3
}
    3c66:	bd10      	pop	{r4, pc}
    3c68:	000030a9 	.word	0x000030a9
    3c6c:	40000c02 	.word	0x40000c02
    3c70:	40000c00 	.word	0x40000c00
    3c74:	000030e9 	.word	0x000030e9
    3c78:	00003b15 	.word	0x00003b15

00003c7c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3c7c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3c7e:	78d3      	ldrb	r3, [r2, #3]
    3c80:	2b00      	cmp	r3, #0
    3c82:	d11e      	bne.n	3cc2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3c84:	7813      	ldrb	r3, [r2, #0]
    3c86:	2b80      	cmp	r3, #128	; 0x80
    3c88:	d004      	beq.n	3c94 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3c8a:	061b      	lsls	r3, r3, #24
    3c8c:	2480      	movs	r4, #128	; 0x80
    3c8e:	0264      	lsls	r4, r4, #9
    3c90:	4323      	orrs	r3, r4
    3c92:	e000      	b.n	3c96 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3c94:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3c96:	7854      	ldrb	r4, [r2, #1]
    3c98:	2502      	movs	r5, #2
    3c9a:	43ac      	bics	r4, r5
    3c9c:	d10a      	bne.n	3cb4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3c9e:	7894      	ldrb	r4, [r2, #2]
    3ca0:	2c00      	cmp	r4, #0
    3ca2:	d103      	bne.n	3cac <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3ca4:	2480      	movs	r4, #128	; 0x80
    3ca6:	02a4      	lsls	r4, r4, #10
    3ca8:	4323      	orrs	r3, r4
    3caa:	e002      	b.n	3cb2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3cac:	24c0      	movs	r4, #192	; 0xc0
    3cae:	02e4      	lsls	r4, r4, #11
    3cb0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3cb2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3cb4:	7854      	ldrb	r4, [r2, #1]
    3cb6:	3c01      	subs	r4, #1
    3cb8:	2c01      	cmp	r4, #1
    3cba:	d804      	bhi.n	3cc6 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3cbc:	4c11      	ldr	r4, [pc, #68]	; (3d04 <_system_pinmux_config+0x88>)
    3cbe:	4023      	ands	r3, r4
    3cc0:	e001      	b.n	3cc6 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3cc2:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3cc4:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3cc6:	040d      	lsls	r5, r1, #16
    3cc8:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cca:	24a0      	movs	r4, #160	; 0xa0
    3ccc:	05e4      	lsls	r4, r4, #23
    3cce:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3cd0:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cd2:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3cd4:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cd6:	24d0      	movs	r4, #208	; 0xd0
    3cd8:	0624      	lsls	r4, r4, #24
    3cda:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3cdc:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3cde:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3ce0:	78d4      	ldrb	r4, [r2, #3]
    3ce2:	2c00      	cmp	r4, #0
    3ce4:	d10c      	bne.n	3d00 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3ce6:	035c      	lsls	r4, r3, #13
    3ce8:	d505      	bpl.n	3cf6 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3cea:	7893      	ldrb	r3, [r2, #2]
    3cec:	2b01      	cmp	r3, #1
    3cee:	d101      	bne.n	3cf4 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    3cf0:	6181      	str	r1, [r0, #24]
    3cf2:	e000      	b.n	3cf6 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    3cf4:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3cf6:	7853      	ldrb	r3, [r2, #1]
    3cf8:	3b01      	subs	r3, #1
    3cfa:	2b01      	cmp	r3, #1
    3cfc:	d800      	bhi.n	3d00 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3cfe:	6081      	str	r1, [r0, #8]
		}
	}
}
    3d00:	bd30      	pop	{r4, r5, pc}
    3d02:	46c0      	nop			; (mov r8, r8)
    3d04:	fffbffff 	.word	0xfffbffff

00003d08 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3d08:	b508      	push	{r3, lr}
    3d0a:	1c03      	adds	r3, r0, #0
    3d0c:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d0e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3d10:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3d12:	2900      	cmp	r1, #0
    3d14:	d103      	bne.n	3d1e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3d16:	0958      	lsrs	r0, r3, #5
    3d18:	01c0      	lsls	r0, r0, #7
    3d1a:	4904      	ldr	r1, [pc, #16]	; (3d2c <system_pinmux_pin_set_config+0x24>)
    3d1c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3d1e:	211f      	movs	r1, #31
    3d20:	400b      	ands	r3, r1
    3d22:	2101      	movs	r1, #1
    3d24:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3d26:	4b02      	ldr	r3, [pc, #8]	; (3d30 <system_pinmux_pin_set_config+0x28>)
    3d28:	4798      	blx	r3
}
    3d2a:	bd08      	pop	{r3, pc}
    3d2c:	41004400 	.word	0x41004400
    3d30:	00003c7d 	.word	0x00003c7d

00003d34 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3d34:	4770      	bx	lr
    3d36:	46c0      	nop			; (mov r8, r8)

00003d38 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3d38:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3d3a:	4b05      	ldr	r3, [pc, #20]	; (3d50 <system_init+0x18>)
    3d3c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3d3e:	4b05      	ldr	r3, [pc, #20]	; (3d54 <system_init+0x1c>)
    3d40:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3d42:	4b05      	ldr	r3, [pc, #20]	; (3d58 <system_init+0x20>)
    3d44:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3d46:	4b05      	ldr	r3, [pc, #20]	; (3d5c <system_init+0x24>)
    3d48:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3d4a:	4b05      	ldr	r3, [pc, #20]	; (3d60 <system_init+0x28>)
    3d4c:	4798      	blx	r3
}
    3d4e:	bd08      	pop	{r3, pc}
    3d50:	000038cd 	.word	0x000038cd
    3d54:	000030a5 	.word	0x000030a5
    3d58:	00003d35 	.word	0x00003d35
    3d5c:	00003d35 	.word	0x00003d35
    3d60:	00003d35 	.word	0x00003d35

00003d64 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3d64:	b570      	push	{r4, r5, r6, lr}
    3d66:	b084      	sub	sp, #16
    3d68:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3d6a:	ab01      	add	r3, sp, #4
    3d6c:	4a0a      	ldr	r2, [pc, #40]	; (3d98 <_tc_get_inst_index+0x34>)
    3d6e:	ca70      	ldmia	r2!, {r4, r5, r6}
    3d70:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3d72:	9b01      	ldr	r3, [sp, #4]
    3d74:	4283      	cmp	r3, r0
    3d76:	d00a      	beq.n	3d8e <_tc_get_inst_index+0x2a>
    3d78:	9c02      	ldr	r4, [sp, #8]
    3d7a:	4284      	cmp	r4, r0
    3d7c:	d005      	beq.n	3d8a <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    3d7e:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    3d80:	9d03      	ldr	r5, [sp, #12]
    3d82:	428d      	cmp	r5, r1
    3d84:	d105      	bne.n	3d92 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3d86:	2002      	movs	r0, #2
    3d88:	e002      	b.n	3d90 <_tc_get_inst_index+0x2c>
    3d8a:	2001      	movs	r0, #1
    3d8c:	e000      	b.n	3d90 <_tc_get_inst_index+0x2c>
    3d8e:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    3d90:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    3d92:	b004      	add	sp, #16
    3d94:	bd70      	pop	{r4, r5, r6, pc}
    3d96:	46c0      	nop			; (mov r8, r8)
    3d98:	0000c42c 	.word	0x0000c42c

00003d9c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d9e:	464f      	mov	r7, r9
    3da0:	4646      	mov	r6, r8
    3da2:	b4c0      	push	{r6, r7}
    3da4:	b087      	sub	sp, #28
    3da6:	1c04      	adds	r4, r0, #0
    3da8:	1c0d      	adds	r5, r1, #0
    3daa:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3dac:	1c08      	adds	r0, r1, #0
    3dae:	4b90      	ldr	r3, [pc, #576]	; (3ff0 <tc_init+0x254>)
    3db0:	4798      	blx	r3
    3db2:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    3db4:	4f8f      	ldr	r7, [pc, #572]	; (3ff4 <tc_init+0x258>)
    3db6:	1c39      	adds	r1, r7, #0
    3db8:	310c      	adds	r1, #12
    3dba:	a805      	add	r0, sp, #20
    3dbc:	2203      	movs	r2, #3
    3dbe:	4e8e      	ldr	r6, [pc, #568]	; (3ff8 <tc_init+0x25c>)
    3dc0:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    3dc2:	1c39      	adds	r1, r7, #0
    3dc4:	3110      	adds	r1, #16
    3dc6:	a803      	add	r0, sp, #12
    3dc8:	2206      	movs	r2, #6
    3dca:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    3dcc:	2300      	movs	r3, #0
    3dce:	60a3      	str	r3, [r4, #8]
    3dd0:	60e3      	str	r3, [r4, #12]
    3dd2:	6123      	str	r3, [r4, #16]
    3dd4:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    3dd6:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    3dd8:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    3dda:	4648      	mov	r0, r9
    3ddc:	0082      	lsls	r2, r0, #2
    3dde:	4b87      	ldr	r3, [pc, #540]	; (3ffc <tc_init+0x260>)
    3de0:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    3de2:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3de4:	4641      	mov	r1, r8
    3de6:	788b      	ldrb	r3, [r1, #2]
    3de8:	2b08      	cmp	r3, #8
    3dea:	d104      	bne.n	3df6 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3dec:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    3dee:	464a      	mov	r2, r9
    3df0:	07d2      	lsls	r2, r2, #31
    3df2:	d400      	bmi.n	3df6 <tc_init+0x5a>
    3df4:	e0f6      	b.n	3fe4 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    3df6:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3df8:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    3dfa:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    3dfc:	07d9      	lsls	r1, r3, #31
    3dfe:	d500      	bpl.n	3e02 <tc_init+0x66>
    3e00:	e0f0      	b.n	3fe4 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3e02:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    3e04:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    3e06:	06da      	lsls	r2, r3, #27
    3e08:	d500      	bpl.n	3e0c <tc_init+0x70>
    3e0a:	e0eb      	b.n	3fe4 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    3e0c:	882b      	ldrh	r3, [r5, #0]
    3e0e:	0799      	lsls	r1, r3, #30
    3e10:	d500      	bpl.n	3e14 <tc_init+0x78>
    3e12:	e0e7      	b.n	3fe4 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3e14:	4642      	mov	r2, r8
    3e16:	7c13      	ldrb	r3, [r2, #16]
    3e18:	2b00      	cmp	r3, #0
    3e1a:	d00c      	beq.n	3e36 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3e1c:	a902      	add	r1, sp, #8
    3e1e:	2301      	movs	r3, #1
    3e20:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3e22:	2200      	movs	r2, #0
    3e24:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3e26:	4640      	mov	r0, r8
    3e28:	6980      	ldr	r0, [r0, #24]
    3e2a:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3e2c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3e2e:	4642      	mov	r2, r8
    3e30:	7d10      	ldrb	r0, [r2, #20]
    3e32:	4b73      	ldr	r3, [pc, #460]	; (4000 <tc_init+0x264>)
    3e34:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3e36:	4640      	mov	r0, r8
    3e38:	7f03      	ldrb	r3, [r0, #28]
    3e3a:	2b00      	cmp	r3, #0
    3e3c:	d00b      	beq.n	3e56 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3e3e:	a902      	add	r1, sp, #8
    3e40:	2301      	movs	r3, #1
    3e42:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3e44:	2200      	movs	r2, #0
    3e46:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3e48:	6a42      	ldr	r2, [r0, #36]	; 0x24
    3e4a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3e4c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    3e4e:	6a03      	ldr	r3, [r0, #32]
    3e50:	b2d8      	uxtb	r0, r3
    3e52:	4b6b      	ldr	r3, [pc, #428]	; (4000 <tc_init+0x264>)
    3e54:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3e56:	4b6b      	ldr	r3, [pc, #428]	; (4004 <tc_init+0x268>)
    3e58:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3e5a:	4648      	mov	r0, r9
    3e5c:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3e5e:	a803      	add	r0, sp, #12
    3e60:	5a12      	ldrh	r2, [r2, r0]
    3e62:	430a      	orrs	r2, r1
    3e64:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3e66:	4641      	mov	r1, r8
    3e68:	788b      	ldrb	r3, [r1, #2]
    3e6a:	2b08      	cmp	r3, #8
    3e6c:	d108      	bne.n	3e80 <tc_init+0xe4>
    3e6e:	4b65      	ldr	r3, [pc, #404]	; (4004 <tc_init+0x268>)
    3e70:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    3e72:	4648      	mov	r0, r9
    3e74:	3001      	adds	r0, #1
    3e76:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3e78:	a903      	add	r1, sp, #12
    3e7a:	5a41      	ldrh	r1, [r0, r1]
    3e7c:	430a      	orrs	r2, r1
    3e7e:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    3e80:	a901      	add	r1, sp, #4
    3e82:	4642      	mov	r2, r8
    3e84:	7813      	ldrb	r3, [r2, #0]
    3e86:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3e88:	ab05      	add	r3, sp, #20
    3e8a:	4648      	mov	r0, r9
    3e8c:	5c1e      	ldrb	r6, [r3, r0]
    3e8e:	1c30      	adds	r0, r6, #0
    3e90:	4b5d      	ldr	r3, [pc, #372]	; (4008 <tc_init+0x26c>)
    3e92:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3e94:	1c30      	adds	r0, r6, #0
    3e96:	4b5d      	ldr	r3, [pc, #372]	; (400c <tc_init+0x270>)
    3e98:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    3e9a:	4641      	mov	r1, r8
    3e9c:	8888      	ldrh	r0, [r1, #4]
    3e9e:	890b      	ldrh	r3, [r1, #8]
    3ea0:	4303      	orrs	r3, r0
    3ea2:	7988      	ldrb	r0, [r1, #6]
    3ea4:	788a      	ldrb	r2, [r1, #2]
    3ea6:	4310      	orrs	r0, r2
    3ea8:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    3eaa:	784b      	ldrb	r3, [r1, #1]
    3eac:	2b00      	cmp	r3, #0
    3eae:	d002      	beq.n	3eb6 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    3eb0:	2380      	movs	r3, #128	; 0x80
    3eb2:	011b      	lsls	r3, r3, #4
    3eb4:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3eb6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3eb8:	227f      	movs	r2, #127	; 0x7f
    3eba:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3ebc:	4393      	bics	r3, r2
    3ebe:	d1fc      	bne.n	3eba <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    3ec0:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    3ec2:	4642      	mov	r2, r8
    3ec4:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    3ec6:	1e43      	subs	r3, r0, #1
    3ec8:	4198      	sbcs	r0, r3
    3eca:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    3ecc:	7b93      	ldrb	r3, [r2, #14]
    3ece:	2b00      	cmp	r3, #0
    3ed0:	d001      	beq.n	3ed6 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    3ed2:	2301      	movs	r3, #1
    3ed4:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3ed6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3ed8:	227f      	movs	r2, #127	; 0x7f
    3eda:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    3edc:	4393      	bics	r3, r2
    3ede:	d1fc      	bne.n	3eda <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    3ee0:	23ff      	movs	r3, #255	; 0xff
    3ee2:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    3ee4:	2800      	cmp	r0, #0
    3ee6:	d005      	beq.n	3ef4 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3ee8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3eea:	227f      	movs	r2, #127	; 0x7f
    3eec:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    3eee:	4393      	bics	r3, r2
    3ef0:	d1fc      	bne.n	3eec <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    3ef2:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    3ef4:	4643      	mov	r3, r8
    3ef6:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3ef8:	7adb      	ldrb	r3, [r3, #11]
    3efa:	2b00      	cmp	r3, #0
    3efc:	d001      	beq.n	3f02 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3efe:	2310      	movs	r3, #16
    3f00:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    3f02:	4641      	mov	r1, r8
    3f04:	7b0b      	ldrb	r3, [r1, #12]
    3f06:	2b00      	cmp	r3, #0
    3f08:	d001      	beq.n	3f0e <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    3f0a:	2320      	movs	r3, #32
    3f0c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f0e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f10:	227f      	movs	r2, #127	; 0x7f
    3f12:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3f14:	4393      	bics	r3, r2
    3f16:	d1fc      	bne.n	3f12 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3f18:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f1a:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f1c:	217f      	movs	r1, #127	; 0x7f
    3f1e:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3f20:	438b      	bics	r3, r1
    3f22:	d1fc      	bne.n	3f1e <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3f24:	7923      	ldrb	r3, [r4, #4]
    3f26:	2b04      	cmp	r3, #4
    3f28:	d005      	beq.n	3f36 <tc_init+0x19a>
    3f2a:	2b08      	cmp	r3, #8
    3f2c:	d041      	beq.n	3fb2 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    3f2e:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3f30:	2b00      	cmp	r3, #0
    3f32:	d157      	bne.n	3fe4 <tc_init+0x248>
    3f34:	e024      	b.n	3f80 <tc_init+0x1e4>
    3f36:	217f      	movs	r1, #127	; 0x7f
    3f38:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    3f3a:	438b      	bics	r3, r1
    3f3c:	d1fc      	bne.n	3f38 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    3f3e:	2328      	movs	r3, #40	; 0x28
    3f40:	4642      	mov	r2, r8
    3f42:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3f44:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f46:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f48:	227f      	movs	r2, #127	; 0x7f
    3f4a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    3f4c:	4393      	bics	r3, r2
    3f4e:	d1fc      	bne.n	3f4a <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    3f50:	2329      	movs	r3, #41	; 0x29
    3f52:	4640      	mov	r0, r8
    3f54:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3f56:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f58:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f5a:	227f      	movs	r2, #127	; 0x7f
    3f5c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    3f5e:	4393      	bics	r3, r2
    3f60:	d1fc      	bne.n	3f5c <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    3f62:	232a      	movs	r3, #42	; 0x2a
    3f64:	4641      	mov	r1, r8
    3f66:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3f68:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f6a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f6c:	227f      	movs	r2, #127	; 0x7f
    3f6e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3f70:	4393      	bics	r3, r2
    3f72:	d1fc      	bne.n	3f6e <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3f74:	232b      	movs	r3, #43	; 0x2b
    3f76:	4642      	mov	r2, r8
    3f78:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    3f7a:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    3f7c:	2000      	movs	r0, #0
    3f7e:	e031      	b.n	3fe4 <tc_init+0x248>
    3f80:	217f      	movs	r1, #127	; 0x7f
    3f82:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3f84:	438b      	bics	r3, r1
    3f86:	d1fc      	bne.n	3f82 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3f88:	4640      	mov	r0, r8
    3f8a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    3f8c:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f8e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3f90:	227f      	movs	r2, #127	; 0x7f
    3f92:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3f94:	4393      	bics	r3, r2
    3f96:	d1fc      	bne.n	3f92 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3f98:	4641      	mov	r1, r8
    3f9a:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    3f9c:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3f9e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3fa0:	227f      	movs	r2, #127	; 0x7f
    3fa2:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3fa4:	4393      	bics	r3, r2
    3fa6:	d1fc      	bne.n	3fa2 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3fa8:	4642      	mov	r2, r8
    3faa:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3fac:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    3fae:	2000      	movs	r0, #0
    3fb0:	e018      	b.n	3fe4 <tc_init+0x248>
    3fb2:	217f      	movs	r1, #127	; 0x7f
    3fb4:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    3fb6:	438b      	bics	r3, r1
    3fb8:	d1fc      	bne.n	3fb4 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    3fba:	4643      	mov	r3, r8
    3fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3fbe:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3fc0:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3fc2:	227f      	movs	r2, #127	; 0x7f
    3fc4:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3fc6:	4393      	bics	r3, r2
    3fc8:	d1fc      	bne.n	3fc4 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    3fca:	4640      	mov	r0, r8
    3fcc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    3fce:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3fd0:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3fd2:	227f      	movs	r2, #127	; 0x7f
    3fd4:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3fd6:	4393      	bics	r3, r2
    3fd8:	d1fc      	bne.n	3fd4 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3fda:	4641      	mov	r1, r8
    3fdc:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3fde:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3fe0:	2000      	movs	r0, #0
    3fe2:	e7ff      	b.n	3fe4 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    3fe4:	b007      	add	sp, #28
    3fe6:	bc0c      	pop	{r2, r3}
    3fe8:	4690      	mov	r8, r2
    3fea:	4699      	mov	r9, r3
    3fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fee:	46c0      	nop			; (mov r8, r8)
    3ff0:	00003d65 	.word	0x00003d65
    3ff4:	0000c42c 	.word	0x0000c42c
    3ff8:	0000445d 	.word	0x0000445d
    3ffc:	2000298c 	.word	0x2000298c
    4000:	00003d09 	.word	0x00003d09
    4004:	40000400 	.word	0x40000400
    4008:	00003c2d 	.word	0x00003c2d
    400c:	00003ba1 	.word	0x00003ba1

00004010 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4010:	1c93      	adds	r3, r2, #2
    4012:	009b      	lsls	r3, r3, #2
    4014:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4016:	2a02      	cmp	r2, #2
    4018:	d104      	bne.n	4024 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    401a:	7e02      	ldrb	r2, [r0, #24]
    401c:	2310      	movs	r3, #16
    401e:	4313      	orrs	r3, r2
    4020:	7603      	strb	r3, [r0, #24]
    4022:	e00c      	b.n	403e <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4024:	2a03      	cmp	r2, #3
    4026:	d104      	bne.n	4032 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4028:	7e02      	ldrb	r2, [r0, #24]
    402a:	2320      	movs	r3, #32
    402c:	4313      	orrs	r3, r2
    402e:	7603      	strb	r3, [r0, #24]
    4030:	e005      	b.n	403e <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4032:	2301      	movs	r3, #1
    4034:	4093      	lsls	r3, r2
    4036:	1c1a      	adds	r2, r3, #0
    4038:	7e03      	ldrb	r3, [r0, #24]
    403a:	431a      	orrs	r2, r3
    403c:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    403e:	2000      	movs	r0, #0
    4040:	4770      	bx	lr
    4042:	46c0      	nop			; (mov r8, r8)

00004044 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4044:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    4046:	0080      	lsls	r0, r0, #2
    4048:	4b14      	ldr	r3, [pc, #80]	; (409c <_tc_interrupt_handler+0x58>)
    404a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    404c:	6822      	ldr	r2, [r4, #0]
    404e:	7b95      	ldrb	r5, [r2, #14]
    4050:	7e23      	ldrb	r3, [r4, #24]
    4052:	401d      	ands	r5, r3
    4054:	7e63      	ldrb	r3, [r4, #25]
    4056:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4058:	07eb      	lsls	r3, r5, #31
    405a:	d505      	bpl.n	4068 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    405c:	1c20      	adds	r0, r4, #0
    405e:	68a2      	ldr	r2, [r4, #8]
    4060:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    4062:	2301      	movs	r3, #1
    4064:	6822      	ldr	r2, [r4, #0]
    4066:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4068:	07ab      	lsls	r3, r5, #30
    406a:	d505      	bpl.n	4078 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    406c:	1c20      	adds	r0, r4, #0
    406e:	68e2      	ldr	r2, [r4, #12]
    4070:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    4072:	2302      	movs	r3, #2
    4074:	6822      	ldr	r2, [r4, #0]
    4076:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4078:	06eb      	lsls	r3, r5, #27
    407a:	d505      	bpl.n	4088 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    407c:	1c20      	adds	r0, r4, #0
    407e:	6922      	ldr	r2, [r4, #16]
    4080:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    4082:	2310      	movs	r3, #16
    4084:	6822      	ldr	r2, [r4, #0]
    4086:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4088:	06ab      	lsls	r3, r5, #26
    408a:	d505      	bpl.n	4098 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    408c:	1c20      	adds	r0, r4, #0
    408e:	6962      	ldr	r2, [r4, #20]
    4090:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    4092:	6823      	ldr	r3, [r4, #0]
    4094:	2220      	movs	r2, #32
    4096:	739a      	strb	r2, [r3, #14]
	}
}
    4098:	bd38      	pop	{r3, r4, r5, pc}
    409a:	46c0      	nop			; (mov r8, r8)
    409c:	2000298c 	.word	0x2000298c

000040a0 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    40a0:	b508      	push	{r3, lr}
    40a2:	2000      	movs	r0, #0
    40a4:	4b01      	ldr	r3, [pc, #4]	; (40ac <TC3_Handler+0xc>)
    40a6:	4798      	blx	r3
    40a8:	bd08      	pop	{r3, pc}
    40aa:	46c0      	nop			; (mov r8, r8)
    40ac:	00004045 	.word	0x00004045

000040b0 <TC4_Handler>:
    40b0:	b508      	push	{r3, lr}
    40b2:	2001      	movs	r0, #1
    40b4:	4b01      	ldr	r3, [pc, #4]	; (40bc <TC4_Handler+0xc>)
    40b6:	4798      	blx	r3
    40b8:	bd08      	pop	{r3, pc}
    40ba:	46c0      	nop			; (mov r8, r8)
    40bc:	00004045 	.word	0x00004045

000040c0 <TC5_Handler>:
    40c0:	b508      	push	{r3, lr}
    40c2:	2002      	movs	r0, #2
    40c4:	4b01      	ldr	r3, [pc, #4]	; (40cc <TC5_Handler+0xc>)
    40c6:	4798      	blx	r3
    40c8:	bd08      	pop	{r3, pc}
    40ca:	46c0      	nop			; (mov r8, r8)
    40cc:	00004045 	.word	0x00004045

000040d0 <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    40d0:	4770      	bx	lr
    40d2:	46c0      	nop			; (mov r8, r8)

000040d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    40d4:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    40d6:	4b2c      	ldr	r3, [pc, #176]	; (4188 <Reset_Handler+0xb4>)
    40d8:	4a2c      	ldr	r2, [pc, #176]	; (418c <Reset_Handler+0xb8>)
    40da:	429a      	cmp	r2, r3
    40dc:	d003      	beq.n	40e6 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    40de:	4b2c      	ldr	r3, [pc, #176]	; (4190 <Reset_Handler+0xbc>)
    40e0:	4a29      	ldr	r2, [pc, #164]	; (4188 <Reset_Handler+0xb4>)
    40e2:	429a      	cmp	r2, r3
    40e4:	d304      	bcc.n	40f0 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    40e6:	4b2b      	ldr	r3, [pc, #172]	; (4194 <Reset_Handler+0xc0>)
    40e8:	4a2b      	ldr	r2, [pc, #172]	; (4198 <Reset_Handler+0xc4>)
    40ea:	429a      	cmp	r2, r3
    40ec:	d310      	bcc.n	4110 <Reset_Handler+0x3c>
    40ee:	e01b      	b.n	4128 <Reset_Handler+0x54>
    40f0:	4b2a      	ldr	r3, [pc, #168]	; (419c <Reset_Handler+0xc8>)
    40f2:	4827      	ldr	r0, [pc, #156]	; (4190 <Reset_Handler+0xbc>)
    40f4:	3003      	adds	r0, #3
    40f6:	1ac0      	subs	r0, r0, r3
    40f8:	0880      	lsrs	r0, r0, #2
    40fa:	3001      	adds	r0, #1
    40fc:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    40fe:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    4100:	4921      	ldr	r1, [pc, #132]	; (4188 <Reset_Handler+0xb4>)
    4102:	4a22      	ldr	r2, [pc, #136]	; (418c <Reset_Handler+0xb8>)
    4104:	58d4      	ldr	r4, [r2, r3]
    4106:	50cc      	str	r4, [r1, r3]
    4108:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    410a:	4283      	cmp	r3, r0
    410c:	d1fa      	bne.n	4104 <Reset_Handler+0x30>
    410e:	e7ea      	b.n	40e6 <Reset_Handler+0x12>
    4110:	4b21      	ldr	r3, [pc, #132]	; (4198 <Reset_Handler+0xc4>)
    4112:	1d1a      	adds	r2, r3, #4
    4114:	491f      	ldr	r1, [pc, #124]	; (4194 <Reset_Handler+0xc0>)
    4116:	3103      	adds	r1, #3
    4118:	1a89      	subs	r1, r1, r2
    411a:	0889      	lsrs	r1, r1, #2
    411c:	0089      	lsls	r1, r1, #2
    411e:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    4120:	2100      	movs	r1, #0
    4122:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    4124:	4293      	cmp	r3, r2
    4126:	d1fc      	bne.n	4122 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4128:	4b1d      	ldr	r3, [pc, #116]	; (41a0 <Reset_Handler+0xcc>)
    412a:	21ff      	movs	r1, #255	; 0xff
    412c:	4a1d      	ldr	r2, [pc, #116]	; (41a4 <Reset_Handler+0xd0>)
    412e:	438a      	bics	r2, r1
    4130:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4132:	2102      	movs	r1, #2
    4134:	2390      	movs	r3, #144	; 0x90
    4136:	005b      	lsls	r3, r3, #1
    4138:	4a1b      	ldr	r2, [pc, #108]	; (41a8 <Reset_Handler+0xd4>)
    413a:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    413c:	4b1b      	ldr	r3, [pc, #108]	; (41ac <Reset_Handler+0xd8>)
    413e:	78d8      	ldrb	r0, [r3, #3]
    4140:	2103      	movs	r1, #3
    4142:	4388      	bics	r0, r1
    4144:	2202      	movs	r2, #2
    4146:	4310      	orrs	r0, r2
    4148:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    414a:	78dd      	ldrb	r5, [r3, #3]
    414c:	240c      	movs	r4, #12
    414e:	43a5      	bics	r5, r4
    4150:	2008      	movs	r0, #8
    4152:	4305      	orrs	r5, r0
    4154:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    4156:	4b16      	ldr	r3, [pc, #88]	; (41b0 <Reset_Handler+0xdc>)
    4158:	7b9e      	ldrb	r6, [r3, #14]
    415a:	2530      	movs	r5, #48	; 0x30
    415c:	43ae      	bics	r6, r5
    415e:	2520      	movs	r5, #32
    4160:	4335      	orrs	r5, r6
    4162:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    4164:	7b9d      	ldrb	r5, [r3, #14]
    4166:	43a5      	bics	r5, r4
    4168:	4328      	orrs	r0, r5
    416a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    416c:	7b98      	ldrb	r0, [r3, #14]
    416e:	4388      	bics	r0, r1
    4170:	4302      	orrs	r2, r0
    4172:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    4174:	4b0f      	ldr	r3, [pc, #60]	; (41b4 <Reset_Handler+0xe0>)
    4176:	6859      	ldr	r1, [r3, #4]
    4178:	2280      	movs	r2, #128	; 0x80
    417a:	430a      	orrs	r2, r1
    417c:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    417e:	4b0e      	ldr	r3, [pc, #56]	; (41b8 <Reset_Handler+0xe4>)
    4180:	4798      	blx	r3

        /* Branch to main function */
        main();
    4182:	4b0e      	ldr	r3, [pc, #56]	; (41bc <Reset_Handler+0xe8>)
    4184:	4798      	blx	r3
    4186:	e7fe      	b.n	4186 <Reset_Handler+0xb2>
    4188:	20000000 	.word	0x20000000
    418c:	0000c7fc 	.word	0x0000c7fc
    4190:	200001ac 	.word	0x200001ac
    4194:	200029a8 	.word	0x200029a8
    4198:	200001ac 	.word	0x200001ac
    419c:	20000004 	.word	0x20000004
    41a0:	e000ed00 	.word	0xe000ed00
    41a4:	00000000 	.word	0x00000000
    41a8:	41007000 	.word	0x41007000
    41ac:	41005000 	.word	0x41005000
    41b0:	41004800 	.word	0x41004800
    41b4:	41004000 	.word	0x41004000
    41b8:	00004411 	.word	0x00004411
    41bc:	000042f9 	.word	0x000042f9

000041c0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    41c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    41c2:	4647      	mov	r7, r8
    41c4:	b480      	push	{r7}
    41c6:	1c0c      	adds	r4, r1, #0
    41c8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    41ca:	2800      	cmp	r0, #0
    41cc:	d10c      	bne.n	41e8 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    41ce:	2a00      	cmp	r2, #0
    41d0:	dd0d      	ble.n	41ee <_read+0x2e>
    41d2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    41d4:	4e09      	ldr	r6, [pc, #36]	; (41fc <_read+0x3c>)
    41d6:	4d0a      	ldr	r5, [pc, #40]	; (4200 <_read+0x40>)
    41d8:	6830      	ldr	r0, [r6, #0]
    41da:	1c21      	adds	r1, r4, #0
    41dc:	682b      	ldr	r3, [r5, #0]
    41de:	4798      	blx	r3
		ptr++;
    41e0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    41e2:	42bc      	cmp	r4, r7
    41e4:	d1f8      	bne.n	41d8 <_read+0x18>
    41e6:	e004      	b.n	41f2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    41e8:	2001      	movs	r0, #1
    41ea:	4240      	negs	r0, r0
    41ec:	e002      	b.n	41f4 <_read+0x34>
	}

	for (; len > 0; --len) {
    41ee:	2000      	movs	r0, #0
    41f0:	e000      	b.n	41f4 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    41f2:	4640      	mov	r0, r8
	}
	return nChars;
}
    41f4:	bc04      	pop	{r2}
    41f6:	4690      	mov	r8, r2
    41f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41fa:	46c0      	nop			; (mov r8, r8)
    41fc:	200029a0 	.word	0x200029a0
    4200:	20002998 	.word	0x20002998

00004204 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    4204:	b5f0      	push	{r4, r5, r6, r7, lr}
    4206:	4647      	mov	r7, r8
    4208:	b480      	push	{r7}
    420a:	1c0e      	adds	r6, r1, #0
    420c:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    420e:	3801      	subs	r0, #1
    4210:	2802      	cmp	r0, #2
    4212:	d810      	bhi.n	4236 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    4214:	2a00      	cmp	r2, #0
    4216:	d011      	beq.n	423c <_write+0x38>
    4218:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    421a:	4b0d      	ldr	r3, [pc, #52]	; (4250 <_write+0x4c>)
    421c:	4698      	mov	r8, r3
    421e:	4f0d      	ldr	r7, [pc, #52]	; (4254 <_write+0x50>)
    4220:	4643      	mov	r3, r8
    4222:	6818      	ldr	r0, [r3, #0]
    4224:	5d31      	ldrb	r1, [r6, r4]
    4226:	683b      	ldr	r3, [r7, #0]
    4228:	4798      	blx	r3
    422a:	2800      	cmp	r0, #0
    422c:	db08      	blt.n	4240 <_write+0x3c>
			return -1;
		}
		++nChars;
    422e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    4230:	42a5      	cmp	r5, r4
    4232:	d1f5      	bne.n	4220 <_write+0x1c>
    4234:	e007      	b.n	4246 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    4236:	2001      	movs	r0, #1
    4238:	4240      	negs	r0, r0
    423a:	e005      	b.n	4248 <_write+0x44>
	}

	for (; len != 0; --len) {
    423c:	2000      	movs	r0, #0
    423e:	e003      	b.n	4248 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    4240:	2001      	movs	r0, #1
    4242:	4240      	negs	r0, r0
    4244:	e000      	b.n	4248 <_write+0x44>
		}
		++nChars;
    4246:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    4248:	bc04      	pop	{r2}
    424a:	4690      	mov	r8, r2
    424c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    424e:	46c0      	nop			; (mov r8, r8)
    4250:	200029a0 	.word	0x200029a0
    4254:	2000299c 	.word	0x2000299c

00004258 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4258:	4b06      	ldr	r3, [pc, #24]	; (4274 <_sbrk+0x1c>)
    425a:	681b      	ldr	r3, [r3, #0]
    425c:	2b00      	cmp	r3, #0
    425e:	d102      	bne.n	4266 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    4260:	4a05      	ldr	r2, [pc, #20]	; (4278 <_sbrk+0x20>)
    4262:	4b04      	ldr	r3, [pc, #16]	; (4274 <_sbrk+0x1c>)
    4264:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    4266:	4a03      	ldr	r2, [pc, #12]	; (4274 <_sbrk+0x1c>)
    4268:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    426a:	1818      	adds	r0, r3, r0
    426c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    426e:	1c18      	adds	r0, r3, #0
    4270:	4770      	bx	lr
    4272:	46c0      	nop			; (mov r8, r8)
    4274:	20000218 	.word	0x20000218
    4278:	200049a8 	.word	0x200049a8

0000427c <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    427c:	2001      	movs	r0, #1
}
    427e:	4240      	negs	r0, r0
    4280:	4770      	bx	lr
    4282:	46c0      	nop			; (mov r8, r8)

00004284 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    4284:	2380      	movs	r3, #128	; 0x80
    4286:	019b      	lsls	r3, r3, #6
    4288:	604b      	str	r3, [r1, #4]

	return 0;
}
    428a:	2000      	movs	r0, #0
    428c:	4770      	bx	lr
    428e:	46c0      	nop			; (mov r8, r8)

00004290 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    4290:	2001      	movs	r0, #1
    4292:	4770      	bx	lr

00004294 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    4294:	2000      	movs	r0, #0
    4296:	4770      	bx	lr

00004298 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    4298:	4b01      	ldr	r3, [pc, #4]	; (42a0 <update_adxl_gforce_x+0x8>)
    429a:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    429c:	4770      	bx	lr
    429e:	46c0      	nop			; (mov r8, r8)
    42a0:	20000678 	.word	0x20000678

000042a4 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    42a4:	4b01      	ldr	r3, [pc, #4]	; (42ac <update_adxl_gforce_y+0x8>)
    42a6:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    42a8:	4770      	bx	lr
    42aa:	46c0      	nop			; (mov r8, r8)
    42ac:	20000678 	.word	0x20000678

000042b0 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    42b0:	4b01      	ldr	r3, [pc, #4]	; (42b8 <update_adxl_gforce_z+0x8>)
    42b2:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    42b4:	4770      	bx	lr
    42b6:	46c0      	nop			; (mov r8, r8)
    42b8:	20000678 	.word	0x20000678

000042bc <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    42bc:	b510      	push	{r4, lr}
	run_every_second_platform();
    42be:	4b07      	ldr	r3, [pc, #28]	; (42dc <tc_callback_logger_service+0x20>)
    42c0:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    42c2:	4b07      	ldr	r3, [pc, #28]	; (42e0 <tc_callback_logger_service+0x24>)
    42c4:	781b      	ldrb	r3, [r3, #0]
    42c6:	2b00      	cmp	r3, #0
    42c8:	d006      	beq.n	42d8 <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    42ca:	4b06      	ldr	r3, [pc, #24]	; (42e4 <tc_callback_logger_service+0x28>)
    42cc:	6818      	ldr	r0, [r3, #0]
    42ce:	6859      	ldr	r1, [r3, #4]
    42d0:	689a      	ldr	r2, [r3, #8]
    42d2:	68db      	ldr	r3, [r3, #12]
    42d4:	4c04      	ldr	r4, [pc, #16]	; (42e8 <tc_callback_logger_service+0x2c>)
    42d6:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    42d8:	bd10      	pop	{r4, pc}
    42da:	46c0      	nop			; (mov r8, r8)
    42dc:	000010ed 	.word	0x000010ed
    42e0:	200006bc 	.word	0x200006bc
    42e4:	20000254 	.word	0x20000254
    42e8:	000017a5 	.word	0x000017a5

000042ec <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    42ec:	b508      	push	{r3, lr}
	background_service_platform();
    42ee:	4b01      	ldr	r3, [pc, #4]	; (42f4 <tc_callback_bg_service+0x8>)
    42f0:	4798      	blx	r3
}
    42f2:	bd08      	pop	{r3, pc}
    42f4:	000010f9 	.word	0x000010f9

000042f8 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    42f8:	b570      	push	{r4, r5, r6, lr}
    42fa:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    42fc:	4b15      	ldr	r3, [pc, #84]	; (4354 <main+0x5c>)
    42fe:	4798      	blx	r3
	delay_init();
    4300:	4b15      	ldr	r3, [pc, #84]	; (4358 <main+0x60>)
    4302:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    4304:	4b15      	ldr	r3, [pc, #84]	; (435c <main+0x64>)
    4306:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    4308:	4815      	ldr	r0, [pc, #84]	; (4360 <main+0x68>)
    430a:	4b16      	ldr	r3, [pc, #88]	; (4364 <main+0x6c>)
    430c:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    430e:	2300      	movs	r3, #0
    4310:	9303      	str	r3, [sp, #12]
    4312:	9304      	str	r3, [sp, #16]
    4314:	9305      	str	r3, [sp, #20]
    4316:	4b14      	ldr	r3, [pc, #80]	; (4368 <main+0x70>)
    4318:	9300      	str	r3, [sp, #0]
    431a:	4b14      	ldr	r3, [pc, #80]	; (436c <main+0x74>)
    431c:	9301      	str	r3, [sp, #4]
    431e:	4b14      	ldr	r3, [pc, #80]	; (4370 <main+0x78>)
    4320:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    4322:	2003      	movs	r0, #3
    4324:	4669      	mov	r1, sp
    4326:	4b13      	ldr	r3, [pc, #76]	; (4374 <main+0x7c>)
    4328:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    432a:	4b13      	ldr	r3, [pc, #76]	; (4378 <main+0x80>)
    432c:	4798      	blx	r3
	 
	//Setup SIM808 module
	sim808_init();
    432e:	4b13      	ldr	r3, [pc, #76]	; (437c <main+0x84>)
    4330:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    4332:	2001      	movs	r0, #1
    4334:	4912      	ldr	r1, [pc, #72]	; (4380 <main+0x88>)
    4336:	4b13      	ldr	r3, [pc, #76]	; (4384 <main+0x8c>)
    4338:	4798      	blx	r3
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    433a:	4d13      	ldr	r5, [pc, #76]	; (4388 <main+0x90>)
			sim808_parse_response();
    433c:	4e13      	ldr	r6, [pc, #76]	; (438c <main+0x94>)
		}
		SIM808_handle_data_transfer();
    433e:	4c14      	ldr	r4, [pc, #80]	; (4390 <main+0x98>)
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    4340:	2381      	movs	r3, #129	; 0x81
    4342:	5ceb      	ldrb	r3, [r5, r3]
    4344:	2b01      	cmp	r3, #1
    4346:	d100      	bne.n	434a <main+0x52>
			sim808_parse_response();
    4348:	47b0      	blx	r6
		}
		SIM808_handle_data_transfer();
    434a:	47a0      	blx	r4
			
		//Run platform specifics
		main_platform();
    434c:	4b11      	ldr	r3, [pc, #68]	; (4394 <main+0x9c>)
    434e:	4798      	blx	r3
	
		
	}
    4350:	e7f6      	b.n	4340 <main+0x48>
    4352:	46c0      	nop			; (mov r8, r8)
    4354:	00003d39 	.word	0x00003d39
    4358:	00001f41 	.word	0x00001f41
    435c:	00001ee5 	.word	0x00001ee5
    4360:	000042ed 	.word	0x000042ed
    4364:	00001ef5 	.word	0x00001ef5
    4368:	000042b1 	.word	0x000042b1
    436c:	000042a5 	.word	0x000042a5
    4370:	00004299 	.word	0x00004299
    4374:	00000185 	.word	0x00000185
    4378:	00001071 	.word	0x00001071
    437c:	00001d19 	.word	0x00001d19
    4380:	000042bd 	.word	0x000042bd
    4384:	00001695 	.word	0x00001695
    4388:	20000b4c 	.word	0x20000b4c
    438c:	000017d5 	.word	0x000017d5
    4390:	000011bd 	.word	0x000011bd
    4394:	00000f6d 	.word	0x00000f6d

00004398 <__fpclassifyd>:
    4398:	1c0b      	adds	r3, r1, #0
    439a:	1c01      	adds	r1, r0, #0
    439c:	1c02      	adds	r2, r0, #0
    439e:	b530      	push	{r4, r5, lr}
    43a0:	4319      	orrs	r1, r3
    43a2:	2002      	movs	r0, #2
    43a4:	2900      	cmp	r1, #0
    43a6:	d100      	bne.n	43aa <__fpclassifyd+0x12>
    43a8:	bd30      	pop	{r4, r5, pc}
    43aa:	2180      	movs	r1, #128	; 0x80
    43ac:	0609      	lsls	r1, r1, #24
    43ae:	428b      	cmp	r3, r1
    43b0:	d016      	beq.n	43e0 <__fpclassifyd+0x48>
    43b2:	490d      	ldr	r1, [pc, #52]	; (43e8 <__fpclassifyd+0x50>)
    43b4:	2004      	movs	r0, #4
    43b6:	185c      	adds	r4, r3, r1
    43b8:	490c      	ldr	r1, [pc, #48]	; (43ec <__fpclassifyd+0x54>)
    43ba:	428c      	cmp	r4, r1
    43bc:	d9f4      	bls.n	43a8 <__fpclassifyd+0x10>
    43be:	4d0c      	ldr	r5, [pc, #48]	; (43f0 <__fpclassifyd+0x58>)
    43c0:	195c      	adds	r4, r3, r5
    43c2:	428c      	cmp	r4, r1
    43c4:	d9f0      	bls.n	43a8 <__fpclassifyd+0x10>
    43c6:	4c0b      	ldr	r4, [pc, #44]	; (43f4 <__fpclassifyd+0x5c>)
    43c8:	0059      	lsls	r1, r3, #1
    43ca:	0849      	lsrs	r1, r1, #1
    43cc:	2003      	movs	r0, #3
    43ce:	42a1      	cmp	r1, r4
    43d0:	d9ea      	bls.n	43a8 <__fpclassifyd+0x10>
    43d2:	4c07      	ldr	r4, [pc, #28]	; (43f0 <__fpclassifyd+0x58>)
    43d4:	2000      	movs	r0, #0
    43d6:	42a1      	cmp	r1, r4
    43d8:	d1e6      	bne.n	43a8 <__fpclassifyd+0x10>
    43da:	4250      	negs	r0, r2
    43dc:	4150      	adcs	r0, r2
    43de:	e7e3      	b.n	43a8 <__fpclassifyd+0x10>
    43e0:	2a00      	cmp	r2, #0
    43e2:	d0e1      	beq.n	43a8 <__fpclassifyd+0x10>
    43e4:	e7ef      	b.n	43c6 <__fpclassifyd+0x2e>
    43e6:	46c0      	nop			; (mov r8, r8)
    43e8:	fff00000 	.word	0xfff00000
    43ec:	7fdfffff 	.word	0x7fdfffff
    43f0:	7ff00000 	.word	0x7ff00000
    43f4:	000fffff 	.word	0x000fffff

000043f8 <atof>:
    43f8:	b508      	push	{r3, lr}
    43fa:	2100      	movs	r1, #0
    43fc:	f000 ff70 	bl	52e0 <strtod>
    4400:	bd08      	pop	{r3, pc}

00004402 <atoi>:
    4402:	b508      	push	{r3, lr}
    4404:	2100      	movs	r1, #0
    4406:	220a      	movs	r2, #10
    4408:	f001 f800 	bl	540c <strtol>
    440c:	bd08      	pop	{r3, pc}
	...

00004410 <__libc_init_array>:
    4410:	b570      	push	{r4, r5, r6, lr}
    4412:	4b0e      	ldr	r3, [pc, #56]	; (444c <__libc_init_array+0x3c>)
    4414:	4d0e      	ldr	r5, [pc, #56]	; (4450 <__libc_init_array+0x40>)
    4416:	2400      	movs	r4, #0
    4418:	1aed      	subs	r5, r5, r3
    441a:	10ad      	asrs	r5, r5, #2
    441c:	1c1e      	adds	r6, r3, #0
    441e:	42ac      	cmp	r4, r5
    4420:	d004      	beq.n	442c <__libc_init_array+0x1c>
    4422:	00a3      	lsls	r3, r4, #2
    4424:	58f3      	ldr	r3, [r6, r3]
    4426:	4798      	blx	r3
    4428:	3401      	adds	r4, #1
    442a:	e7f8      	b.n	441e <__libc_init_array+0xe>
    442c:	f008 f9d6 	bl	c7dc <_init>
    4430:	4b08      	ldr	r3, [pc, #32]	; (4454 <__libc_init_array+0x44>)
    4432:	4d09      	ldr	r5, [pc, #36]	; (4458 <__libc_init_array+0x48>)
    4434:	2400      	movs	r4, #0
    4436:	1aed      	subs	r5, r5, r3
    4438:	10ad      	asrs	r5, r5, #2
    443a:	1c1e      	adds	r6, r3, #0
    443c:	42ac      	cmp	r4, r5
    443e:	d004      	beq.n	444a <__libc_init_array+0x3a>
    4440:	00a3      	lsls	r3, r4, #2
    4442:	58f3      	ldr	r3, [r6, r3]
    4444:	4798      	blx	r3
    4446:	3401      	adds	r4, #1
    4448:	e7f8      	b.n	443c <__libc_init_array+0x2c>
    444a:	bd70      	pop	{r4, r5, r6, pc}
    444c:	0000c7e8 	.word	0x0000c7e8
    4450:	0000c7e8 	.word	0x0000c7e8
    4454:	0000c7e8 	.word	0x0000c7e8
    4458:	0000c7ec 	.word	0x0000c7ec

0000445c <memcpy>:
    445c:	b510      	push	{r4, lr}
    445e:	2300      	movs	r3, #0
    4460:	4293      	cmp	r3, r2
    4462:	d003      	beq.n	446c <memcpy+0x10>
    4464:	5ccc      	ldrb	r4, [r1, r3]
    4466:	54c4      	strb	r4, [r0, r3]
    4468:	3301      	adds	r3, #1
    446a:	e7f9      	b.n	4460 <memcpy+0x4>
    446c:	bd10      	pop	{r4, pc}

0000446e <memset>:
    446e:	1c03      	adds	r3, r0, #0
    4470:	1882      	adds	r2, r0, r2
    4472:	4293      	cmp	r3, r2
    4474:	d002      	beq.n	447c <memset+0xe>
    4476:	7019      	strb	r1, [r3, #0]
    4478:	3301      	adds	r3, #1
    447a:	e7fa      	b.n	4472 <memset+0x4>
    447c:	4770      	bx	lr
	...

00004480 <iprintf>:
    4480:	b40f      	push	{r0, r1, r2, r3}
    4482:	4b0b      	ldr	r3, [pc, #44]	; (44b0 <iprintf+0x30>)
    4484:	b513      	push	{r0, r1, r4, lr}
    4486:	681c      	ldr	r4, [r3, #0]
    4488:	2c00      	cmp	r4, #0
    448a:	d005      	beq.n	4498 <iprintf+0x18>
    448c:	69a3      	ldr	r3, [r4, #24]
    448e:	2b00      	cmp	r3, #0
    4490:	d102      	bne.n	4498 <iprintf+0x18>
    4492:	1c20      	adds	r0, r4, #0
    4494:	f002 fd8a 	bl	6fac <__sinit>
    4498:	ab05      	add	r3, sp, #20
    449a:	68a1      	ldr	r1, [r4, #8]
    449c:	1c20      	adds	r0, r4, #0
    449e:	9a04      	ldr	r2, [sp, #16]
    44a0:	9301      	str	r3, [sp, #4]
    44a2:	f000 ffe9 	bl	5478 <_vfiprintf_r>
    44a6:	bc16      	pop	{r1, r2, r4}
    44a8:	bc08      	pop	{r3}
    44aa:	b004      	add	sp, #16
    44ac:	4718      	bx	r3
    44ae:	46c0      	nop			; (mov r8, r8)
    44b0:	2000016c 	.word	0x2000016c

000044b4 <setbuf>:
    44b4:	b508      	push	{r3, lr}
    44b6:	424a      	negs	r2, r1
    44b8:	414a      	adcs	r2, r1
    44ba:	2380      	movs	r3, #128	; 0x80
    44bc:	0052      	lsls	r2, r2, #1
    44be:	00db      	lsls	r3, r3, #3
    44c0:	f000 f802 	bl	44c8 <setvbuf>
    44c4:	bd08      	pop	{r3, pc}
	...

000044c8 <setvbuf>:
    44c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    44ca:	1c1e      	adds	r6, r3, #0
    44cc:	4b3c      	ldr	r3, [pc, #240]	; (45c0 <setvbuf+0xf8>)
    44ce:	1c04      	adds	r4, r0, #0
    44d0:	681d      	ldr	r5, [r3, #0]
    44d2:	1c0f      	adds	r7, r1, #0
    44d4:	9201      	str	r2, [sp, #4]
    44d6:	2d00      	cmp	r5, #0
    44d8:	d005      	beq.n	44e6 <setvbuf+0x1e>
    44da:	69aa      	ldr	r2, [r5, #24]
    44dc:	2a00      	cmp	r2, #0
    44de:	d102      	bne.n	44e6 <setvbuf+0x1e>
    44e0:	1c28      	adds	r0, r5, #0
    44e2:	f002 fd63 	bl	6fac <__sinit>
    44e6:	4b37      	ldr	r3, [pc, #220]	; (45c4 <setvbuf+0xfc>)
    44e8:	429c      	cmp	r4, r3
    44ea:	d101      	bne.n	44f0 <setvbuf+0x28>
    44ec:	686c      	ldr	r4, [r5, #4]
    44ee:	e008      	b.n	4502 <setvbuf+0x3a>
    44f0:	4b35      	ldr	r3, [pc, #212]	; (45c8 <setvbuf+0x100>)
    44f2:	429c      	cmp	r4, r3
    44f4:	d101      	bne.n	44fa <setvbuf+0x32>
    44f6:	68ac      	ldr	r4, [r5, #8]
    44f8:	e003      	b.n	4502 <setvbuf+0x3a>
    44fa:	4b34      	ldr	r3, [pc, #208]	; (45cc <setvbuf+0x104>)
    44fc:	429c      	cmp	r4, r3
    44fe:	d100      	bne.n	4502 <setvbuf+0x3a>
    4500:	68ec      	ldr	r4, [r5, #12]
    4502:	9b01      	ldr	r3, [sp, #4]
    4504:	2b02      	cmp	r3, #2
    4506:	d857      	bhi.n	45b8 <setvbuf+0xf0>
    4508:	2e00      	cmp	r6, #0
    450a:	db55      	blt.n	45b8 <setvbuf+0xf0>
    450c:	1c28      	adds	r0, r5, #0
    450e:	1c21      	adds	r1, r4, #0
    4510:	f002 fccc 	bl	6eac <_fflush_r>
    4514:	2300      	movs	r3, #0
    4516:	6063      	str	r3, [r4, #4]
    4518:	61a3      	str	r3, [r4, #24]
    451a:	89a3      	ldrh	r3, [r4, #12]
    451c:	061a      	lsls	r2, r3, #24
    451e:	d503      	bpl.n	4528 <setvbuf+0x60>
    4520:	1c28      	adds	r0, r5, #0
    4522:	6921      	ldr	r1, [r4, #16]
    4524:	f003 fd3c 	bl	7fa0 <_free_r>
    4528:	89a3      	ldrh	r3, [r4, #12]
    452a:	2283      	movs	r2, #131	; 0x83
    452c:	4393      	bics	r3, r2
    452e:	81a3      	strh	r3, [r4, #12]
    4530:	9b01      	ldr	r3, [sp, #4]
    4532:	2b02      	cmp	r3, #2
    4534:	d013      	beq.n	455e <setvbuf+0x96>
    4536:	2f00      	cmp	r7, #0
    4538:	d125      	bne.n	4586 <setvbuf+0xbe>
    453a:	2e00      	cmp	r6, #0
    453c:	d101      	bne.n	4542 <setvbuf+0x7a>
    453e:	2680      	movs	r6, #128	; 0x80
    4540:	00f6      	lsls	r6, r6, #3
    4542:	1c30      	adds	r0, r6, #0
    4544:	f003 f90a 	bl	775c <malloc>
    4548:	1e07      	subs	r7, r0, #0
    454a:	d118      	bne.n	457e <setvbuf+0xb6>
    454c:	2080      	movs	r0, #128	; 0x80
    454e:	00c0      	lsls	r0, r0, #3
    4550:	f003 f904 	bl	775c <malloc>
    4554:	1e07      	subs	r7, r0, #0
    4556:	d110      	bne.n	457a <setvbuf+0xb2>
    4558:	2001      	movs	r0, #1
    455a:	4240      	negs	r0, r0
    455c:	e000      	b.n	4560 <setvbuf+0x98>
    455e:	2000      	movs	r0, #0
    4560:	89a3      	ldrh	r3, [r4, #12]
    4562:	2202      	movs	r2, #2
    4564:	4313      	orrs	r3, r2
    4566:	81a3      	strh	r3, [r4, #12]
    4568:	2300      	movs	r3, #0
    456a:	60a3      	str	r3, [r4, #8]
    456c:	1c23      	adds	r3, r4, #0
    456e:	3347      	adds	r3, #71	; 0x47
    4570:	6023      	str	r3, [r4, #0]
    4572:	6123      	str	r3, [r4, #16]
    4574:	2301      	movs	r3, #1
    4576:	6163      	str	r3, [r4, #20]
    4578:	e020      	b.n	45bc <setvbuf+0xf4>
    457a:	2680      	movs	r6, #128	; 0x80
    457c:	00f6      	lsls	r6, r6, #3
    457e:	89a3      	ldrh	r3, [r4, #12]
    4580:	2280      	movs	r2, #128	; 0x80
    4582:	4313      	orrs	r3, r2
    4584:	81a3      	strh	r3, [r4, #12]
    4586:	9a01      	ldr	r2, [sp, #4]
    4588:	2a01      	cmp	r2, #1
    458a:	d104      	bne.n	4596 <setvbuf+0xce>
    458c:	89a3      	ldrh	r3, [r4, #12]
    458e:	4313      	orrs	r3, r2
    4590:	81a3      	strh	r3, [r4, #12]
    4592:	4273      	negs	r3, r6
    4594:	61a3      	str	r3, [r4, #24]
    4596:	4b0e      	ldr	r3, [pc, #56]	; (45d0 <setvbuf+0x108>)
    4598:	2000      	movs	r0, #0
    459a:	62ab      	str	r3, [r5, #40]	; 0x28
    459c:	89a3      	ldrh	r3, [r4, #12]
    459e:	6027      	str	r7, [r4, #0]
    45a0:	6127      	str	r7, [r4, #16]
    45a2:	6166      	str	r6, [r4, #20]
    45a4:	071a      	lsls	r2, r3, #28
    45a6:	d509      	bpl.n	45bc <setvbuf+0xf4>
    45a8:	2203      	movs	r2, #3
    45aa:	4013      	ands	r3, r2
    45ac:	425a      	negs	r2, r3
    45ae:	4153      	adcs	r3, r2
    45b0:	425b      	negs	r3, r3
    45b2:	401e      	ands	r6, r3
    45b4:	60a6      	str	r6, [r4, #8]
    45b6:	e001      	b.n	45bc <setvbuf+0xf4>
    45b8:	2001      	movs	r0, #1
    45ba:	4240      	negs	r0, r0
    45bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    45be:	46c0      	nop			; (mov r8, r8)
    45c0:	2000016c 	.word	0x2000016c
    45c4:	0000c5f4 	.word	0x0000c5f4
    45c8:	0000c614 	.word	0x0000c614
    45cc:	0000c634 	.word	0x0000c634
    45d0:	00006f05 	.word	0x00006f05

000045d4 <strchr>:
    45d4:	b2c9      	uxtb	r1, r1
    45d6:	7803      	ldrb	r3, [r0, #0]
    45d8:	2b00      	cmp	r3, #0
    45da:	d003      	beq.n	45e4 <strchr+0x10>
    45dc:	428b      	cmp	r3, r1
    45de:	d004      	beq.n	45ea <strchr+0x16>
    45e0:	3001      	adds	r0, #1
    45e2:	e7f8      	b.n	45d6 <strchr+0x2>
    45e4:	2900      	cmp	r1, #0
    45e6:	d000      	beq.n	45ea <strchr+0x16>
    45e8:	1c18      	adds	r0, r3, #0
    45ea:	4770      	bx	lr

000045ec <strcmp>:
    45ec:	7802      	ldrb	r2, [r0, #0]
    45ee:	780b      	ldrb	r3, [r1, #0]
    45f0:	3001      	adds	r0, #1
    45f2:	3101      	adds	r1, #1
    45f4:	2a00      	cmp	r2, #0
    45f6:	d001      	beq.n	45fc <strcmp+0x10>
    45f8:	429a      	cmp	r2, r3
    45fa:	d0f7      	beq.n	45ec <strcmp>
    45fc:	1ad0      	subs	r0, r2, r3
    45fe:	4770      	bx	lr

00004600 <strlen>:
    4600:	2300      	movs	r3, #0
    4602:	5cc2      	ldrb	r2, [r0, r3]
    4604:	3301      	adds	r3, #1
    4606:	2a00      	cmp	r2, #0
    4608:	d1fb      	bne.n	4602 <strlen+0x2>
    460a:	1e58      	subs	r0, r3, #1
    460c:	4770      	bx	lr

0000460e <strncpy>:
    460e:	b530      	push	{r4, r5, lr}
    4610:	1c03      	adds	r3, r0, #0
    4612:	2a00      	cmp	r2, #0
    4614:	d007      	beq.n	4626 <strncpy+0x18>
    4616:	780c      	ldrb	r4, [r1, #0]
    4618:	3301      	adds	r3, #1
    461a:	1e5d      	subs	r5, r3, #1
    461c:	3a01      	subs	r2, #1
    461e:	702c      	strb	r4, [r5, #0]
    4620:	3101      	adds	r1, #1
    4622:	2c00      	cmp	r4, #0
    4624:	d1f5      	bne.n	4612 <strncpy+0x4>
    4626:	189a      	adds	r2, r3, r2
    4628:	4293      	cmp	r3, r2
    462a:	d003      	beq.n	4634 <strncpy+0x26>
    462c:	2100      	movs	r1, #0
    462e:	7019      	strb	r1, [r3, #0]
    4630:	3301      	adds	r3, #1
    4632:	e7f9      	b.n	4628 <strncpy+0x1a>
    4634:	bd30      	pop	{r4, r5, pc}

00004636 <match>:
    4636:	b530      	push	{r4, r5, lr}
    4638:	6802      	ldr	r2, [r0, #0]
    463a:	780c      	ldrb	r4, [r1, #0]
    463c:	3201      	adds	r2, #1
    463e:	2c00      	cmp	r4, #0
    4640:	d00a      	beq.n	4658 <match+0x22>
    4642:	7813      	ldrb	r3, [r2, #0]
    4644:	1c1d      	adds	r5, r3, #0
    4646:	3d41      	subs	r5, #65	; 0x41
    4648:	2d19      	cmp	r5, #25
    464a:	d800      	bhi.n	464e <match+0x18>
    464c:	3320      	adds	r3, #32
    464e:	3101      	adds	r1, #1
    4650:	42a3      	cmp	r3, r4
    4652:	d0f2      	beq.n	463a <match+0x4>
    4654:	2000      	movs	r0, #0
    4656:	e001      	b.n	465c <match+0x26>
    4658:	6002      	str	r2, [r0, #0]
    465a:	2001      	movs	r0, #1
    465c:	bd30      	pop	{r4, r5, pc}
	...

00004660 <sulp>:
    4660:	b570      	push	{r4, r5, r6, lr}
    4662:	1c16      	adds	r6, r2, #0
    4664:	1c0d      	adds	r5, r1, #0
    4666:	f003 fb65 	bl	7d34 <__ulp>
    466a:	2e00      	cmp	r6, #0
    466c:	d00b      	beq.n	4686 <sulp+0x26>
    466e:	006b      	lsls	r3, r5, #1
    4670:	0d5b      	lsrs	r3, r3, #21
    4672:	226b      	movs	r2, #107	; 0x6b
    4674:	1ad3      	subs	r3, r2, r3
    4676:	2b00      	cmp	r3, #0
    4678:	dd05      	ble.n	4686 <sulp+0x26>
    467a:	4d03      	ldr	r5, [pc, #12]	; (4688 <sulp+0x28>)
    467c:	051c      	lsls	r4, r3, #20
    467e:	1963      	adds	r3, r4, r5
    4680:	2200      	movs	r2, #0
    4682:	f005 f9d9 	bl	9a38 <__aeabi_dmul>
    4686:	bd70      	pop	{r4, r5, r6, pc}
    4688:	3ff00000 	.word	0x3ff00000
    468c:	00000000 	.word	0x00000000

00004690 <_strtod_r>:
    4690:	b5f0      	push	{r4, r5, r6, r7, lr}
    4692:	4fbe      	ldr	r7, [pc, #760]	; (498c <_strtod_r+0x2fc>)
    4694:	4ebc      	ldr	r6, [pc, #752]	; (4988 <_strtod_r+0x2f8>)
    4696:	b0a1      	sub	sp, #132	; 0x84
    4698:	2300      	movs	r3, #0
    469a:	9008      	str	r0, [sp, #32]
    469c:	910a      	str	r1, [sp, #40]	; 0x28
    469e:	9219      	str	r2, [sp, #100]	; 0x64
    46a0:	931c      	str	r3, [sp, #112]	; 0x70
    46a2:	911b      	str	r1, [sp, #108]	; 0x6c
    46a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    46a6:	7813      	ldrb	r3, [r2, #0]
    46a8:	2b0d      	cmp	r3, #13
    46aa:	d805      	bhi.n	46b8 <_strtod_r+0x28>
    46ac:	2b09      	cmp	r3, #9
    46ae:	d215      	bcs.n	46dc <_strtod_r+0x4c>
    46b0:	2b00      	cmp	r3, #0
    46b2:	d100      	bne.n	46b6 <_strtod_r+0x26>
    46b4:	e1c1      	b.n	4a3a <_strtod_r+0x3aa>
    46b6:	e014      	b.n	46e2 <_strtod_r+0x52>
    46b8:	2b2b      	cmp	r3, #43	; 0x2b
    46ba:	d007      	beq.n	46cc <_strtod_r+0x3c>
    46bc:	2b2d      	cmp	r3, #45	; 0x2d
    46be:	d002      	beq.n	46c6 <_strtod_r+0x36>
    46c0:	2b20      	cmp	r3, #32
    46c2:	d10e      	bne.n	46e2 <_strtod_r+0x52>
    46c4:	e00a      	b.n	46dc <_strtod_r+0x4c>
    46c6:	2401      	movs	r4, #1
    46c8:	9416      	str	r4, [sp, #88]	; 0x58
    46ca:	e001      	b.n	46d0 <_strtod_r+0x40>
    46cc:	2500      	movs	r5, #0
    46ce:	9516      	str	r5, [sp, #88]	; 0x58
    46d0:	1c53      	adds	r3, r2, #1
    46d2:	931b      	str	r3, [sp, #108]	; 0x6c
    46d4:	7853      	ldrb	r3, [r2, #1]
    46d6:	2b00      	cmp	r3, #0
    46d8:	d105      	bne.n	46e6 <_strtod_r+0x56>
    46da:	e1ae      	b.n	4a3a <_strtod_r+0x3aa>
    46dc:	3201      	adds	r2, #1
    46de:	921b      	str	r2, [sp, #108]	; 0x6c
    46e0:	e7e0      	b.n	46a4 <_strtod_r+0x14>
    46e2:	2400      	movs	r4, #0
    46e4:	9416      	str	r4, [sp, #88]	; 0x58
    46e6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    46e8:	2400      	movs	r4, #0
    46ea:	782b      	ldrb	r3, [r5, #0]
    46ec:	940d      	str	r4, [sp, #52]	; 0x34
    46ee:	2b30      	cmp	r3, #48	; 0x30
    46f0:	d15a      	bne.n	47a8 <_strtod_r+0x118>
    46f2:	786b      	ldrb	r3, [r5, #1]
    46f4:	2b58      	cmp	r3, #88	; 0x58
    46f6:	d001      	beq.n	46fc <_strtod_r+0x6c>
    46f8:	2b78      	cmp	r3, #120	; 0x78
    46fa:	d149      	bne.n	4790 <_strtod_r+0x100>
    46fc:	9c16      	ldr	r4, [sp, #88]	; 0x58
    46fe:	ab1c      	add	r3, sp, #112	; 0x70
    4700:	9300      	str	r3, [sp, #0]
    4702:	9401      	str	r4, [sp, #4]
    4704:	9808      	ldr	r0, [sp, #32]
    4706:	a91b      	add	r1, sp, #108	; 0x6c
    4708:	4aa1      	ldr	r2, [pc, #644]	; (4990 <_strtod_r+0x300>)
    470a:	ab1d      	add	r3, sp, #116	; 0x74
    470c:	f002 fd09 	bl	7122 <__gethex>
    4710:	2407      	movs	r4, #7
    4712:	9007      	str	r0, [sp, #28]
    4714:	4004      	ands	r4, r0
    4716:	d101      	bne.n	471c <_strtod_r+0x8c>
    4718:	f000 fdb0 	bl	527c <_strtod_r+0xbec>
    471c:	2c06      	cmp	r4, #6
    471e:	d102      	bne.n	4726 <_strtod_r+0x96>
    4720:	3501      	adds	r5, #1
    4722:	951b      	str	r5, [sp, #108]	; 0x6c
    4724:	e18b      	b.n	4a3e <_strtod_r+0x3ae>
    4726:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4728:	2a00      	cmp	r2, #0
    472a:	d007      	beq.n	473c <_strtod_r+0xac>
    472c:	a81e      	add	r0, sp, #120	; 0x78
    472e:	2135      	movs	r1, #53	; 0x35
    4730:	f003 fbf0 	bl	7f14 <__copybits>
    4734:	9808      	ldr	r0, [sp, #32]
    4736:	991c      	ldr	r1, [sp, #112]	; 0x70
    4738:	f003 f85d 	bl	77f6 <_Bfree>
    473c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    473e:	2c06      	cmp	r4, #6
    4740:	d81c      	bhi.n	477c <_strtod_r+0xec>
    4742:	1c20      	adds	r0, r4, #0
    4744:	f003 fdae 	bl	82a4 <__gnu_thumb1_case_uqi>
    4748:	14070a04 	.word	0x14070a04
    474c:	0a17      	.short	0x0a17
    474e:	04          	.byte	0x04
    474f:	00          	.byte	0x00
    4750:	2700      	movs	r7, #0
    4752:	1c3e      	adds	r6, r7, #0
    4754:	e012      	b.n	477c <_strtod_r+0xec>
    4756:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4758:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    475a:	e00f      	b.n	477c <_strtod_r+0xec>
    475c:	488d      	ldr	r0, [pc, #564]	; (4994 <_strtod_r+0x304>)
    475e:	4a8e      	ldr	r2, [pc, #568]	; (4998 <_strtod_r+0x308>)
    4760:	181b      	adds	r3, r3, r0
    4762:	991f      	ldr	r1, [sp, #124]	; 0x7c
    4764:	051b      	lsls	r3, r3, #20
    4766:	400a      	ands	r2, r1
    4768:	1c1f      	adds	r7, r3, #0
    476a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    476c:	4317      	orrs	r7, r2
    476e:	e005      	b.n	477c <_strtod_r+0xec>
    4770:	4f8a      	ldr	r7, [pc, #552]	; (499c <_strtod_r+0x30c>)
    4772:	2600      	movs	r6, #0
    4774:	e002      	b.n	477c <_strtod_r+0xec>
    4776:	2301      	movs	r3, #1
    4778:	4f89      	ldr	r7, [pc, #548]	; (49a0 <_strtod_r+0x310>)
    477a:	425e      	negs	r6, r3
    477c:	9c07      	ldr	r4, [sp, #28]
    477e:	0724      	lsls	r4, r4, #28
    4780:	d401      	bmi.n	4786 <_strtod_r+0xf6>
    4782:	f000 fd7b 	bl	527c <_strtod_r+0xbec>
    4786:	2380      	movs	r3, #128	; 0x80
    4788:	061b      	lsls	r3, r3, #24
    478a:	431f      	orrs	r7, r3
    478c:	f000 fd76 	bl	527c <_strtod_r+0xbec>
    4790:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4792:	1c5a      	adds	r2, r3, #1
    4794:	921b      	str	r2, [sp, #108]	; 0x6c
    4796:	785b      	ldrb	r3, [r3, #1]
    4798:	2b30      	cmp	r3, #48	; 0x30
    479a:	d0f9      	beq.n	4790 <_strtod_r+0x100>
    479c:	2b00      	cmp	r3, #0
    479e:	d101      	bne.n	47a4 <_strtod_r+0x114>
    47a0:	f000 fd6c 	bl	527c <_strtod_r+0xbec>
    47a4:	2501      	movs	r5, #1
    47a6:	950d      	str	r5, [sp, #52]	; 0x34
    47a8:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    47aa:	2500      	movs	r5, #0
    47ac:	9410      	str	r4, [sp, #64]	; 0x40
    47ae:	950b      	str	r5, [sp, #44]	; 0x2c
    47b0:	950e      	str	r5, [sp, #56]	; 0x38
    47b2:	9509      	str	r5, [sp, #36]	; 0x24
    47b4:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    47b6:	7825      	ldrb	r5, [r4, #0]
    47b8:	1c2b      	adds	r3, r5, #0
    47ba:	3b30      	subs	r3, #48	; 0x30
    47bc:	b2da      	uxtb	r2, r3
    47be:	2a09      	cmp	r2, #9
    47c0:	d812      	bhi.n	47e8 <_strtod_r+0x158>
    47c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
    47c4:	220a      	movs	r2, #10
    47c6:	2d08      	cmp	r5, #8
    47c8:	dc04      	bgt.n	47d4 <_strtod_r+0x144>
    47ca:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    47cc:	436a      	muls	r2, r5
    47ce:	189b      	adds	r3, r3, r2
    47d0:	930e      	str	r3, [sp, #56]	; 0x38
    47d2:	e003      	b.n	47dc <_strtod_r+0x14c>
    47d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    47d6:	436a      	muls	r2, r5
    47d8:	189b      	adds	r3, r3, r2
    47da:	930b      	str	r3, [sp, #44]	; 0x2c
    47dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    47de:	3401      	adds	r4, #1
    47e0:	3501      	adds	r5, #1
    47e2:	9509      	str	r5, [sp, #36]	; 0x24
    47e4:	941b      	str	r4, [sp, #108]	; 0x6c
    47e6:	e7e5      	b.n	47b4 <_strtod_r+0x124>
    47e8:	9808      	ldr	r0, [sp, #32]
    47ea:	f002 ff63 	bl	76b4 <_localeconv_r>
    47ee:	6800      	ldr	r0, [r0, #0]
    47f0:	9007      	str	r0, [sp, #28]
    47f2:	9808      	ldr	r0, [sp, #32]
    47f4:	f002 ff5e 	bl	76b4 <_localeconv_r>
    47f8:	6800      	ldr	r0, [r0, #0]
    47fa:	f7ff ff01 	bl	4600 <strlen>
    47fe:	9907      	ldr	r1, [sp, #28]
    4800:	1c02      	adds	r2, r0, #0
    4802:	1c20      	adds	r0, r4, #0
    4804:	f003 fcc6 	bl	8194 <strncmp>
    4808:	1e04      	subs	r4, r0, #0
    480a:	d006      	beq.n	481a <_strtod_r+0x18a>
    480c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    480e:	2000      	movs	r0, #0
    4810:	1c2b      	adds	r3, r5, #0
    4812:	9407      	str	r4, [sp, #28]
    4814:	4684      	mov	ip, r0
    4816:	900c      	str	r0, [sp, #48]	; 0x30
    4818:	e063      	b.n	48e2 <_strtod_r+0x252>
    481a:	9808      	ldr	r0, [sp, #32]
    481c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    481e:	f002 ff49 	bl	76b4 <_localeconv_r>
    4822:	6800      	ldr	r0, [r0, #0]
    4824:	f7ff feec 	bl	4600 <strlen>
    4828:	182d      	adds	r5, r5, r0
    482a:	951b      	str	r5, [sp, #108]	; 0x6c
    482c:	782b      	ldrb	r3, [r5, #0]
    482e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4830:	1e28      	subs	r0, r5, #0
    4832:	d148      	bne.n	48c6 <_strtod_r+0x236>
    4834:	2b30      	cmp	r3, #48	; 0x30
    4836:	d105      	bne.n	4844 <_strtod_r+0x1b4>
    4838:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    483a:	3001      	adds	r0, #1
    483c:	1c5a      	adds	r2, r3, #1
    483e:	921b      	str	r2, [sp, #108]	; 0x6c
    4840:	785b      	ldrb	r3, [r3, #1]
    4842:	e7f7      	b.n	4834 <_strtod_r+0x1a4>
    4844:	1c1a      	adds	r2, r3, #0
    4846:	3a31      	subs	r2, #49	; 0x31
    4848:	2a08      	cmp	r2, #8
    484a:	d845      	bhi.n	48d8 <_strtod_r+0x248>
    484c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    484e:	4684      	mov	ip, r0
    4850:	2000      	movs	r0, #0
    4852:	9410      	str	r4, [sp, #64]	; 0x40
    4854:	9007      	str	r0, [sp, #28]
    4856:	3b30      	subs	r3, #48	; 0x30
    4858:	1c42      	adds	r2, r0, #1
    485a:	2b00      	cmp	r3, #0
    485c:	d02d      	beq.n	48ba <_strtod_r+0x22a>
    485e:	9907      	ldr	r1, [sp, #28]
    4860:	4494      	add	ip, r2
    4862:	9d07      	ldr	r5, [sp, #28]
    4864:	3101      	adds	r1, #1
    4866:	1b4c      	subs	r4, r1, r5
    4868:	4294      	cmp	r4, r2
    486a:	da0e      	bge.n	488a <_strtod_r+0x1fa>
    486c:	1e4c      	subs	r4, r1, #1
    486e:	2c08      	cmp	r4, #8
    4870:	dc04      	bgt.n	487c <_strtod_r+0x1ec>
    4872:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4874:	240a      	movs	r4, #10
    4876:	4365      	muls	r5, r4
    4878:	950e      	str	r5, [sp, #56]	; 0x38
    487a:	e7f2      	b.n	4862 <_strtod_r+0x1d2>
    487c:	2910      	cmp	r1, #16
    487e:	dcf0      	bgt.n	4862 <_strtod_r+0x1d2>
    4880:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4882:	240a      	movs	r4, #10
    4884:	4365      	muls	r5, r4
    4886:	950b      	str	r5, [sp, #44]	; 0x2c
    4888:	e7eb      	b.n	4862 <_strtod_r+0x1d2>
    488a:	43c2      	mvns	r2, r0
    488c:	17d2      	asrs	r2, r2, #31
    488e:	4010      	ands	r0, r2
    4890:	1828      	adds	r0, r5, r0
    4892:	1c44      	adds	r4, r0, #1
    4894:	9407      	str	r4, [sp, #28]
    4896:	2808      	cmp	r0, #8
    4898:	dc06      	bgt.n	48a8 <_strtod_r+0x218>
    489a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    489c:	220a      	movs	r2, #10
    489e:	436a      	muls	r2, r5
    48a0:	18d2      	adds	r2, r2, r3
    48a2:	920e      	str	r2, [sp, #56]	; 0x38
    48a4:	2200      	movs	r2, #0
    48a6:	e008      	b.n	48ba <_strtod_r+0x22a>
    48a8:	9c07      	ldr	r4, [sp, #28]
    48aa:	2200      	movs	r2, #0
    48ac:	2c10      	cmp	r4, #16
    48ae:	dc04      	bgt.n	48ba <_strtod_r+0x22a>
    48b0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    48b2:	210a      	movs	r1, #10
    48b4:	4369      	muls	r1, r5
    48b6:	18c9      	adds	r1, r1, r3
    48b8:	910b      	str	r1, [sp, #44]	; 0x2c
    48ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    48bc:	1c10      	adds	r0, r2, #0
    48be:	1c59      	adds	r1, r3, #1
    48c0:	911b      	str	r1, [sp, #108]	; 0x6c
    48c2:	785b      	ldrb	r3, [r3, #1]
    48c4:	e003      	b.n	48ce <_strtod_r+0x23e>
    48c6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    48c8:	1c20      	adds	r0, r4, #0
    48ca:	9507      	str	r5, [sp, #28]
    48cc:	46a4      	mov	ip, r4
    48ce:	1c1a      	adds	r2, r3, #0
    48d0:	3a30      	subs	r2, #48	; 0x30
    48d2:	2a09      	cmp	r2, #9
    48d4:	d9bf      	bls.n	4856 <_strtod_r+0x1c6>
    48d6:	e002      	b.n	48de <_strtod_r+0x24e>
    48d8:	2400      	movs	r4, #0
    48da:	9407      	str	r4, [sp, #28]
    48dc:	46a4      	mov	ip, r4
    48de:	2101      	movs	r1, #1
    48e0:	910c      	str	r1, [sp, #48]	; 0x30
    48e2:	2220      	movs	r2, #32
    48e4:	1c19      	adds	r1, r3, #0
    48e6:	4391      	bics	r1, r2
    48e8:	2200      	movs	r2, #0
    48ea:	2945      	cmp	r1, #69	; 0x45
    48ec:	d15f      	bne.n	49ae <_strtod_r+0x31e>
    48ee:	9b07      	ldr	r3, [sp, #28]
    48f0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    48f2:	4303      	orrs	r3, r0
    48f4:	4323      	orrs	r3, r4
    48f6:	4293      	cmp	r3, r2
    48f8:	d100      	bne.n	48fc <_strtod_r+0x26c>
    48fa:	e09e      	b.n	4a3a <_strtod_r+0x3aa>
    48fc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    48fe:	1c2b      	adds	r3, r5, #0
    4900:	3301      	adds	r3, #1
    4902:	931b      	str	r3, [sp, #108]	; 0x6c
    4904:	786b      	ldrb	r3, [r5, #1]
    4906:	950a      	str	r5, [sp, #40]	; 0x28
    4908:	2b2b      	cmp	r3, #43	; 0x2b
    490a:	d003      	beq.n	4914 <_strtod_r+0x284>
    490c:	2b2d      	cmp	r3, #45	; 0x2d
    490e:	d003      	beq.n	4918 <_strtod_r+0x288>
    4910:	9211      	str	r2, [sp, #68]	; 0x44
    4912:	e008      	b.n	4926 <_strtod_r+0x296>
    4914:	9211      	str	r2, [sp, #68]	; 0x44
    4916:	e001      	b.n	491c <_strtod_r+0x28c>
    4918:	2101      	movs	r1, #1
    491a:	9111      	str	r1, [sp, #68]	; 0x44
    491c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    491e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4920:	3302      	adds	r3, #2
    4922:	931b      	str	r3, [sp, #108]	; 0x6c
    4924:	78a3      	ldrb	r3, [r4, #2]
    4926:	1c1a      	adds	r2, r3, #0
    4928:	3a30      	subs	r2, #48	; 0x30
    492a:	2a09      	cmp	r2, #9
    492c:	d83c      	bhi.n	49a8 <_strtod_r+0x318>
    492e:	2b30      	cmp	r3, #48	; 0x30
    4930:	d104      	bne.n	493c <_strtod_r+0x2ac>
    4932:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    4934:	1c5a      	adds	r2, r3, #1
    4936:	921b      	str	r2, [sp, #108]	; 0x6c
    4938:	785b      	ldrb	r3, [r3, #1]
    493a:	e7f8      	b.n	492e <_strtod_r+0x29e>
    493c:	1c1c      	adds	r4, r3, #0
    493e:	3c31      	subs	r4, #49	; 0x31
    4940:	2200      	movs	r2, #0
    4942:	2c08      	cmp	r4, #8
    4944:	d833      	bhi.n	49ae <_strtod_r+0x31e>
    4946:	1c1d      	adds	r5, r3, #0
    4948:	991b      	ldr	r1, [sp, #108]	; 0x6c
    494a:	3d30      	subs	r5, #48	; 0x30
    494c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    494e:	1c5a      	adds	r2, r3, #1
    4950:	921b      	str	r2, [sp, #108]	; 0x6c
    4952:	785b      	ldrb	r3, [r3, #1]
    4954:	1c1c      	adds	r4, r3, #0
    4956:	3c30      	subs	r4, #48	; 0x30
    4958:	2c09      	cmp	r4, #9
    495a:	d804      	bhi.n	4966 <_strtod_r+0x2d6>
    495c:	220a      	movs	r2, #10
    495e:	4355      	muls	r5, r2
    4960:	18ed      	adds	r5, r5, r3
    4962:	3d30      	subs	r5, #48	; 0x30
    4964:	e7f2      	b.n	494c <_strtod_r+0x2bc>
    4966:	1a52      	subs	r2, r2, r1
    4968:	920f      	str	r2, [sp, #60]	; 0x3c
    496a:	4c0e      	ldr	r4, [pc, #56]	; (49a4 <_strtod_r+0x314>)
    496c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    496e:	1c22      	adds	r2, r4, #0
    4970:	2908      	cmp	r1, #8
    4972:	dc03      	bgt.n	497c <_strtod_r+0x2ec>
    4974:	1e2a      	subs	r2, r5, #0
    4976:	42a2      	cmp	r2, r4
    4978:	dd00      	ble.n	497c <_strtod_r+0x2ec>
    497a:	1c22      	adds	r2, r4, #0
    497c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    497e:	2c00      	cmp	r4, #0
    4980:	d015      	beq.n	49ae <_strtod_r+0x31e>
    4982:	4252      	negs	r2, r2
    4984:	e013      	b.n	49ae <_strtod_r+0x31e>
    4986:	46c0      	nop			; (mov r8, r8)
	...
    4990:	0000c478 	.word	0x0000c478
    4994:	00000433 	.word	0x00000433
    4998:	ffefffff 	.word	0xffefffff
    499c:	7ff00000 	.word	0x7ff00000
    49a0:	7fffffff 	.word	0x7fffffff
    49a4:	00004e1f 	.word	0x00004e1f
    49a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    49aa:	2200      	movs	r2, #0
    49ac:	951b      	str	r5, [sp, #108]	; 0x6c
    49ae:	9c07      	ldr	r4, [sp, #28]
    49b0:	2c00      	cmp	r4, #0
    49b2:	d148      	bne.n	4a46 <_strtod_r+0x3b6>
    49b4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    49b6:	4328      	orrs	r0, r5
    49b8:	d001      	beq.n	49be <_strtod_r+0x32e>
    49ba:	f000 fc5f 	bl	527c <_strtod_r+0xbec>
    49be:	980c      	ldr	r0, [sp, #48]	; 0x30
    49c0:	2800      	cmp	r0, #0
    49c2:	d13a      	bne.n	4a3a <_strtod_r+0x3aa>
    49c4:	2b4e      	cmp	r3, #78	; 0x4e
    49c6:	d01c      	beq.n	4a02 <_strtod_r+0x372>
    49c8:	dc02      	bgt.n	49d0 <_strtod_r+0x340>
    49ca:	2b49      	cmp	r3, #73	; 0x49
    49cc:	d005      	beq.n	49da <_strtod_r+0x34a>
    49ce:	e034      	b.n	4a3a <_strtod_r+0x3aa>
    49d0:	2b69      	cmp	r3, #105	; 0x69
    49d2:	d002      	beq.n	49da <_strtod_r+0x34a>
    49d4:	2b6e      	cmp	r3, #110	; 0x6e
    49d6:	d014      	beq.n	4a02 <_strtod_r+0x372>
    49d8:	e02f      	b.n	4a3a <_strtod_r+0x3aa>
    49da:	a81b      	add	r0, sp, #108	; 0x6c
    49dc:	49a8      	ldr	r1, [pc, #672]	; (4c80 <_strtod_r+0x5f0>)
    49de:	f7ff fe2a 	bl	4636 <match>
    49e2:	2800      	cmp	r0, #0
    49e4:	d029      	beq.n	4a3a <_strtod_r+0x3aa>
    49e6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    49e8:	a81b      	add	r0, sp, #108	; 0x6c
    49ea:	3b01      	subs	r3, #1
    49ec:	49a5      	ldr	r1, [pc, #660]	; (4c84 <_strtod_r+0x5f4>)
    49ee:	931b      	str	r3, [sp, #108]	; 0x6c
    49f0:	f7ff fe21 	bl	4636 <match>
    49f4:	2800      	cmp	r0, #0
    49f6:	d102      	bne.n	49fe <_strtod_r+0x36e>
    49f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    49fa:	3301      	adds	r3, #1
    49fc:	931b      	str	r3, [sp, #108]	; 0x6c
    49fe:	4fa2      	ldr	r7, [pc, #648]	; (4c88 <_strtod_r+0x5f8>)
    4a00:	e018      	b.n	4a34 <_strtod_r+0x3a4>
    4a02:	a81b      	add	r0, sp, #108	; 0x6c
    4a04:	49a1      	ldr	r1, [pc, #644]	; (4c8c <_strtod_r+0x5fc>)
    4a06:	f7ff fe16 	bl	4636 <match>
    4a0a:	2800      	cmp	r0, #0
    4a0c:	d015      	beq.n	4a3a <_strtod_r+0x3aa>
    4a0e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4a10:	780b      	ldrb	r3, [r1, #0]
    4a12:	2b28      	cmp	r3, #40	; 0x28
    4a14:	d10d      	bne.n	4a32 <_strtod_r+0x3a2>
    4a16:	a81b      	add	r0, sp, #108	; 0x6c
    4a18:	499d      	ldr	r1, [pc, #628]	; (4c90 <_strtod_r+0x600>)
    4a1a:	aa1e      	add	r2, sp, #120	; 0x78
    4a1c:	f002 fdb1 	bl	7582 <__hexnan>
    4a20:	2805      	cmp	r0, #5
    4a22:	d106      	bne.n	4a32 <_strtod_r+0x3a2>
    4a24:	4a98      	ldr	r2, [pc, #608]	; (4c88 <_strtod_r+0x5f8>)
    4a26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    4a28:	1c17      	adds	r7, r2, #0
    4a2a:	431f      	orrs	r7, r3
    4a2c:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    4a2e:	f000 fc25 	bl	527c <_strtod_r+0xbec>
    4a32:	4f98      	ldr	r7, [pc, #608]	; (4c94 <_strtod_r+0x604>)
    4a34:	2600      	movs	r6, #0
    4a36:	f000 fc21 	bl	527c <_strtod_r+0xbec>
    4a3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4a3c:	941b      	str	r4, [sp, #108]	; 0x6c
    4a3e:	2500      	movs	r5, #0
    4a40:	9516      	str	r5, [sp, #88]	; 0x58
    4a42:	f000 fc1b 	bl	527c <_strtod_r+0xbec>
    4a46:	4664      	mov	r4, ip
    4a48:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4a4a:	1b14      	subs	r4, r2, r4
    4a4c:	940a      	str	r4, [sp, #40]	; 0x28
    4a4e:	2d00      	cmp	r5, #0
    4a50:	d101      	bne.n	4a56 <_strtod_r+0x3c6>
    4a52:	9c07      	ldr	r4, [sp, #28]
    4a54:	9409      	str	r4, [sp, #36]	; 0x24
    4a56:	9c07      	ldr	r4, [sp, #28]
    4a58:	2c10      	cmp	r4, #16
    4a5a:	dd00      	ble.n	4a5e <_strtod_r+0x3ce>
    4a5c:	2410      	movs	r4, #16
    4a5e:	980e      	ldr	r0, [sp, #56]	; 0x38
    4a60:	f005 fe20 	bl	a6a4 <__aeabi_ui2d>
    4a64:	1c06      	adds	r6, r0, #0
    4a66:	1c0f      	adds	r7, r1, #0
    4a68:	2c09      	cmp	r4, #9
    4a6a:	dd15      	ble.n	4a98 <_strtod_r+0x408>
    4a6c:	1c23      	adds	r3, r4, #0
    4a6e:	4a8a      	ldr	r2, [pc, #552]	; (4c98 <_strtod_r+0x608>)
    4a70:	3b09      	subs	r3, #9
    4a72:	00db      	lsls	r3, r3, #3
    4a74:	18d3      	adds	r3, r2, r3
    4a76:	681a      	ldr	r2, [r3, #0]
    4a78:	685b      	ldr	r3, [r3, #4]
    4a7a:	f004 ffdd 	bl	9a38 <__aeabi_dmul>
    4a7e:	1c06      	adds	r6, r0, #0
    4a80:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4a82:	1c0f      	adds	r7, r1, #0
    4a84:	f005 fe0e 	bl	a6a4 <__aeabi_ui2d>
    4a88:	1c02      	adds	r2, r0, #0
    4a8a:	1c0b      	adds	r3, r1, #0
    4a8c:	1c30      	adds	r0, r6, #0
    4a8e:	1c39      	adds	r1, r7, #0
    4a90:	f004 f846 	bl	8b20 <__aeabi_dadd>
    4a94:	1c06      	adds	r6, r0, #0
    4a96:	1c0f      	adds	r7, r1, #0
    4a98:	9d07      	ldr	r5, [sp, #28]
    4a9a:	2d0f      	cmp	r5, #15
    4a9c:	dc3a      	bgt.n	4b14 <_strtod_r+0x484>
    4a9e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4aa0:	2d00      	cmp	r5, #0
    4aa2:	d101      	bne.n	4aa8 <_strtod_r+0x418>
    4aa4:	f000 fbea 	bl	527c <_strtod_r+0xbec>
    4aa8:	dd26      	ble.n	4af8 <_strtod_r+0x468>
    4aaa:	2d16      	cmp	r5, #22
    4aac:	dc07      	bgt.n	4abe <_strtod_r+0x42e>
    4aae:	4b7a      	ldr	r3, [pc, #488]	; (4c98 <_strtod_r+0x608>)
    4ab0:	00ea      	lsls	r2, r5, #3
    4ab2:	189a      	adds	r2, r3, r2
    4ab4:	6810      	ldr	r0, [r2, #0]
    4ab6:	6851      	ldr	r1, [r2, #4]
    4ab8:	1c3b      	adds	r3, r7, #0
    4aba:	1c32      	adds	r2, r6, #0
    4abc:	e017      	b.n	4aee <_strtod_r+0x45e>
    4abe:	9d07      	ldr	r5, [sp, #28]
    4ac0:	2325      	movs	r3, #37	; 0x25
    4ac2:	1b5b      	subs	r3, r3, r5
    4ac4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4ac6:	429d      	cmp	r5, r3
    4ac8:	dc24      	bgt.n	4b14 <_strtod_r+0x484>
    4aca:	9c07      	ldr	r4, [sp, #28]
    4acc:	220f      	movs	r2, #15
    4ace:	1b15      	subs	r5, r2, r4
    4ad0:	4c71      	ldr	r4, [pc, #452]	; (4c98 <_strtod_r+0x608>)
    4ad2:	00eb      	lsls	r3, r5, #3
    4ad4:	18e3      	adds	r3, r4, r3
    4ad6:	6818      	ldr	r0, [r3, #0]
    4ad8:	6859      	ldr	r1, [r3, #4]
    4ada:	1c32      	adds	r2, r6, #0
    4adc:	1c3b      	adds	r3, r7, #0
    4ade:	f004 ffab 	bl	9a38 <__aeabi_dmul>
    4ae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4ae4:	1b57      	subs	r7, r2, r5
    4ae6:	00ff      	lsls	r7, r7, #3
    4ae8:	19e4      	adds	r4, r4, r7
    4aea:	6822      	ldr	r2, [r4, #0]
    4aec:	6863      	ldr	r3, [r4, #4]
    4aee:	f004 ffa3 	bl	9a38 <__aeabi_dmul>
    4af2:	1c06      	adds	r6, r0, #0
    4af4:	1c0f      	adds	r7, r1, #0
    4af6:	e3c1      	b.n	527c <_strtod_r+0xbec>
    4af8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4afa:	3516      	adds	r5, #22
    4afc:	db0a      	blt.n	4b14 <_strtod_r+0x484>
    4afe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    4b00:	4b65      	ldr	r3, [pc, #404]	; (4c98 <_strtod_r+0x608>)
    4b02:	00e2      	lsls	r2, r4, #3
    4b04:	1a9a      	subs	r2, r3, r2
    4b06:	1c30      	adds	r0, r6, #0
    4b08:	1c39      	adds	r1, r7, #0
    4b0a:	6853      	ldr	r3, [r2, #4]
    4b0c:	6812      	ldr	r2, [r2, #0]
    4b0e:	f004 fb29 	bl	9164 <__aeabi_ddiv>
    4b12:	e7ee      	b.n	4af2 <_strtod_r+0x462>
    4b14:	9d07      	ldr	r5, [sp, #28]
    4b16:	1b2c      	subs	r4, r5, r4
    4b18:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4b1a:	192c      	adds	r4, r5, r4
    4b1c:	2c00      	cmp	r4, #0
    4b1e:	dd56      	ble.n	4bce <_strtod_r+0x53e>
    4b20:	230f      	movs	r3, #15
    4b22:	4023      	ands	r3, r4
    4b24:	d00a      	beq.n	4b3c <_strtod_r+0x4ac>
    4b26:	4a5c      	ldr	r2, [pc, #368]	; (4c98 <_strtod_r+0x608>)
    4b28:	00db      	lsls	r3, r3, #3
    4b2a:	18d3      	adds	r3, r2, r3
    4b2c:	6818      	ldr	r0, [r3, #0]
    4b2e:	6859      	ldr	r1, [r3, #4]
    4b30:	1c32      	adds	r2, r6, #0
    4b32:	1c3b      	adds	r3, r7, #0
    4b34:	f004 ff80 	bl	9a38 <__aeabi_dmul>
    4b38:	1c06      	adds	r6, r0, #0
    4b3a:	1c0f      	adds	r7, r1, #0
    4b3c:	230f      	movs	r3, #15
    4b3e:	439c      	bics	r4, r3
    4b40:	d100      	bne.n	4b44 <_strtod_r+0x4b4>
    4b42:	e0b7      	b.n	4cb4 <_strtod_r+0x624>
    4b44:	239a      	movs	r3, #154	; 0x9a
    4b46:	005b      	lsls	r3, r3, #1
    4b48:	429c      	cmp	r4, r3
    4b4a:	dd0e      	ble.n	4b6a <_strtod_r+0x4da>
    4b4c:	2400      	movs	r4, #0
    4b4e:	9407      	str	r4, [sp, #28]
    4b50:	9409      	str	r4, [sp, #36]	; 0x24
    4b52:	9410      	str	r4, [sp, #64]	; 0x40
    4b54:	940e      	str	r4, [sp, #56]	; 0x38
    4b56:	9d08      	ldr	r5, [sp, #32]
    4b58:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4b5a:	2322      	movs	r3, #34	; 0x22
    4b5c:	2600      	movs	r6, #0
    4b5e:	602b      	str	r3, [r5, #0]
    4b60:	4f49      	ldr	r7, [pc, #292]	; (4c88 <_strtod_r+0x5f8>)
    4b62:	42b4      	cmp	r4, r6
    4b64:	d000      	beq.n	4b68 <_strtod_r+0x4d8>
    4b66:	e375      	b.n	5254 <_strtod_r+0xbc4>
    4b68:	e388      	b.n	527c <_strtod_r+0xbec>
    4b6a:	1124      	asrs	r4, r4, #4
    4b6c:	1c30      	adds	r0, r6, #0
    4b6e:	1c39      	adds	r1, r7, #0
    4b70:	2500      	movs	r5, #0
    4b72:	2c01      	cmp	r4, #1
    4b74:	dd0b      	ble.n	4b8e <_strtod_r+0x4fe>
    4b76:	07e2      	lsls	r2, r4, #31
    4b78:	d506      	bpl.n	4b88 <_strtod_r+0x4f8>
    4b7a:	4b48      	ldr	r3, [pc, #288]	; (4c9c <_strtod_r+0x60c>)
    4b7c:	00ea      	lsls	r2, r5, #3
    4b7e:	18d3      	adds	r3, r2, r3
    4b80:	681a      	ldr	r2, [r3, #0]
    4b82:	685b      	ldr	r3, [r3, #4]
    4b84:	f004 ff58 	bl	9a38 <__aeabi_dmul>
    4b88:	3501      	adds	r5, #1
    4b8a:	1064      	asrs	r4, r4, #1
    4b8c:	e7f1      	b.n	4b72 <_strtod_r+0x4e2>
    4b8e:	4b44      	ldr	r3, [pc, #272]	; (4ca0 <_strtod_r+0x610>)
    4b90:	00ed      	lsls	r5, r5, #3
    4b92:	18cf      	adds	r7, r1, r3
    4b94:	4b41      	ldr	r3, [pc, #260]	; (4c9c <_strtod_r+0x60c>)
    4b96:	1c06      	adds	r6, r0, #0
    4b98:	195d      	adds	r5, r3, r5
    4b9a:	1c32      	adds	r2, r6, #0
    4b9c:	1c3b      	adds	r3, r7, #0
    4b9e:	6828      	ldr	r0, [r5, #0]
    4ba0:	6869      	ldr	r1, [r5, #4]
    4ba2:	f004 ff49 	bl	9a38 <__aeabi_dmul>
    4ba6:	4b38      	ldr	r3, [pc, #224]	; (4c88 <_strtod_r+0x5f8>)
    4ba8:	1c0f      	adds	r7, r1, #0
    4baa:	400b      	ands	r3, r1
    4bac:	493d      	ldr	r1, [pc, #244]	; (4ca4 <_strtod_r+0x614>)
    4bae:	1c06      	adds	r6, r0, #0
    4bb0:	428b      	cmp	r3, r1
    4bb2:	d8cb      	bhi.n	4b4c <_strtod_r+0x4bc>
    4bb4:	493c      	ldr	r1, [pc, #240]	; (4ca8 <_strtod_r+0x618>)
    4bb6:	428b      	cmp	r3, r1
    4bb8:	d903      	bls.n	4bc2 <_strtod_r+0x532>
    4bba:	2301      	movs	r3, #1
    4bbc:	4f3b      	ldr	r7, [pc, #236]	; (4cac <_strtod_r+0x61c>)
    4bbe:	425e      	negs	r6, r3
    4bc0:	e002      	b.n	4bc8 <_strtod_r+0x538>
    4bc2:	25d4      	movs	r5, #212	; 0xd4
    4bc4:	04ad      	lsls	r5, r5, #18
    4bc6:	197f      	adds	r7, r7, r5
    4bc8:	2400      	movs	r4, #0
    4bca:	940b      	str	r4, [sp, #44]	; 0x2c
    4bcc:	e074      	b.n	4cb8 <_strtod_r+0x628>
    4bce:	2c00      	cmp	r4, #0
    4bd0:	d070      	beq.n	4cb4 <_strtod_r+0x624>
    4bd2:	4264      	negs	r4, r4
    4bd4:	230f      	movs	r3, #15
    4bd6:	4023      	ands	r3, r4
    4bd8:	d00a      	beq.n	4bf0 <_strtod_r+0x560>
    4bda:	4a2f      	ldr	r2, [pc, #188]	; (4c98 <_strtod_r+0x608>)
    4bdc:	00db      	lsls	r3, r3, #3
    4bde:	18d3      	adds	r3, r2, r3
    4be0:	1c30      	adds	r0, r6, #0
    4be2:	1c39      	adds	r1, r7, #0
    4be4:	681a      	ldr	r2, [r3, #0]
    4be6:	685b      	ldr	r3, [r3, #4]
    4be8:	f004 fabc 	bl	9164 <__aeabi_ddiv>
    4bec:	1c06      	adds	r6, r0, #0
    4bee:	1c0f      	adds	r7, r1, #0
    4bf0:	1124      	asrs	r4, r4, #4
    4bf2:	d05f      	beq.n	4cb4 <_strtod_r+0x624>
    4bf4:	2c1f      	cmp	r4, #31
    4bf6:	dd05      	ble.n	4c04 <_strtod_r+0x574>
    4bf8:	2500      	movs	r5, #0
    4bfa:	9507      	str	r5, [sp, #28]
    4bfc:	9509      	str	r5, [sp, #36]	; 0x24
    4bfe:	9510      	str	r5, [sp, #64]	; 0x40
    4c00:	950e      	str	r5, [sp, #56]	; 0x38
    4c02:	e121      	b.n	4e48 <_strtod_r+0x7b8>
    4c04:	06e3      	lsls	r3, r4, #27
    4c06:	256a      	movs	r5, #106	; 0x6a
    4c08:	17db      	asrs	r3, r3, #31
    4c0a:	401d      	ands	r5, r3
    4c0c:	950b      	str	r5, [sp, #44]	; 0x2c
    4c0e:	4d28      	ldr	r5, [pc, #160]	; (4cb0 <_strtod_r+0x620>)
    4c10:	1c30      	adds	r0, r6, #0
    4c12:	1c39      	adds	r1, r7, #0
    4c14:	2c00      	cmp	r4, #0
    4c16:	dd08      	ble.n	4c2a <_strtod_r+0x59a>
    4c18:	07e2      	lsls	r2, r4, #31
    4c1a:	d503      	bpl.n	4c24 <_strtod_r+0x594>
    4c1c:	682a      	ldr	r2, [r5, #0]
    4c1e:	686b      	ldr	r3, [r5, #4]
    4c20:	f004 ff0a 	bl	9a38 <__aeabi_dmul>
    4c24:	1064      	asrs	r4, r4, #1
    4c26:	3508      	adds	r5, #8
    4c28:	e7f4      	b.n	4c14 <_strtod_r+0x584>
    4c2a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4c2c:	1c06      	adds	r6, r0, #0
    4c2e:	1c0f      	adds	r7, r1, #0
    4c30:	2c00      	cmp	r4, #0
    4c32:	d017      	beq.n	4c64 <_strtod_r+0x5d4>
    4c34:	004b      	lsls	r3, r1, #1
    4c36:	0d5b      	lsrs	r3, r3, #21
    4c38:	216b      	movs	r1, #107	; 0x6b
    4c3a:	1acb      	subs	r3, r1, r3
    4c3c:	2b00      	cmp	r3, #0
    4c3e:	dd11      	ble.n	4c64 <_strtod_r+0x5d4>
    4c40:	2b1f      	cmp	r3, #31
    4c42:	dd0b      	ble.n	4c5c <_strtod_r+0x5cc>
    4c44:	2600      	movs	r6, #0
    4c46:	2b34      	cmp	r3, #52	; 0x34
    4c48:	dd02      	ble.n	4c50 <_strtod_r+0x5c0>
    4c4a:	23dc      	movs	r3, #220	; 0xdc
    4c4c:	049f      	lsls	r7, r3, #18
    4c4e:	e009      	b.n	4c64 <_strtod_r+0x5d4>
    4c50:	2101      	movs	r1, #1
    4c52:	3b20      	subs	r3, #32
    4c54:	4249      	negs	r1, r1
    4c56:	4099      	lsls	r1, r3
    4c58:	400f      	ands	r7, r1
    4c5a:	e003      	b.n	4c64 <_strtod_r+0x5d4>
    4c5c:	2201      	movs	r2, #1
    4c5e:	4252      	negs	r2, r2
    4c60:	409a      	lsls	r2, r3
    4c62:	4016      	ands	r6, r2
    4c64:	1c30      	adds	r0, r6, #0
    4c66:	1c39      	adds	r1, r7, #0
    4c68:	4b04      	ldr	r3, [pc, #16]	; (4c7c <_strtod_r+0x5ec>)
    4c6a:	4a03      	ldr	r2, [pc, #12]	; (4c78 <_strtod_r+0x5e8>)
    4c6c:	f003 fbe4 	bl	8438 <__aeabi_dcmpeq>
    4c70:	2800      	cmp	r0, #0
    4c72:	d1c1      	bne.n	4bf8 <_strtod_r+0x568>
    4c74:	e020      	b.n	4cb8 <_strtod_r+0x628>
    4c76:	46c0      	nop			; (mov r8, r8)
	...
    4c80:	0000c4b6 	.word	0x0000c4b6
    4c84:	0000c5e9 	.word	0x0000c5e9
    4c88:	7ff00000 	.word	0x7ff00000
    4c8c:	0000c4be 	.word	0x0000c4be
    4c90:	0000c48c 	.word	0x0000c48c
    4c94:	fff80000 	.word	0xfff80000
    4c98:	0000c660 	.word	0x0000c660
    4c9c:	0000c728 	.word	0x0000c728
    4ca0:	fcb00000 	.word	0xfcb00000
    4ca4:	7ca00000 	.word	0x7ca00000
    4ca8:	7c900000 	.word	0x7c900000
    4cac:	7fefffff 	.word	0x7fefffff
    4cb0:	0000c450 	.word	0x0000c450
    4cb4:	2500      	movs	r5, #0
    4cb6:	950b      	str	r5, [sp, #44]	; 0x2c
    4cb8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4cba:	9808      	ldr	r0, [sp, #32]
    4cbc:	9400      	str	r4, [sp, #0]
    4cbe:	9910      	ldr	r1, [sp, #64]	; 0x40
    4cc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4cc2:	9b07      	ldr	r3, [sp, #28]
    4cc4:	f002 fdee 	bl	78a4 <__s2b>
    4cc8:	9010      	str	r0, [sp, #64]	; 0x40
    4cca:	2800      	cmp	r0, #0
    4ccc:	d100      	bne.n	4cd0 <_strtod_r+0x640>
    4cce:	e73d      	b.n	4b4c <_strtod_r+0x4bc>
    4cd0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4cd2:	2400      	movs	r4, #0
    4cd4:	426b      	negs	r3, r5
    4cd6:	17ea      	asrs	r2, r5, #31
    4cd8:	4013      	ands	r3, r2
    4cda:	9317      	str	r3, [sp, #92]	; 0x5c
    4cdc:	9407      	str	r4, [sp, #28]
    4cde:	9409      	str	r4, [sp, #36]	; 0x24
    4ce0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4ce2:	9808      	ldr	r0, [sp, #32]
    4ce4:	686d      	ldr	r5, [r5, #4]
    4ce6:	1c29      	adds	r1, r5, #0
    4ce8:	9506      	str	r5, [sp, #24]
    4cea:	f002 fd4c 	bl	7786 <_Balloc>
    4cee:	900e      	str	r0, [sp, #56]	; 0x38
    4cf0:	2800      	cmp	r0, #0
    4cf2:	d100      	bne.n	4cf6 <_strtod_r+0x666>
    4cf4:	e72f      	b.n	4b56 <_strtod_r+0x4c6>
    4cf6:	9810      	ldr	r0, [sp, #64]	; 0x40
    4cf8:	9910      	ldr	r1, [sp, #64]	; 0x40
    4cfa:	6900      	ldr	r0, [r0, #16]
    4cfc:	310c      	adds	r1, #12
    4cfe:	1c02      	adds	r2, r0, #0
    4d00:	980e      	ldr	r0, [sp, #56]	; 0x38
    4d02:	3202      	adds	r2, #2
    4d04:	0092      	lsls	r2, r2, #2
    4d06:	300c      	adds	r0, #12
    4d08:	f7ff fba8 	bl	445c <memcpy>
    4d0c:	ab1d      	add	r3, sp, #116	; 0x74
    4d0e:	9300      	str	r3, [sp, #0]
    4d10:	ab1e      	add	r3, sp, #120	; 0x78
    4d12:	9301      	str	r3, [sp, #4]
    4d14:	9808      	ldr	r0, [sp, #32]
    4d16:	1c32      	adds	r2, r6, #0
    4d18:	1c3b      	adds	r3, r7, #0
    4d1a:	9612      	str	r6, [sp, #72]	; 0x48
    4d1c:	9713      	str	r7, [sp, #76]	; 0x4c
    4d1e:	f003 f87d 	bl	7e1c <__d2b>
    4d22:	901c      	str	r0, [sp, #112]	; 0x70
    4d24:	2800      	cmp	r0, #0
    4d26:	d100      	bne.n	4d2a <_strtod_r+0x69a>
    4d28:	e715      	b.n	4b56 <_strtod_r+0x4c6>
    4d2a:	9808      	ldr	r0, [sp, #32]
    4d2c:	2101      	movs	r1, #1
    4d2e:	f002 fe42 	bl	79b6 <__i2b>
    4d32:	9009      	str	r0, [sp, #36]	; 0x24
    4d34:	2800      	cmp	r0, #0
    4d36:	d100      	bne.n	4d3a <_strtod_r+0x6aa>
    4d38:	e70d      	b.n	4b56 <_strtod_r+0x4c6>
    4d3a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    4d3c:	2400      	movs	r4, #0
    4d3e:	940d      	str	r4, [sp, #52]	; 0x34
    4d40:	42ac      	cmp	r4, r5
    4d42:	da00      	bge.n	4d46 <_strtod_r+0x6b6>
    4d44:	950d      	str	r5, [sp, #52]	; 0x34
    4d46:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    4d48:	2b00      	cmp	r3, #0
    4d4a:	da00      	bge.n	4d4e <_strtod_r+0x6be>
    4d4c:	e086      	b.n	4e5c <_strtod_r+0x7cc>
    4d4e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4d50:	990d      	ldr	r1, [sp, #52]	; 0x34
    4d52:	18ec      	adds	r4, r5, r3
    4d54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4d56:	981e      	ldr	r0, [sp, #120]	; 0x78
    4d58:	1b5b      	subs	r3, r3, r5
    4d5a:	2536      	movs	r5, #54	; 0x36
    4d5c:	181a      	adds	r2, r3, r0
    4d5e:	1a2d      	subs	r5, r5, r0
    4d60:	48c7      	ldr	r0, [pc, #796]	; (5080 <_strtod_r+0x9f0>)
    4d62:	2301      	movs	r3, #1
    4d64:	4282      	cmp	r2, r0
    4d66:	db00      	blt.n	4d6a <_strtod_r+0x6da>
    4d68:	e082      	b.n	4e70 <_strtod_r+0x7e0>
    4d6a:	1a80      	subs	r0, r0, r2
    4d6c:	1a2d      	subs	r5, r5, r0
    4d6e:	281f      	cmp	r0, #31
    4d70:	dc78      	bgt.n	4e64 <_strtod_r+0x7d4>
    4d72:	4083      	lsls	r3, r0
    4d74:	2000      	movs	r0, #0
    4d76:	9318      	str	r3, [sp, #96]	; 0x60
    4d78:	9011      	str	r0, [sp, #68]	; 0x44
    4d7a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d7c:	1963      	adds	r3, r4, r5
    4d7e:	194d      	adds	r5, r1, r5
    4d80:	930c      	str	r3, [sp, #48]	; 0x30
    4d82:	182d      	adds	r5, r5, r0
    4d84:	42a3      	cmp	r3, r4
    4d86:	dd00      	ble.n	4d8a <_strtod_r+0x6fa>
    4d88:	1c23      	adds	r3, r4, #0
    4d8a:	42ab      	cmp	r3, r5
    4d8c:	dd00      	ble.n	4d90 <_strtod_r+0x700>
    4d8e:	1c2b      	adds	r3, r5, #0
    4d90:	2b00      	cmp	r3, #0
    4d92:	dd04      	ble.n	4d9e <_strtod_r+0x70e>
    4d94:	990c      	ldr	r1, [sp, #48]	; 0x30
    4d96:	1aed      	subs	r5, r5, r3
    4d98:	1ac9      	subs	r1, r1, r3
    4d9a:	910c      	str	r1, [sp, #48]	; 0x30
    4d9c:	1ae4      	subs	r4, r4, r3
    4d9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4da0:	2a00      	cmp	r2, #0
    4da2:	d169      	bne.n	4e78 <_strtod_r+0x7e8>
    4da4:	980c      	ldr	r0, [sp, #48]	; 0x30
    4da6:	2800      	cmp	r0, #0
    4da8:	dc7e      	bgt.n	4ea8 <_strtod_r+0x818>
    4daa:	990d      	ldr	r1, [sp, #52]	; 0x34
    4dac:	2900      	cmp	r1, #0
    4dae:	d000      	beq.n	4db2 <_strtod_r+0x722>
    4db0:	e084      	b.n	4ebc <_strtod_r+0x82c>
    4db2:	2d00      	cmp	r5, #0
    4db4:	dd00      	ble.n	4db8 <_strtod_r+0x728>
    4db6:	e08b      	b.n	4ed0 <_strtod_r+0x840>
    4db8:	2c00      	cmp	r4, #0
    4dba:	dd00      	ble.n	4dbe <_strtod_r+0x72e>
    4dbc:	e092      	b.n	4ee4 <_strtod_r+0x854>
    4dbe:	9808      	ldr	r0, [sp, #32]
    4dc0:	991c      	ldr	r1, [sp, #112]	; 0x70
    4dc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4dc4:	f002 ff4f 	bl	7c66 <__mdiff>
    4dc8:	9007      	str	r0, [sp, #28]
    4dca:	2800      	cmp	r0, #0
    4dcc:	d100      	bne.n	4dd0 <_strtod_r+0x740>
    4dce:	e6c2      	b.n	4b56 <_strtod_r+0x4c6>
    4dd0:	68c4      	ldr	r4, [r0, #12]
    4dd2:	2500      	movs	r5, #0
    4dd4:	60c5      	str	r5, [r0, #12]
    4dd6:	9909      	ldr	r1, [sp, #36]	; 0x24
    4dd8:	940f      	str	r4, [sp, #60]	; 0x3c
    4dda:	f002 ff29 	bl	7c30 <__mcmp>
    4dde:	42a8      	cmp	r0, r5
    4de0:	db00      	blt.n	4de4 <_strtod_r+0x754>
    4de2:	e08e      	b.n	4f02 <_strtod_r+0x872>
    4de4:	42ac      	cmp	r4, r5
    4de6:	d000      	beq.n	4dea <_strtod_r+0x75a>
    4de8:	e21f      	b.n	522a <_strtod_r+0xb9a>
    4dea:	42ae      	cmp	r6, r5
    4dec:	d000      	beq.n	4df0 <_strtod_r+0x760>
    4dee:	e21c      	b.n	522a <_strtod_r+0xb9a>
    4df0:	033b      	lsls	r3, r7, #12
    4df2:	42ab      	cmp	r3, r5
    4df4:	d000      	beq.n	4df8 <_strtod_r+0x768>
    4df6:	e218      	b.n	522a <_strtod_r+0xb9a>
    4df8:	4aa2      	ldr	r2, [pc, #648]	; (5084 <_strtod_r+0x9f4>)
    4dfa:	23d6      	movs	r3, #214	; 0xd6
    4dfc:	403a      	ands	r2, r7
    4dfe:	04db      	lsls	r3, r3, #19
    4e00:	429a      	cmp	r2, r3
    4e02:	d800      	bhi.n	4e06 <_strtod_r+0x776>
    4e04:	e211      	b.n	522a <_strtod_r+0xb9a>
    4e06:	9807      	ldr	r0, [sp, #28]
    4e08:	6940      	ldr	r0, [r0, #20]
    4e0a:	42a8      	cmp	r0, r5
    4e0c:	d074      	beq.n	4ef8 <_strtod_r+0x868>
    4e0e:	9907      	ldr	r1, [sp, #28]
    4e10:	9808      	ldr	r0, [sp, #32]
    4e12:	2201      	movs	r2, #1
    4e14:	f002 feba 	bl	7b8c <__lshift>
    4e18:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e1a:	9007      	str	r0, [sp, #28]
    4e1c:	f002 ff08 	bl	7c30 <__mcmp>
    4e20:	2800      	cmp	r0, #0
    4e22:	dc00      	bgt.n	4e26 <_strtod_r+0x796>
    4e24:	e201      	b.n	522a <_strtod_r+0xb9a>
    4e26:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4e28:	4b96      	ldr	r3, [pc, #600]	; (5084 <_strtod_r+0x9f4>)
    4e2a:	2c00      	cmp	r4, #0
    4e2c:	d100      	bne.n	4e30 <_strtod_r+0x7a0>
    4e2e:	e099      	b.n	4f64 <_strtod_r+0x8d4>
    4e30:	1c1a      	adds	r2, r3, #0
    4e32:	21d6      	movs	r1, #214	; 0xd6
    4e34:	403a      	ands	r2, r7
    4e36:	04c9      	lsls	r1, r1, #19
    4e38:	428a      	cmp	r2, r1
    4e3a:	d900      	bls.n	4e3e <_strtod_r+0x7ae>
    4e3c:	e092      	b.n	4f64 <_strtod_r+0x8d4>
    4e3e:	23dc      	movs	r3, #220	; 0xdc
    4e40:	049b      	lsls	r3, r3, #18
    4e42:	429a      	cmp	r2, r3
    4e44:	d900      	bls.n	4e48 <_strtod_r+0x7b8>
    4e46:	e1f3      	b.n	5230 <_strtod_r+0xba0>
    4e48:	9d08      	ldr	r5, [sp, #32]
    4e4a:	9c10      	ldr	r4, [sp, #64]	; 0x40
    4e4c:	2322      	movs	r3, #34	; 0x22
    4e4e:	4f83      	ldr	r7, [pc, #524]	; (505c <_strtod_r+0x9cc>)
    4e50:	4e81      	ldr	r6, [pc, #516]	; (5058 <_strtod_r+0x9c8>)
    4e52:	602b      	str	r3, [r5, #0]
    4e54:	2c00      	cmp	r4, #0
    4e56:	d000      	beq.n	4e5a <_strtod_r+0x7ca>
    4e58:	e1fc      	b.n	5254 <_strtod_r+0xbc4>
    4e5a:	e20f      	b.n	527c <_strtod_r+0xbec>
    4e5c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4e5e:	1ae1      	subs	r1, r4, r3
    4e60:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    4e62:	e777      	b.n	4d54 <_strtod_r+0x6c4>
    4e64:	4888      	ldr	r0, [pc, #544]	; (5088 <_strtod_r+0x9f8>)
    4e66:	1a82      	subs	r2, r0, r2
    4e68:	1c18      	adds	r0, r3, #0
    4e6a:	4090      	lsls	r0, r2
    4e6c:	9011      	str	r0, [sp, #68]	; 0x44
    4e6e:	e001      	b.n	4e74 <_strtod_r+0x7e4>
    4e70:	2200      	movs	r2, #0
    4e72:	9211      	str	r2, [sp, #68]	; 0x44
    4e74:	9318      	str	r3, [sp, #96]	; 0x60
    4e76:	e780      	b.n	4d7a <_strtod_r+0x6ea>
    4e78:	9808      	ldr	r0, [sp, #32]
    4e7a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e7c:	f002 fe34 	bl	7ae8 <__pow5mult>
    4e80:	9009      	str	r0, [sp, #36]	; 0x24
    4e82:	2800      	cmp	r0, #0
    4e84:	d100      	bne.n	4e88 <_strtod_r+0x7f8>
    4e86:	e666      	b.n	4b56 <_strtod_r+0x4c6>
    4e88:	9808      	ldr	r0, [sp, #32]
    4e8a:	9909      	ldr	r1, [sp, #36]	; 0x24
    4e8c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    4e8e:	f002 fd9b 	bl	79c8 <__multiply>
    4e92:	900f      	str	r0, [sp, #60]	; 0x3c
    4e94:	2800      	cmp	r0, #0
    4e96:	d100      	bne.n	4e9a <_strtod_r+0x80a>
    4e98:	e65d      	b.n	4b56 <_strtod_r+0x4c6>
    4e9a:	9808      	ldr	r0, [sp, #32]
    4e9c:	991c      	ldr	r1, [sp, #112]	; 0x70
    4e9e:	f002 fcaa 	bl	77f6 <_Bfree>
    4ea2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4ea4:	931c      	str	r3, [sp, #112]	; 0x70
    4ea6:	e77d      	b.n	4da4 <_strtod_r+0x714>
    4ea8:	9808      	ldr	r0, [sp, #32]
    4eaa:	991c      	ldr	r1, [sp, #112]	; 0x70
    4eac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4eae:	f002 fe6d 	bl	7b8c <__lshift>
    4eb2:	901c      	str	r0, [sp, #112]	; 0x70
    4eb4:	2800      	cmp	r0, #0
    4eb6:	d000      	beq.n	4eba <_strtod_r+0x82a>
    4eb8:	e777      	b.n	4daa <_strtod_r+0x71a>
    4eba:	e64c      	b.n	4b56 <_strtod_r+0x4c6>
    4ebc:	9808      	ldr	r0, [sp, #32]
    4ebe:	990e      	ldr	r1, [sp, #56]	; 0x38
    4ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4ec2:	f002 fe11 	bl	7ae8 <__pow5mult>
    4ec6:	900e      	str	r0, [sp, #56]	; 0x38
    4ec8:	2800      	cmp	r0, #0
    4eca:	d000      	beq.n	4ece <_strtod_r+0x83e>
    4ecc:	e771      	b.n	4db2 <_strtod_r+0x722>
    4ece:	e642      	b.n	4b56 <_strtod_r+0x4c6>
    4ed0:	9808      	ldr	r0, [sp, #32]
    4ed2:	990e      	ldr	r1, [sp, #56]	; 0x38
    4ed4:	1c2a      	adds	r2, r5, #0
    4ed6:	f002 fe59 	bl	7b8c <__lshift>
    4eda:	900e      	str	r0, [sp, #56]	; 0x38
    4edc:	2800      	cmp	r0, #0
    4ede:	d000      	beq.n	4ee2 <_strtod_r+0x852>
    4ee0:	e76a      	b.n	4db8 <_strtod_r+0x728>
    4ee2:	e638      	b.n	4b56 <_strtod_r+0x4c6>
    4ee4:	9808      	ldr	r0, [sp, #32]
    4ee6:	9909      	ldr	r1, [sp, #36]	; 0x24
    4ee8:	1c22      	adds	r2, r4, #0
    4eea:	f002 fe4f 	bl	7b8c <__lshift>
    4eee:	9009      	str	r0, [sp, #36]	; 0x24
    4ef0:	2800      	cmp	r0, #0
    4ef2:	d000      	beq.n	4ef6 <_strtod_r+0x866>
    4ef4:	e763      	b.n	4dbe <_strtod_r+0x72e>
    4ef6:	e62e      	b.n	4b56 <_strtod_r+0x4c6>
    4ef8:	9907      	ldr	r1, [sp, #28]
    4efa:	6909      	ldr	r1, [r1, #16]
    4efc:	2901      	cmp	r1, #1
    4efe:	dc86      	bgt.n	4e0e <_strtod_r+0x77e>
    4f00:	e193      	b.n	522a <_strtod_r+0xb9a>
    4f02:	2800      	cmp	r0, #0
    4f04:	d165      	bne.n	4fd2 <_strtod_r+0x942>
    4f06:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4f08:	033a      	lsls	r2, r7, #12
    4f0a:	2c00      	cmp	r4, #0
    4f0c:	d025      	beq.n	4f5a <_strtod_r+0x8ca>
    4f0e:	495f      	ldr	r1, [pc, #380]	; (508c <_strtod_r+0x9fc>)
    4f10:	1c3b      	adds	r3, r7, #0
    4f12:	0b12      	lsrs	r2, r2, #12
    4f14:	428a      	cmp	r2, r1
    4f16:	d12e      	bne.n	4f76 <_strtod_r+0x8e6>
    4f18:	2101      	movs	r1, #1
    4f1a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4f1c:	4249      	negs	r1, r1
    4f1e:	1c30      	adds	r0, r6, #0
    4f20:	1c0a      	adds	r2, r1, #0
    4f22:	2d00      	cmp	r5, #0
    4f24:	d00a      	beq.n	4f3c <_strtod_r+0x8ac>
    4f26:	4c57      	ldr	r4, [pc, #348]	; (5084 <_strtod_r+0x9f4>)
    4f28:	25d4      	movs	r5, #212	; 0xd4
    4f2a:	403c      	ands	r4, r7
    4f2c:	04ed      	lsls	r5, r5, #19
    4f2e:	42ac      	cmp	r4, r5
    4f30:	d804      	bhi.n	4f3c <_strtod_r+0x8ac>
    4f32:	0d24      	lsrs	r4, r4, #20
    4f34:	226b      	movs	r2, #107	; 0x6b
    4f36:	1b12      	subs	r2, r2, r4
    4f38:	4091      	lsls	r1, r2
    4f3a:	1c0a      	adds	r2, r1, #0
    4f3c:	4290      	cmp	r0, r2
    4f3e:	d11a      	bne.n	4f76 <_strtod_r+0x8e6>
    4f40:	4a53      	ldr	r2, [pc, #332]	; (5090 <_strtod_r+0xa00>)
    4f42:	4293      	cmp	r3, r2
    4f44:	d102      	bne.n	4f4c <_strtod_r+0x8bc>
    4f46:	3001      	adds	r0, #1
    4f48:	d100      	bne.n	4f4c <_strtod_r+0x8bc>
    4f4a:	e604      	b.n	4b56 <_strtod_r+0x4c6>
    4f4c:	4a4d      	ldr	r2, [pc, #308]	; (5084 <_strtod_r+0x9f4>)
    4f4e:	2080      	movs	r0, #128	; 0x80
    4f50:	4013      	ands	r3, r2
    4f52:	0340      	lsls	r0, r0, #13
    4f54:	181f      	adds	r7, r3, r0
    4f56:	2600      	movs	r6, #0
    4f58:	e167      	b.n	522a <_strtod_r+0xb9a>
    4f5a:	2a00      	cmp	r2, #0
    4f5c:	d10b      	bne.n	4f76 <_strtod_r+0x8e6>
    4f5e:	2e00      	cmp	r6, #0
    4f60:	d109      	bne.n	4f76 <_strtod_r+0x8e6>
    4f62:	e760      	b.n	4e26 <_strtod_r+0x796>
    4f64:	4d4b      	ldr	r5, [pc, #300]	; (5094 <_strtod_r+0xa04>)
    4f66:	4a49      	ldr	r2, [pc, #292]	; (508c <_strtod_r+0x9fc>)
    4f68:	403b      	ands	r3, r7
    4f6a:	195b      	adds	r3, r3, r5
    4f6c:	1c17      	adds	r7, r2, #0
    4f6e:	431f      	orrs	r7, r3
    4f70:	2301      	movs	r3, #1
    4f72:	425e      	negs	r6, r3
    4f74:	e159      	b.n	522a <_strtod_r+0xb9a>
    4f76:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4f78:	2c00      	cmp	r4, #0
    4f7a:	d003      	beq.n	4f84 <_strtod_r+0x8f4>
    4f7c:	423c      	tst	r4, r7
    4f7e:	d100      	bne.n	4f82 <_strtod_r+0x8f2>
    4f80:	e153      	b.n	522a <_strtod_r+0xb9a>
    4f82:	e003      	b.n	4f8c <_strtod_r+0x8fc>
    4f84:	9d18      	ldr	r5, [sp, #96]	; 0x60
    4f86:	4235      	tst	r5, r6
    4f88:	d100      	bne.n	4f8c <_strtod_r+0x8fc>
    4f8a:	e14e      	b.n	522a <_strtod_r+0xb9a>
    4f8c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4f8e:	1c30      	adds	r0, r6, #0
    4f90:	1c39      	adds	r1, r7, #0
    4f92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4f94:	2c00      	cmp	r4, #0
    4f96:	d00a      	beq.n	4fae <_strtod_r+0x91e>
    4f98:	f7ff fb62 	bl	4660 <sulp>
    4f9c:	1c02      	adds	r2, r0, #0
    4f9e:	1c0b      	adds	r3, r1, #0
    4fa0:	9812      	ldr	r0, [sp, #72]	; 0x48
    4fa2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4fa4:	f003 fdbc 	bl	8b20 <__aeabi_dadd>
    4fa8:	1c06      	adds	r6, r0, #0
    4faa:	1c0f      	adds	r7, r1, #0
    4fac:	e13d      	b.n	522a <_strtod_r+0xb9a>
    4fae:	f7ff fb57 	bl	4660 <sulp>
    4fb2:	1c02      	adds	r2, r0, #0
    4fb4:	1c0b      	adds	r3, r1, #0
    4fb6:	9812      	ldr	r0, [sp, #72]	; 0x48
    4fb8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4fba:	f004 ffcd 	bl	9f58 <__aeabi_dsub>
    4fbe:	4b27      	ldr	r3, [pc, #156]	; (505c <_strtod_r+0x9cc>)
    4fc0:	4a25      	ldr	r2, [pc, #148]	; (5058 <_strtod_r+0x9c8>)
    4fc2:	1c06      	adds	r6, r0, #0
    4fc4:	1c0f      	adds	r7, r1, #0
    4fc6:	f003 fa37 	bl	8438 <__aeabi_dcmpeq>
    4fca:	2800      	cmp	r0, #0
    4fcc:	d000      	beq.n	4fd0 <_strtod_r+0x940>
    4fce:	e73b      	b.n	4e48 <_strtod_r+0x7b8>
    4fd0:	e12b      	b.n	522a <_strtod_r+0xb9a>
    4fd2:	9807      	ldr	r0, [sp, #28]
    4fd4:	9909      	ldr	r1, [sp, #36]	; 0x24
    4fd6:	f002 ff79 	bl	7ecc <__ratio>
    4fda:	4a21      	ldr	r2, [pc, #132]	; (5060 <_strtod_r+0x9d0>)
    4fdc:	4b21      	ldr	r3, [pc, #132]	; (5064 <_strtod_r+0x9d4>)
    4fde:	1c04      	adds	r4, r0, #0
    4fe0:	1c0d      	adds	r5, r1, #0
    4fe2:	f003 fa39 	bl	8458 <__aeabi_dcmple>
    4fe6:	2800      	cmp	r0, #0
    4fe8:	d05a      	beq.n	50a0 <_strtod_r+0xa10>
    4fea:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4fec:	2800      	cmp	r0, #0
    4fee:	d006      	beq.n	4ffe <_strtod_r+0x96e>
    4ff0:	4a29      	ldr	r2, [pc, #164]	; (5098 <_strtod_r+0xa08>)
    4ff2:	2100      	movs	r1, #0
    4ff4:	4c1c      	ldr	r4, [pc, #112]	; (5068 <_strtod_r+0x9d8>)
    4ff6:	4d1d      	ldr	r5, [pc, #116]	; (506c <_strtod_r+0x9dc>)
    4ff8:	910c      	str	r1, [sp, #48]	; 0x30
    4ffa:	920d      	str	r2, [sp, #52]	; 0x34
    4ffc:	e061      	b.n	50c2 <_strtod_r+0xa32>
    4ffe:	2e00      	cmp	r6, #0
    5000:	d102      	bne.n	5008 <_strtod_r+0x978>
    5002:	033b      	lsls	r3, r7, #12
    5004:	d105      	bne.n	5012 <_strtod_r+0x982>
    5006:	e00b      	b.n	5020 <_strtod_r+0x990>
    5008:	2e01      	cmp	r6, #1
    500a:	d102      	bne.n	5012 <_strtod_r+0x982>
    500c:	2f00      	cmp	r7, #0
    500e:	d100      	bne.n	5012 <_strtod_r+0x982>
    5010:	e71a      	b.n	4e48 <_strtod_r+0x7b8>
    5012:	4821      	ldr	r0, [pc, #132]	; (5098 <_strtod_r+0xa08>)
    5014:	2300      	movs	r3, #0
    5016:	4c16      	ldr	r4, [pc, #88]	; (5070 <_strtod_r+0x9e0>)
    5018:	4d16      	ldr	r5, [pc, #88]	; (5074 <_strtod_r+0x9e4>)
    501a:	930c      	str	r3, [sp, #48]	; 0x30
    501c:	900d      	str	r0, [sp, #52]	; 0x34
    501e:	e050      	b.n	50c2 <_strtod_r+0xa32>
    5020:	1c20      	adds	r0, r4, #0
    5022:	1c29      	adds	r1, r5, #0
    5024:	4a10      	ldr	r2, [pc, #64]	; (5068 <_strtod_r+0x9d8>)
    5026:	4b11      	ldr	r3, [pc, #68]	; (506c <_strtod_r+0x9dc>)
    5028:	f003 fa0c 	bl	8444 <__aeabi_dcmplt>
    502c:	2800      	cmp	r0, #0
    502e:	d108      	bne.n	5042 <_strtod_r+0x9b2>
    5030:	1c20      	adds	r0, r4, #0
    5032:	1c29      	adds	r1, r5, #0
    5034:	4a10      	ldr	r2, [pc, #64]	; (5078 <_strtod_r+0x9e8>)
    5036:	4b11      	ldr	r3, [pc, #68]	; (507c <_strtod_r+0x9ec>)
    5038:	f004 fcfe 	bl	9a38 <__aeabi_dmul>
    503c:	900c      	str	r0, [sp, #48]	; 0x30
    503e:	910d      	str	r1, [sp, #52]	; 0x34
    5040:	e003      	b.n	504a <_strtod_r+0x9ba>
    5042:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    5044:	4d15      	ldr	r5, [pc, #84]	; (509c <_strtod_r+0xa0c>)
    5046:	940c      	str	r4, [sp, #48]	; 0x30
    5048:	950d      	str	r5, [sp, #52]	; 0x34
    504a:	980d      	ldr	r0, [sp, #52]	; 0x34
    504c:	2180      	movs	r1, #128	; 0x80
    504e:	0609      	lsls	r1, r1, #24
    5050:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5052:	1845      	adds	r5, r0, r1
    5054:	e035      	b.n	50c2 <_strtod_r+0xa32>
    5056:	46c0      	nop			; (mov r8, r8)
	...
    5064:	40000000 	.word	0x40000000
    5068:	00000000 	.word	0x00000000
    506c:	3ff00000 	.word	0x3ff00000
    5070:	00000000 	.word	0x00000000
    5074:	bff00000 	.word	0xbff00000
    5078:	00000000 	.word	0x00000000
    507c:	3fe00000 	.word	0x3fe00000
    5080:	fffffc03 	.word	0xfffffc03
    5084:	7ff00000 	.word	0x7ff00000
    5088:	fffffbe3 	.word	0xfffffbe3
    508c:	000fffff 	.word	0x000fffff
    5090:	7fefffff 	.word	0x7fefffff
    5094:	fff00000 	.word	0xfff00000
    5098:	3ff00000 	.word	0x3ff00000
    509c:	3fe00000 	.word	0x3fe00000
    50a0:	1c20      	adds	r0, r4, #0
    50a2:	4b80      	ldr	r3, [pc, #512]	; (52a4 <_strtod_r+0xc14>)
    50a4:	4a7e      	ldr	r2, [pc, #504]	; (52a0 <_strtod_r+0xc10>)
    50a6:	1c29      	adds	r1, r5, #0
    50a8:	f004 fcc6 	bl	9a38 <__aeabi_dmul>
    50ac:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    50ae:	900c      	str	r0, [sp, #48]	; 0x30
    50b0:	910d      	str	r1, [sp, #52]	; 0x34
    50b2:	1c0b      	adds	r3, r1, #0
    50b4:	2c00      	cmp	r4, #0
    50b6:	d102      	bne.n	50be <_strtod_r+0xa2e>
    50b8:	2580      	movs	r5, #128	; 0x80
    50ba:	062d      	lsls	r5, r5, #24
    50bc:	194b      	adds	r3, r1, r5
    50be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    50c0:	1c1d      	adds	r5, r3, #0
    50c2:	4881      	ldr	r0, [pc, #516]	; (52c8 <_strtod_r+0xc38>)
    50c4:	4b81      	ldr	r3, [pc, #516]	; (52cc <_strtod_r+0xc3c>)
    50c6:	4038      	ands	r0, r7
    50c8:	9011      	str	r0, [sp, #68]	; 0x44
    50ca:	4298      	cmp	r0, r3
    50cc:	d12b      	bne.n	5126 <_strtod_r+0xa96>
    50ce:	9912      	ldr	r1, [sp, #72]	; 0x48
    50d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    50d2:	9114      	str	r1, [sp, #80]	; 0x50
    50d4:	9215      	str	r2, [sp, #84]	; 0x54
    50d6:	4a7e      	ldr	r2, [pc, #504]	; (52d0 <_strtod_r+0xc40>)
    50d8:	1c30      	adds	r0, r6, #0
    50da:	18bf      	adds	r7, r7, r2
    50dc:	1c39      	adds	r1, r7, #0
    50de:	f002 fe29 	bl	7d34 <__ulp>
    50e2:	1c02      	adds	r2, r0, #0
    50e4:	1c0b      	adds	r3, r1, #0
    50e6:	1c20      	adds	r0, r4, #0
    50e8:	1c29      	adds	r1, r5, #0
    50ea:	f004 fca5 	bl	9a38 <__aeabi_dmul>
    50ee:	1c02      	adds	r2, r0, #0
    50f0:	1c0b      	adds	r3, r1, #0
    50f2:	1c30      	adds	r0, r6, #0
    50f4:	1c39      	adds	r1, r7, #0
    50f6:	f003 fd13 	bl	8b20 <__aeabi_dadd>
    50fa:	4a73      	ldr	r2, [pc, #460]	; (52c8 <_strtod_r+0xc38>)
    50fc:	4b75      	ldr	r3, [pc, #468]	; (52d4 <_strtod_r+0xc44>)
    50fe:	1c06      	adds	r6, r0, #0
    5100:	400a      	ands	r2, r1
    5102:	429a      	cmp	r2, r3
    5104:	d90b      	bls.n	511e <_strtod_r+0xa8e>
    5106:	4b74      	ldr	r3, [pc, #464]	; (52d8 <_strtod_r+0xc48>)
    5108:	9c15      	ldr	r4, [sp, #84]	; 0x54
    510a:	429c      	cmp	r4, r3
    510c:	d103      	bne.n	5116 <_strtod_r+0xa86>
    510e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5110:	3501      	adds	r5, #1
    5112:	d100      	bne.n	5116 <_strtod_r+0xa86>
    5114:	e51f      	b.n	4b56 <_strtod_r+0x4c6>
    5116:	2301      	movs	r3, #1
    5118:	4f6f      	ldr	r7, [pc, #444]	; (52d8 <_strtod_r+0xc48>)
    511a:	425e      	negs	r6, r3
    511c:	e074      	b.n	5208 <_strtod_r+0xb78>
    511e:	20d4      	movs	r0, #212	; 0xd4
    5120:	0480      	lsls	r0, r0, #18
    5122:	180f      	adds	r7, r1, r0
    5124:	e03a      	b.n	519c <_strtod_r+0xb0c>
    5126:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5128:	2900      	cmp	r1, #0
    512a:	d025      	beq.n	5178 <_strtod_r+0xae8>
    512c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    512e:	23d4      	movs	r3, #212	; 0xd4
    5130:	04db      	lsls	r3, r3, #19
    5132:	429a      	cmp	r2, r3
    5134:	d820      	bhi.n	5178 <_strtod_r+0xae8>
    5136:	980c      	ldr	r0, [sp, #48]	; 0x30
    5138:	990d      	ldr	r1, [sp, #52]	; 0x34
    513a:	4a5b      	ldr	r2, [pc, #364]	; (52a8 <_strtod_r+0xc18>)
    513c:	4b5b      	ldr	r3, [pc, #364]	; (52ac <_strtod_r+0xc1c>)
    513e:	f003 f98b 	bl	8458 <__aeabi_dcmple>
    5142:	2800      	cmp	r0, #0
    5144:	d013      	beq.n	516e <_strtod_r+0xade>
    5146:	980c      	ldr	r0, [sp, #48]	; 0x30
    5148:	990d      	ldr	r1, [sp, #52]	; 0x34
    514a:	f003 fa19 	bl	8580 <__aeabi_d2uiz>
    514e:	2800      	cmp	r0, #0
    5150:	d100      	bne.n	5154 <_strtod_r+0xac4>
    5152:	2001      	movs	r0, #1
    5154:	f005 faa6 	bl	a6a4 <__aeabi_ui2d>
    5158:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    515a:	900c      	str	r0, [sp, #48]	; 0x30
    515c:	910d      	str	r1, [sp, #52]	; 0x34
    515e:	1c0b      	adds	r3, r1, #0
    5160:	2c00      	cmp	r4, #0
    5162:	d102      	bne.n	516a <_strtod_r+0xada>
    5164:	2580      	movs	r5, #128	; 0x80
    5166:	062d      	lsls	r5, r5, #24
    5168:	194b      	adds	r3, r1, r5
    516a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    516c:	1c1d      	adds	r5, r3, #0
    516e:	20d6      	movs	r0, #214	; 0xd6
    5170:	04c0      	lsls	r0, r0, #19
    5172:	9911      	ldr	r1, [sp, #68]	; 0x44
    5174:	182b      	adds	r3, r5, r0
    5176:	1a5d      	subs	r5, r3, r1
    5178:	9812      	ldr	r0, [sp, #72]	; 0x48
    517a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    517c:	f002 fdda 	bl	7d34 <__ulp>
    5180:	1c02      	adds	r2, r0, #0
    5182:	1c0b      	adds	r3, r1, #0
    5184:	1c20      	adds	r0, r4, #0
    5186:	1c29      	adds	r1, r5, #0
    5188:	f004 fc56 	bl	9a38 <__aeabi_dmul>
    518c:	1c02      	adds	r2, r0, #0
    518e:	1c0b      	adds	r3, r1, #0
    5190:	9812      	ldr	r0, [sp, #72]	; 0x48
    5192:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5194:	f003 fcc4 	bl	8b20 <__aeabi_dadd>
    5198:	1c06      	adds	r6, r0, #0
    519a:	1c0f      	adds	r7, r1, #0
    519c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    519e:	9712      	str	r7, [sp, #72]	; 0x48
    51a0:	2c00      	cmp	r4, #0
    51a2:	d131      	bne.n	5208 <_strtod_r+0xb78>
    51a4:	4b48      	ldr	r3, [pc, #288]	; (52c8 <_strtod_r+0xc38>)
    51a6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    51a8:	403b      	ands	r3, r7
    51aa:	429d      	cmp	r5, r3
    51ac:	d12c      	bne.n	5208 <_strtod_r+0xb78>
    51ae:	990d      	ldr	r1, [sp, #52]	; 0x34
    51b0:	980c      	ldr	r0, [sp, #48]	; 0x30
    51b2:	f005 fa05 	bl	a5c0 <__aeabi_d2iz>
    51b6:	f005 fa37 	bl	a628 <__aeabi_i2d>
    51ba:	1c02      	adds	r2, r0, #0
    51bc:	1c0b      	adds	r3, r1, #0
    51be:	980c      	ldr	r0, [sp, #48]	; 0x30
    51c0:	990d      	ldr	r1, [sp, #52]	; 0x34
    51c2:	f004 fec9 	bl	9f58 <__aeabi_dsub>
    51c6:	1c04      	adds	r4, r0, #0
    51c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    51ca:	1c0d      	adds	r5, r1, #0
    51cc:	2800      	cmp	r0, #0
    51ce:	d104      	bne.n	51da <_strtod_r+0xb4a>
    51d0:	2e00      	cmp	r6, #0
    51d2:	d102      	bne.n	51da <_strtod_r+0xb4a>
    51d4:	9912      	ldr	r1, [sp, #72]	; 0x48
    51d6:	030b      	lsls	r3, r1, #12
    51d8:	d00e      	beq.n	51f8 <_strtod_r+0xb68>
    51da:	1c20      	adds	r0, r4, #0
    51dc:	1c29      	adds	r1, r5, #0
    51de:	4a34      	ldr	r2, [pc, #208]	; (52b0 <_strtod_r+0xc20>)
    51e0:	4b34      	ldr	r3, [pc, #208]	; (52b4 <_strtod_r+0xc24>)
    51e2:	f003 f92f 	bl	8444 <__aeabi_dcmplt>
    51e6:	2800      	cmp	r0, #0
    51e8:	d134      	bne.n	5254 <_strtod_r+0xbc4>
    51ea:	1c20      	adds	r0, r4, #0
    51ec:	1c29      	adds	r1, r5, #0
    51ee:	4a32      	ldr	r2, [pc, #200]	; (52b8 <_strtod_r+0xc28>)
    51f0:	4b32      	ldr	r3, [pc, #200]	; (52bc <_strtod_r+0xc2c>)
    51f2:	f003 f93b 	bl	846c <__aeabi_dcmpgt>
    51f6:	e005      	b.n	5204 <_strtod_r+0xb74>
    51f8:	1c20      	adds	r0, r4, #0
    51fa:	1c29      	adds	r1, r5, #0
    51fc:	4a30      	ldr	r2, [pc, #192]	; (52c0 <_strtod_r+0xc30>)
    51fe:	4b31      	ldr	r3, [pc, #196]	; (52c4 <_strtod_r+0xc34>)
    5200:	f003 f920 	bl	8444 <__aeabi_dcmplt>
    5204:	2800      	cmp	r0, #0
    5206:	d125      	bne.n	5254 <_strtod_r+0xbc4>
    5208:	9808      	ldr	r0, [sp, #32]
    520a:	991c      	ldr	r1, [sp, #112]	; 0x70
    520c:	f002 faf3 	bl	77f6 <_Bfree>
    5210:	9808      	ldr	r0, [sp, #32]
    5212:	990e      	ldr	r1, [sp, #56]	; 0x38
    5214:	f002 faef 	bl	77f6 <_Bfree>
    5218:	9808      	ldr	r0, [sp, #32]
    521a:	9909      	ldr	r1, [sp, #36]	; 0x24
    521c:	f002 faeb 	bl	77f6 <_Bfree>
    5220:	9808      	ldr	r0, [sp, #32]
    5222:	9907      	ldr	r1, [sp, #28]
    5224:	f002 fae7 	bl	77f6 <_Bfree>
    5228:	e55a      	b.n	4ce0 <_strtod_r+0x650>
    522a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    522c:	2c00      	cmp	r4, #0
    522e:	d011      	beq.n	5254 <_strtod_r+0xbc4>
    5230:	4d2a      	ldr	r5, [pc, #168]	; (52dc <_strtod_r+0xc4c>)
    5232:	2000      	movs	r0, #0
    5234:	9014      	str	r0, [sp, #80]	; 0x50
    5236:	9515      	str	r5, [sp, #84]	; 0x54
    5238:	1c30      	adds	r0, r6, #0
    523a:	1c39      	adds	r1, r7, #0
    523c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    523e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5240:	f004 fbfa 	bl	9a38 <__aeabi_dmul>
    5244:	1c06      	adds	r6, r0, #0
    5246:	1c0f      	adds	r7, r1, #0
    5248:	d104      	bne.n	5254 <_strtod_r+0xbc4>
    524a:	2800      	cmp	r0, #0
    524c:	d102      	bne.n	5254 <_strtod_r+0xbc4>
    524e:	9c08      	ldr	r4, [sp, #32]
    5250:	2322      	movs	r3, #34	; 0x22
    5252:	6023      	str	r3, [r4, #0]
    5254:	9808      	ldr	r0, [sp, #32]
    5256:	991c      	ldr	r1, [sp, #112]	; 0x70
    5258:	f002 facd 	bl	77f6 <_Bfree>
    525c:	9808      	ldr	r0, [sp, #32]
    525e:	990e      	ldr	r1, [sp, #56]	; 0x38
    5260:	f002 fac9 	bl	77f6 <_Bfree>
    5264:	9808      	ldr	r0, [sp, #32]
    5266:	9909      	ldr	r1, [sp, #36]	; 0x24
    5268:	f002 fac5 	bl	77f6 <_Bfree>
    526c:	9808      	ldr	r0, [sp, #32]
    526e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5270:	f002 fac1 	bl	77f6 <_Bfree>
    5274:	9808      	ldr	r0, [sp, #32]
    5276:	9907      	ldr	r1, [sp, #28]
    5278:	f002 fabd 	bl	77f6 <_Bfree>
    527c:	9d19      	ldr	r5, [sp, #100]	; 0x64
    527e:	2d00      	cmp	r5, #0
    5280:	d001      	beq.n	5286 <_strtod_r+0xbf6>
    5282:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5284:	6028      	str	r0, [r5, #0]
    5286:	9c16      	ldr	r4, [sp, #88]	; 0x58
    5288:	1c32      	adds	r2, r6, #0
    528a:	1c3b      	adds	r3, r7, #0
    528c:	2c00      	cmp	r4, #0
    528e:	d002      	beq.n	5296 <_strtod_r+0xc06>
    5290:	2580      	movs	r5, #128	; 0x80
    5292:	062d      	lsls	r5, r5, #24
    5294:	197b      	adds	r3, r7, r5
    5296:	1c10      	adds	r0, r2, #0
    5298:	1c19      	adds	r1, r3, #0
    529a:	b021      	add	sp, #132	; 0x84
    529c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    529e:	46c0      	nop			; (mov r8, r8)
    52a0:	00000000 	.word	0x00000000
    52a4:	3fe00000 	.word	0x3fe00000
    52a8:	ffc00000 	.word	0xffc00000
    52ac:	41dfffff 	.word	0x41dfffff
    52b0:	94a03595 	.word	0x94a03595
    52b4:	3fdfffff 	.word	0x3fdfffff
    52b8:	35afe535 	.word	0x35afe535
    52bc:	3fe00000 	.word	0x3fe00000
    52c0:	94a03595 	.word	0x94a03595
    52c4:	3fcfffff 	.word	0x3fcfffff
    52c8:	7ff00000 	.word	0x7ff00000
    52cc:	7fe00000 	.word	0x7fe00000
    52d0:	fcb00000 	.word	0xfcb00000
    52d4:	7c9fffff 	.word	0x7c9fffff
    52d8:	7fefffff 	.word	0x7fefffff
    52dc:	39500000 	.word	0x39500000

000052e0 <strtod>:
    52e0:	b508      	push	{r3, lr}
    52e2:	1c0a      	adds	r2, r1, #0
    52e4:	4903      	ldr	r1, [pc, #12]	; (52f4 <strtod+0x14>)
    52e6:	1c03      	adds	r3, r0, #0
    52e8:	6808      	ldr	r0, [r1, #0]
    52ea:	1c19      	adds	r1, r3, #0
    52ec:	f7ff f9d0 	bl	4690 <_strtod_r>
    52f0:	bd08      	pop	{r3, pc}
    52f2:	46c0      	nop			; (mov r8, r8)
    52f4:	2000016c 	.word	0x2000016c

000052f8 <_strtol_r>:
    52f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    52fa:	1c1d      	adds	r5, r3, #0
    52fc:	4b42      	ldr	r3, [pc, #264]	; (5408 <_strtol_r+0x110>)
    52fe:	b087      	sub	sp, #28
    5300:	681b      	ldr	r3, [r3, #0]
    5302:	9005      	str	r0, [sp, #20]
    5304:	9302      	str	r3, [sp, #8]
    5306:	9103      	str	r1, [sp, #12]
    5308:	9201      	str	r2, [sp, #4]
    530a:	1c0b      	adds	r3, r1, #0
    530c:	781c      	ldrb	r4, [r3, #0]
    530e:	9f02      	ldr	r7, [sp, #8]
    5310:	1c5e      	adds	r6, r3, #1
    5312:	193a      	adds	r2, r7, r4
    5314:	7851      	ldrb	r1, [r2, #1]
    5316:	2208      	movs	r2, #8
    5318:	400a      	ands	r2, r1
    531a:	d001      	beq.n	5320 <_strtol_r+0x28>
    531c:	1c33      	adds	r3, r6, #0
    531e:	e7f5      	b.n	530c <_strtol_r+0x14>
    5320:	2c2d      	cmp	r4, #45	; 0x2d
    5322:	d104      	bne.n	532e <_strtol_r+0x36>
    5324:	2701      	movs	r7, #1
    5326:	1c9e      	adds	r6, r3, #2
    5328:	785c      	ldrb	r4, [r3, #1]
    532a:	9700      	str	r7, [sp, #0]
    532c:	e004      	b.n	5338 <_strtol_r+0x40>
    532e:	9200      	str	r2, [sp, #0]
    5330:	2c2b      	cmp	r4, #43	; 0x2b
    5332:	d101      	bne.n	5338 <_strtol_r+0x40>
    5334:	785c      	ldrb	r4, [r3, #1]
    5336:	1c9e      	adds	r6, r3, #2
    5338:	2310      	movs	r3, #16
    533a:	1c2a      	adds	r2, r5, #0
    533c:	439a      	bics	r2, r3
    533e:	d111      	bne.n	5364 <_strtol_r+0x6c>
    5340:	2c30      	cmp	r4, #48	; 0x30
    5342:	d108      	bne.n	5356 <_strtol_r+0x5e>
    5344:	7832      	ldrb	r2, [r6, #0]
    5346:	2120      	movs	r1, #32
    5348:	438a      	bics	r2, r1
    534a:	2a58      	cmp	r2, #88	; 0x58
    534c:	d107      	bne.n	535e <_strtol_r+0x66>
    534e:	7874      	ldrb	r4, [r6, #1]
    5350:	1c1d      	adds	r5, r3, #0
    5352:	3602      	adds	r6, #2
    5354:	e006      	b.n	5364 <_strtol_r+0x6c>
    5356:	2d00      	cmp	r5, #0
    5358:	d104      	bne.n	5364 <_strtol_r+0x6c>
    535a:	250a      	movs	r5, #10
    535c:	e002      	b.n	5364 <_strtol_r+0x6c>
    535e:	2d00      	cmp	r5, #0
    5360:	d100      	bne.n	5364 <_strtol_r+0x6c>
    5362:	2508      	movs	r5, #8
    5364:	9f00      	ldr	r7, [sp, #0]
    5366:	1c29      	adds	r1, r5, #0
    5368:	427b      	negs	r3, r7
    536a:	417b      	adcs	r3, r7
    536c:	2780      	movs	r7, #128	; 0x80
    536e:	063f      	lsls	r7, r7, #24
    5370:	1aff      	subs	r7, r7, r3
    5372:	1c38      	adds	r0, r7, #0
    5374:	f002 ffe4 	bl	8340 <__aeabi_uidivmod>
    5378:	1c38      	adds	r0, r7, #0
    537a:	9104      	str	r1, [sp, #16]
    537c:	1c29      	adds	r1, r5, #0
    537e:	f002 ff9b 	bl	82b8 <__aeabi_uidiv>
    5382:	2300      	movs	r3, #0
    5384:	1c02      	adds	r2, r0, #0
    5386:	1c18      	adds	r0, r3, #0
    5388:	9f02      	ldr	r7, [sp, #8]
    538a:	1939      	adds	r1, r7, r4
    538c:	7849      	ldrb	r1, [r1, #1]
    538e:	074f      	lsls	r7, r1, #29
    5390:	d501      	bpl.n	5396 <_strtol_r+0x9e>
    5392:	3c30      	subs	r4, #48	; 0x30
    5394:	e007      	b.n	53a6 <_strtol_r+0xae>
    5396:	2703      	movs	r7, #3
    5398:	400f      	ands	r7, r1
    539a:	d017      	beq.n	53cc <_strtol_r+0xd4>
    539c:	2157      	movs	r1, #87	; 0x57
    539e:	2f01      	cmp	r7, #1
    53a0:	d100      	bne.n	53a4 <_strtol_r+0xac>
    53a2:	2137      	movs	r1, #55	; 0x37
    53a4:	1a64      	subs	r4, r4, r1
    53a6:	42ac      	cmp	r4, r5
    53a8:	da10      	bge.n	53cc <_strtol_r+0xd4>
    53aa:	1c59      	adds	r1, r3, #1
    53ac:	d00b      	beq.n	53c6 <_strtol_r+0xce>
    53ae:	4290      	cmp	r0, r2
    53b0:	d807      	bhi.n	53c2 <_strtol_r+0xca>
    53b2:	d102      	bne.n	53ba <_strtol_r+0xc2>
    53b4:	9f04      	ldr	r7, [sp, #16]
    53b6:	42bc      	cmp	r4, r7
    53b8:	dc03      	bgt.n	53c2 <_strtol_r+0xca>
    53ba:	4368      	muls	r0, r5
    53bc:	2301      	movs	r3, #1
    53be:	1820      	adds	r0, r4, r0
    53c0:	e001      	b.n	53c6 <_strtol_r+0xce>
    53c2:	2301      	movs	r3, #1
    53c4:	425b      	negs	r3, r3
    53c6:	7834      	ldrb	r4, [r6, #0]
    53c8:	3601      	adds	r6, #1
    53ca:	e7dd      	b.n	5388 <_strtol_r+0x90>
    53cc:	9f00      	ldr	r7, [sp, #0]
    53ce:	1c59      	adds	r1, r3, #1
    53d0:	d10b      	bne.n	53ea <_strtol_r+0xf2>
    53d2:	2080      	movs	r0, #128	; 0x80
    53d4:	427b      	negs	r3, r7
    53d6:	417b      	adcs	r3, r7
    53d8:	0600      	lsls	r0, r0, #24
    53da:	9f05      	ldr	r7, [sp, #20]
    53dc:	1ac0      	subs	r0, r0, r3
    53de:	2322      	movs	r3, #34	; 0x22
    53e0:	603b      	str	r3, [r7, #0]
    53e2:	9f01      	ldr	r7, [sp, #4]
    53e4:	2f00      	cmp	r7, #0
    53e6:	d109      	bne.n	53fc <_strtol_r+0x104>
    53e8:	e00b      	b.n	5402 <_strtol_r+0x10a>
    53ea:	2f00      	cmp	r7, #0
    53ec:	d000      	beq.n	53f0 <_strtol_r+0xf8>
    53ee:	4240      	negs	r0, r0
    53f0:	9f01      	ldr	r7, [sp, #4]
    53f2:	2f00      	cmp	r7, #0
    53f4:	d005      	beq.n	5402 <_strtol_r+0x10a>
    53f6:	9a03      	ldr	r2, [sp, #12]
    53f8:	2b00      	cmp	r3, #0
    53fa:	d000      	beq.n	53fe <_strtol_r+0x106>
    53fc:	1e72      	subs	r2, r6, #1
    53fe:	9f01      	ldr	r7, [sp, #4]
    5400:	603a      	str	r2, [r7, #0]
    5402:	b007      	add	sp, #28
    5404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5406:	46c0      	nop			; (mov r8, r8)
    5408:	20000170 	.word	0x20000170

0000540c <strtol>:
    540c:	b538      	push	{r3, r4, r5, lr}
    540e:	1c13      	adds	r3, r2, #0
    5410:	4a04      	ldr	r2, [pc, #16]	; (5424 <strtol+0x18>)
    5412:	1c05      	adds	r5, r0, #0
    5414:	1c0c      	adds	r4, r1, #0
    5416:	6810      	ldr	r0, [r2, #0]
    5418:	1c29      	adds	r1, r5, #0
    541a:	1c22      	adds	r2, r4, #0
    541c:	f7ff ff6c 	bl	52f8 <_strtol_r>
    5420:	bd38      	pop	{r3, r4, r5, pc}
    5422:	46c0      	nop			; (mov r8, r8)
    5424:	2000016c 	.word	0x2000016c

00005428 <__sfputc_r>:
    5428:	6893      	ldr	r3, [r2, #8]
    542a:	b510      	push	{r4, lr}
    542c:	3b01      	subs	r3, #1
    542e:	6093      	str	r3, [r2, #8]
    5430:	2b00      	cmp	r3, #0
    5432:	da05      	bge.n	5440 <__sfputc_r+0x18>
    5434:	6994      	ldr	r4, [r2, #24]
    5436:	42a3      	cmp	r3, r4
    5438:	db08      	blt.n	544c <__sfputc_r+0x24>
    543a:	b2cb      	uxtb	r3, r1
    543c:	2b0a      	cmp	r3, #10
    543e:	d005      	beq.n	544c <__sfputc_r+0x24>
    5440:	6813      	ldr	r3, [r2, #0]
    5442:	1c58      	adds	r0, r3, #1
    5444:	6010      	str	r0, [r2, #0]
    5446:	7019      	strb	r1, [r3, #0]
    5448:	b2c8      	uxtb	r0, r1
    544a:	e001      	b.n	5450 <__sfputc_r+0x28>
    544c:	f000 fd72 	bl	5f34 <__swbuf_r>
    5450:	bd10      	pop	{r4, pc}

00005452 <__sfputs_r>:
    5452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5454:	1c06      	adds	r6, r0, #0
    5456:	1c0f      	adds	r7, r1, #0
    5458:	1c14      	adds	r4, r2, #0
    545a:	18d5      	adds	r5, r2, r3
    545c:	42ac      	cmp	r4, r5
    545e:	d008      	beq.n	5472 <__sfputs_r+0x20>
    5460:	7821      	ldrb	r1, [r4, #0]
    5462:	1c30      	adds	r0, r6, #0
    5464:	1c3a      	adds	r2, r7, #0
    5466:	f7ff ffdf 	bl	5428 <__sfputc_r>
    546a:	3401      	adds	r4, #1
    546c:	1c43      	adds	r3, r0, #1
    546e:	d1f5      	bne.n	545c <__sfputs_r+0xa>
    5470:	e000      	b.n	5474 <__sfputs_r+0x22>
    5472:	2000      	movs	r0, #0
    5474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005478 <_vfiprintf_r>:
    5478:	b5f0      	push	{r4, r5, r6, r7, lr}
    547a:	b09f      	sub	sp, #124	; 0x7c
    547c:	1c06      	adds	r6, r0, #0
    547e:	1c0f      	adds	r7, r1, #0
    5480:	9203      	str	r2, [sp, #12]
    5482:	9305      	str	r3, [sp, #20]
    5484:	2800      	cmp	r0, #0
    5486:	d004      	beq.n	5492 <_vfiprintf_r+0x1a>
    5488:	6981      	ldr	r1, [r0, #24]
    548a:	2900      	cmp	r1, #0
    548c:	d101      	bne.n	5492 <_vfiprintf_r+0x1a>
    548e:	f001 fd8d 	bl	6fac <__sinit>
    5492:	4b75      	ldr	r3, [pc, #468]	; (5668 <_vfiprintf_r+0x1f0>)
    5494:	429f      	cmp	r7, r3
    5496:	d101      	bne.n	549c <_vfiprintf_r+0x24>
    5498:	6877      	ldr	r7, [r6, #4]
    549a:	e008      	b.n	54ae <_vfiprintf_r+0x36>
    549c:	4b73      	ldr	r3, [pc, #460]	; (566c <_vfiprintf_r+0x1f4>)
    549e:	429f      	cmp	r7, r3
    54a0:	d101      	bne.n	54a6 <_vfiprintf_r+0x2e>
    54a2:	68b7      	ldr	r7, [r6, #8]
    54a4:	e003      	b.n	54ae <_vfiprintf_r+0x36>
    54a6:	4b72      	ldr	r3, [pc, #456]	; (5670 <_vfiprintf_r+0x1f8>)
    54a8:	429f      	cmp	r7, r3
    54aa:	d100      	bne.n	54ae <_vfiprintf_r+0x36>
    54ac:	68f7      	ldr	r7, [r6, #12]
    54ae:	89bb      	ldrh	r3, [r7, #12]
    54b0:	071a      	lsls	r2, r3, #28
    54b2:	d50a      	bpl.n	54ca <_vfiprintf_r+0x52>
    54b4:	693b      	ldr	r3, [r7, #16]
    54b6:	2b00      	cmp	r3, #0
    54b8:	d007      	beq.n	54ca <_vfiprintf_r+0x52>
    54ba:	ad06      	add	r5, sp, #24
    54bc:	2300      	movs	r3, #0
    54be:	616b      	str	r3, [r5, #20]
    54c0:	2320      	movs	r3, #32
    54c2:	766b      	strb	r3, [r5, #25]
    54c4:	2330      	movs	r3, #48	; 0x30
    54c6:	76ab      	strb	r3, [r5, #26]
    54c8:	e03b      	b.n	5542 <_vfiprintf_r+0xca>
    54ca:	1c30      	adds	r0, r6, #0
    54cc:	1c39      	adds	r1, r7, #0
    54ce:	f000 fd89 	bl	5fe4 <__swsetup_r>
    54d2:	2800      	cmp	r0, #0
    54d4:	d0f1      	beq.n	54ba <_vfiprintf_r+0x42>
    54d6:	2001      	movs	r0, #1
    54d8:	4240      	negs	r0, r0
    54da:	e0c2      	b.n	5662 <_vfiprintf_r+0x1ea>
    54dc:	9a05      	ldr	r2, [sp, #20]
    54de:	1d11      	adds	r1, r2, #4
    54e0:	6812      	ldr	r2, [r2, #0]
    54e2:	9105      	str	r1, [sp, #20]
    54e4:	2a00      	cmp	r2, #0
    54e6:	db76      	blt.n	55d6 <_vfiprintf_r+0x15e>
    54e8:	9209      	str	r2, [sp, #36]	; 0x24
    54ea:	3401      	adds	r4, #1
    54ec:	7823      	ldrb	r3, [r4, #0]
    54ee:	2b2e      	cmp	r3, #46	; 0x2e
    54f0:	d100      	bne.n	54f4 <_vfiprintf_r+0x7c>
    54f2:	e081      	b.n	55f8 <_vfiprintf_r+0x180>
    54f4:	7821      	ldrb	r1, [r4, #0]
    54f6:	485f      	ldr	r0, [pc, #380]	; (5674 <_vfiprintf_r+0x1fc>)
    54f8:	2203      	movs	r2, #3
    54fa:	f002 f939 	bl	7770 <memchr>
    54fe:	2800      	cmp	r0, #0
    5500:	d007      	beq.n	5512 <_vfiprintf_r+0x9a>
    5502:	495c      	ldr	r1, [pc, #368]	; (5674 <_vfiprintf_r+0x1fc>)
    5504:	682a      	ldr	r2, [r5, #0]
    5506:	1a43      	subs	r3, r0, r1
    5508:	2040      	movs	r0, #64	; 0x40
    550a:	4098      	lsls	r0, r3
    550c:	4310      	orrs	r0, r2
    550e:	6028      	str	r0, [r5, #0]
    5510:	3401      	adds	r4, #1
    5512:	7821      	ldrb	r1, [r4, #0]
    5514:	1c63      	adds	r3, r4, #1
    5516:	4858      	ldr	r0, [pc, #352]	; (5678 <_vfiprintf_r+0x200>)
    5518:	2206      	movs	r2, #6
    551a:	9303      	str	r3, [sp, #12]
    551c:	7629      	strb	r1, [r5, #24]
    551e:	f002 f927 	bl	7770 <memchr>
    5522:	2800      	cmp	r0, #0
    5524:	d100      	bne.n	5528 <_vfiprintf_r+0xb0>
    5526:	e08a      	b.n	563e <_vfiprintf_r+0x1c6>
    5528:	4b54      	ldr	r3, [pc, #336]	; (567c <_vfiprintf_r+0x204>)
    552a:	2b00      	cmp	r3, #0
    552c:	d17e      	bne.n	562c <_vfiprintf_r+0x1b4>
    552e:	9b05      	ldr	r3, [sp, #20]
    5530:	2207      	movs	r2, #7
    5532:	3307      	adds	r3, #7
    5534:	4393      	bics	r3, r2
    5536:	3308      	adds	r3, #8
    5538:	9305      	str	r3, [sp, #20]
    553a:	696a      	ldr	r2, [r5, #20]
    553c:	9904      	ldr	r1, [sp, #16]
    553e:	1853      	adds	r3, r2, r1
    5540:	616b      	str	r3, [r5, #20]
    5542:	9c03      	ldr	r4, [sp, #12]
    5544:	7823      	ldrb	r3, [r4, #0]
    5546:	2b00      	cmp	r3, #0
    5548:	d104      	bne.n	5554 <_vfiprintf_r+0xdc>
    554a:	9903      	ldr	r1, [sp, #12]
    554c:	1a61      	subs	r1, r4, r1
    554e:	9102      	str	r1, [sp, #8]
    5550:	d010      	beq.n	5574 <_vfiprintf_r+0xfc>
    5552:	e003      	b.n	555c <_vfiprintf_r+0xe4>
    5554:	2b25      	cmp	r3, #37	; 0x25
    5556:	d0f8      	beq.n	554a <_vfiprintf_r+0xd2>
    5558:	3401      	adds	r4, #1
    555a:	e7f3      	b.n	5544 <_vfiprintf_r+0xcc>
    555c:	1c30      	adds	r0, r6, #0
    555e:	1c39      	adds	r1, r7, #0
    5560:	9a03      	ldr	r2, [sp, #12]
    5562:	9b02      	ldr	r3, [sp, #8]
    5564:	f7ff ff75 	bl	5452 <__sfputs_r>
    5568:	3001      	adds	r0, #1
    556a:	d075      	beq.n	5658 <_vfiprintf_r+0x1e0>
    556c:	696a      	ldr	r2, [r5, #20]
    556e:	9902      	ldr	r1, [sp, #8]
    5570:	1853      	adds	r3, r2, r1
    5572:	616b      	str	r3, [r5, #20]
    5574:	7823      	ldrb	r3, [r4, #0]
    5576:	2b00      	cmp	r3, #0
    5578:	d06e      	beq.n	5658 <_vfiprintf_r+0x1e0>
    557a:	2201      	movs	r2, #1
    557c:	4252      	negs	r2, r2
    557e:	606a      	str	r2, [r5, #4]
    5580:	466a      	mov	r2, sp
    5582:	2300      	movs	r3, #0
    5584:	325b      	adds	r2, #91	; 0x5b
    5586:	3401      	adds	r4, #1
    5588:	602b      	str	r3, [r5, #0]
    558a:	60eb      	str	r3, [r5, #12]
    558c:	60ab      	str	r3, [r5, #8]
    558e:	7013      	strb	r3, [r2, #0]
    5590:	65ab      	str	r3, [r5, #88]	; 0x58
    5592:	7821      	ldrb	r1, [r4, #0]
    5594:	483a      	ldr	r0, [pc, #232]	; (5680 <_vfiprintf_r+0x208>)
    5596:	2205      	movs	r2, #5
    5598:	f002 f8ea 	bl	7770 <memchr>
    559c:	2800      	cmp	r0, #0
    559e:	d008      	beq.n	55b2 <_vfiprintf_r+0x13a>
    55a0:	4a37      	ldr	r2, [pc, #220]	; (5680 <_vfiprintf_r+0x208>)
    55a2:	3401      	adds	r4, #1
    55a4:	1a83      	subs	r3, r0, r2
    55a6:	2001      	movs	r0, #1
    55a8:	4098      	lsls	r0, r3
    55aa:	682b      	ldr	r3, [r5, #0]
    55ac:	4318      	orrs	r0, r3
    55ae:	6028      	str	r0, [r5, #0]
    55b0:	e7ef      	b.n	5592 <_vfiprintf_r+0x11a>
    55b2:	682b      	ldr	r3, [r5, #0]
    55b4:	06d9      	lsls	r1, r3, #27
    55b6:	d503      	bpl.n	55c0 <_vfiprintf_r+0x148>
    55b8:	466a      	mov	r2, sp
    55ba:	2120      	movs	r1, #32
    55bc:	325b      	adds	r2, #91	; 0x5b
    55be:	7011      	strb	r1, [r2, #0]
    55c0:	071a      	lsls	r2, r3, #28
    55c2:	d503      	bpl.n	55cc <_vfiprintf_r+0x154>
    55c4:	466a      	mov	r2, sp
    55c6:	212b      	movs	r1, #43	; 0x2b
    55c8:	325b      	adds	r2, #91	; 0x5b
    55ca:	7011      	strb	r1, [r2, #0]
    55cc:	7822      	ldrb	r2, [r4, #0]
    55ce:	2a2a      	cmp	r2, #42	; 0x2a
    55d0:	d084      	beq.n	54dc <_vfiprintf_r+0x64>
    55d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55d4:	e005      	b.n	55e2 <_vfiprintf_r+0x16a>
    55d6:	4252      	negs	r2, r2
    55d8:	60ea      	str	r2, [r5, #12]
    55da:	2202      	movs	r2, #2
    55dc:	4313      	orrs	r3, r2
    55de:	602b      	str	r3, [r5, #0]
    55e0:	e783      	b.n	54ea <_vfiprintf_r+0x72>
    55e2:	7822      	ldrb	r2, [r4, #0]
    55e4:	3a30      	subs	r2, #48	; 0x30
    55e6:	2a09      	cmp	r2, #9
    55e8:	d804      	bhi.n	55f4 <_vfiprintf_r+0x17c>
    55ea:	210a      	movs	r1, #10
    55ec:	434b      	muls	r3, r1
    55ee:	3401      	adds	r4, #1
    55f0:	189b      	adds	r3, r3, r2
    55f2:	e7f6      	b.n	55e2 <_vfiprintf_r+0x16a>
    55f4:	9309      	str	r3, [sp, #36]	; 0x24
    55f6:	e779      	b.n	54ec <_vfiprintf_r+0x74>
    55f8:	7863      	ldrb	r3, [r4, #1]
    55fa:	2b2a      	cmp	r3, #42	; 0x2a
    55fc:	d109      	bne.n	5612 <_vfiprintf_r+0x19a>
    55fe:	9b05      	ldr	r3, [sp, #20]
    5600:	3402      	adds	r4, #2
    5602:	1d1a      	adds	r2, r3, #4
    5604:	681b      	ldr	r3, [r3, #0]
    5606:	9205      	str	r2, [sp, #20]
    5608:	2b00      	cmp	r3, #0
    560a:	da0d      	bge.n	5628 <_vfiprintf_r+0x1b0>
    560c:	2301      	movs	r3, #1
    560e:	425b      	negs	r3, r3
    5610:	e00a      	b.n	5628 <_vfiprintf_r+0x1b0>
    5612:	3401      	adds	r4, #1
    5614:	2300      	movs	r3, #0
    5616:	7822      	ldrb	r2, [r4, #0]
    5618:	3a30      	subs	r2, #48	; 0x30
    561a:	2a09      	cmp	r2, #9
    561c:	d804      	bhi.n	5628 <_vfiprintf_r+0x1b0>
    561e:	210a      	movs	r1, #10
    5620:	434b      	muls	r3, r1
    5622:	3401      	adds	r4, #1
    5624:	189b      	adds	r3, r3, r2
    5626:	e7f6      	b.n	5616 <_vfiprintf_r+0x19e>
    5628:	9307      	str	r3, [sp, #28]
    562a:	e763      	b.n	54f4 <_vfiprintf_r+0x7c>
    562c:	ab05      	add	r3, sp, #20
    562e:	9300      	str	r3, [sp, #0]
    5630:	1c30      	adds	r0, r6, #0
    5632:	1c29      	adds	r1, r5, #0
    5634:	1c3a      	adds	r2, r7, #0
    5636:	4b13      	ldr	r3, [pc, #76]	; (5684 <_vfiprintf_r+0x20c>)
    5638:	f000 f8c6 	bl	57c8 <_printf_float>
    563c:	e007      	b.n	564e <_vfiprintf_r+0x1d6>
    563e:	ab05      	add	r3, sp, #20
    5640:	9300      	str	r3, [sp, #0]
    5642:	1c30      	adds	r0, r6, #0
    5644:	1c29      	adds	r1, r5, #0
    5646:	1c3a      	adds	r2, r7, #0
    5648:	4b0e      	ldr	r3, [pc, #56]	; (5684 <_vfiprintf_r+0x20c>)
    564a:	f000 fb5d 	bl	5d08 <_printf_i>
    564e:	9004      	str	r0, [sp, #16]
    5650:	9904      	ldr	r1, [sp, #16]
    5652:	3101      	adds	r1, #1
    5654:	d000      	beq.n	5658 <_vfiprintf_r+0x1e0>
    5656:	e770      	b.n	553a <_vfiprintf_r+0xc2>
    5658:	89bb      	ldrh	r3, [r7, #12]
    565a:	065a      	lsls	r2, r3, #25
    565c:	d500      	bpl.n	5660 <_vfiprintf_r+0x1e8>
    565e:	e73a      	b.n	54d6 <_vfiprintf_r+0x5e>
    5660:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5662:	b01f      	add	sp, #124	; 0x7c
    5664:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5666:	46c0      	nop			; (mov r8, r8)
    5668:	0000c5f4 	.word	0x0000c5f4
    566c:	0000c614 	.word	0x0000c614
    5670:	0000c634 	.word	0x0000c634
    5674:	0000c4a6 	.word	0x0000c4a6
    5678:	0000c4aa 	.word	0x0000c4aa
    567c:	000057c9 	.word	0x000057c9
    5680:	0000c4a0 	.word	0x0000c4a0
    5684:	00005453 	.word	0x00005453

00005688 <__cvt>:
    5688:	b5f0      	push	{r4, r5, r6, r7, lr}
    568a:	b08b      	sub	sp, #44	; 0x2c
    568c:	1c16      	adds	r6, r2, #0
    568e:	1c1c      	adds	r4, r3, #0
    5690:	9912      	ldr	r1, [sp, #72]	; 0x48
    5692:	d504      	bpl.n	569e <__cvt+0x16>
    5694:	2280      	movs	r2, #128	; 0x80
    5696:	0612      	lsls	r2, r2, #24
    5698:	18a4      	adds	r4, r4, r2
    569a:	232d      	movs	r3, #45	; 0x2d
    569c:	e000      	b.n	56a0 <__cvt+0x18>
    569e:	2300      	movs	r3, #0
    56a0:	9f14      	ldr	r7, [sp, #80]	; 0x50
    56a2:	700b      	strb	r3, [r1, #0]
    56a4:	2320      	movs	r3, #32
    56a6:	439f      	bics	r7, r3
    56a8:	2f46      	cmp	r7, #70	; 0x46
    56aa:	d008      	beq.n	56be <__cvt+0x36>
    56ac:	1c3a      	adds	r2, r7, #0
    56ae:	3a45      	subs	r2, #69	; 0x45
    56b0:	4251      	negs	r1, r2
    56b2:	414a      	adcs	r2, r1
    56b4:	9910      	ldr	r1, [sp, #64]	; 0x40
    56b6:	2302      	movs	r3, #2
    56b8:	1889      	adds	r1, r1, r2
    56ba:	9110      	str	r1, [sp, #64]	; 0x40
    56bc:	e000      	b.n	56c0 <__cvt+0x38>
    56be:	2303      	movs	r3, #3
    56c0:	9300      	str	r3, [sp, #0]
    56c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    56c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    56c6:	9302      	str	r3, [sp, #8]
    56c8:	ab08      	add	r3, sp, #32
    56ca:	9303      	str	r3, [sp, #12]
    56cc:	ab09      	add	r3, sp, #36	; 0x24
    56ce:	9201      	str	r2, [sp, #4]
    56d0:	9304      	str	r3, [sp, #16]
    56d2:	1c32      	adds	r2, r6, #0
    56d4:	1c23      	adds	r3, r4, #0
    56d6:	f000 fd83 	bl	61e0 <_dtoa_r>
    56da:	1c05      	adds	r5, r0, #0
    56dc:	2f47      	cmp	r7, #71	; 0x47
    56de:	d102      	bne.n	56e6 <__cvt+0x5e>
    56e0:	9911      	ldr	r1, [sp, #68]	; 0x44
    56e2:	07c9      	lsls	r1, r1, #31
    56e4:	d52c      	bpl.n	5740 <__cvt+0xb8>
    56e6:	9910      	ldr	r1, [sp, #64]	; 0x40
    56e8:	1869      	adds	r1, r5, r1
    56ea:	9107      	str	r1, [sp, #28]
    56ec:	2f46      	cmp	r7, #70	; 0x46
    56ee:	d114      	bne.n	571a <__cvt+0x92>
    56f0:	782b      	ldrb	r3, [r5, #0]
    56f2:	2b30      	cmp	r3, #48	; 0x30
    56f4:	d10c      	bne.n	5710 <__cvt+0x88>
    56f6:	1c30      	adds	r0, r6, #0
    56f8:	1c21      	adds	r1, r4, #0
    56fa:	4b16      	ldr	r3, [pc, #88]	; (5754 <__cvt+0xcc>)
    56fc:	4a14      	ldr	r2, [pc, #80]	; (5750 <__cvt+0xc8>)
    56fe:	f002 fe9b 	bl	8438 <__aeabi_dcmpeq>
    5702:	2800      	cmp	r0, #0
    5704:	d104      	bne.n	5710 <__cvt+0x88>
    5706:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5708:	2301      	movs	r3, #1
    570a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    570c:	1a9b      	subs	r3, r3, r2
    570e:	600b      	str	r3, [r1, #0]
    5710:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5712:	9907      	ldr	r1, [sp, #28]
    5714:	6813      	ldr	r3, [r2, #0]
    5716:	18c9      	adds	r1, r1, r3
    5718:	9107      	str	r1, [sp, #28]
    571a:	1c30      	adds	r0, r6, #0
    571c:	1c21      	adds	r1, r4, #0
    571e:	4b0d      	ldr	r3, [pc, #52]	; (5754 <__cvt+0xcc>)
    5720:	4a0b      	ldr	r2, [pc, #44]	; (5750 <__cvt+0xc8>)
    5722:	f002 fe89 	bl	8438 <__aeabi_dcmpeq>
    5726:	2800      	cmp	r0, #0
    5728:	d001      	beq.n	572e <__cvt+0xa6>
    572a:	9a07      	ldr	r2, [sp, #28]
    572c:	9209      	str	r2, [sp, #36]	; 0x24
    572e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5730:	9907      	ldr	r1, [sp, #28]
    5732:	428b      	cmp	r3, r1
    5734:	d204      	bcs.n	5740 <__cvt+0xb8>
    5736:	1c5a      	adds	r2, r3, #1
    5738:	9209      	str	r2, [sp, #36]	; 0x24
    573a:	2230      	movs	r2, #48	; 0x30
    573c:	701a      	strb	r2, [r3, #0]
    573e:	e7f6      	b.n	572e <__cvt+0xa6>
    5740:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5742:	1c28      	adds	r0, r5, #0
    5744:	1b5a      	subs	r2, r3, r5
    5746:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5748:	601a      	str	r2, [r3, #0]
    574a:	b00b      	add	sp, #44	; 0x2c
    574c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    574e:	46c0      	nop			; (mov r8, r8)
	...

00005758 <__exponent>:
    5758:	b5f0      	push	{r4, r5, r6, r7, lr}
    575a:	232b      	movs	r3, #43	; 0x2b
    575c:	b085      	sub	sp, #20
    575e:	1c05      	adds	r5, r0, #0
    5760:	1c0c      	adds	r4, r1, #0
    5762:	7002      	strb	r2, [r0, #0]
    5764:	1c86      	adds	r6, r0, #2
    5766:	2900      	cmp	r1, #0
    5768:	da01      	bge.n	576e <__exponent+0x16>
    576a:	424c      	negs	r4, r1
    576c:	232d      	movs	r3, #45	; 0x2d
    576e:	706b      	strb	r3, [r5, #1]
    5770:	2c09      	cmp	r4, #9
    5772:	dd1e      	ble.n	57b2 <__exponent+0x5a>
    5774:	466f      	mov	r7, sp
    5776:	370e      	adds	r7, #14
    5778:	1c20      	adds	r0, r4, #0
    577a:	210a      	movs	r1, #10
    577c:	9701      	str	r7, [sp, #4]
    577e:	f002 fe3f 	bl	8400 <__aeabi_idivmod>
    5782:	3130      	adds	r1, #48	; 0x30
    5784:	7039      	strb	r1, [r7, #0]
    5786:	1c20      	adds	r0, r4, #0
    5788:	210a      	movs	r1, #10
    578a:	f002 fde3 	bl	8354 <__aeabi_idiv>
    578e:	3f01      	subs	r7, #1
    5790:	1e04      	subs	r4, r0, #0
    5792:	2c09      	cmp	r4, #9
    5794:	dcf0      	bgt.n	5778 <__exponent+0x20>
    5796:	9b01      	ldr	r3, [sp, #4]
    5798:	3430      	adds	r4, #48	; 0x30
    579a:	3b01      	subs	r3, #1
    579c:	701c      	strb	r4, [r3, #0]
    579e:	466a      	mov	r2, sp
    57a0:	320f      	adds	r2, #15
    57a2:	1c30      	adds	r0, r6, #0
    57a4:	4293      	cmp	r3, r2
    57a6:	d209      	bcs.n	57bc <__exponent+0x64>
    57a8:	781a      	ldrb	r2, [r3, #0]
    57aa:	3301      	adds	r3, #1
    57ac:	7032      	strb	r2, [r6, #0]
    57ae:	3601      	adds	r6, #1
    57b0:	e7f5      	b.n	579e <__exponent+0x46>
    57b2:	2330      	movs	r3, #48	; 0x30
    57b4:	18e4      	adds	r4, r4, r3
    57b6:	7033      	strb	r3, [r6, #0]
    57b8:	1cb0      	adds	r0, r6, #2
    57ba:	7074      	strb	r4, [r6, #1]
    57bc:	1b40      	subs	r0, r0, r5
    57be:	b005      	add	sp, #20
    57c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57c2:	0000      	movs	r0, r0
    57c4:	0000      	movs	r0, r0
	...

000057c8 <_printf_float>:
    57c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    57ca:	b093      	sub	sp, #76	; 0x4c
    57cc:	1c0c      	adds	r4, r1, #0
    57ce:	920a      	str	r2, [sp, #40]	; 0x28
    57d0:	930b      	str	r3, [sp, #44]	; 0x2c
    57d2:	9e18      	ldr	r6, [sp, #96]	; 0x60
    57d4:	1c05      	adds	r5, r0, #0
    57d6:	f001 ff6d 	bl	76b4 <_localeconv_r>
    57da:	6800      	ldr	r0, [r0, #0]
    57dc:	900c      	str	r0, [sp, #48]	; 0x30
    57de:	f7fe ff0f 	bl	4600 <strlen>
    57e2:	2300      	movs	r3, #0
    57e4:	9310      	str	r3, [sp, #64]	; 0x40
    57e6:	6833      	ldr	r3, [r6, #0]
    57e8:	2207      	movs	r2, #7
    57ea:	3307      	adds	r3, #7
    57ec:	4393      	bics	r3, r2
    57ee:	1c1a      	adds	r2, r3, #0
    57f0:	3208      	adds	r2, #8
    57f2:	900d      	str	r0, [sp, #52]	; 0x34
    57f4:	7e27      	ldrb	r7, [r4, #24]
    57f6:	6818      	ldr	r0, [r3, #0]
    57f8:	6859      	ldr	r1, [r3, #4]
    57fa:	6032      	str	r2, [r6, #0]
    57fc:	64a0      	str	r0, [r4, #72]	; 0x48
    57fe:	64e1      	str	r1, [r4, #76]	; 0x4c
    5800:	f7fe fdca 	bl	4398 <__fpclassifyd>
    5804:	2801      	cmp	r0, #1
    5806:	d119      	bne.n	583c <_printf_float+0x74>
    5808:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    580a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    580c:	4bb9      	ldr	r3, [pc, #740]	; (5af4 <_printf_float+0x32c>)
    580e:	4ab8      	ldr	r2, [pc, #736]	; (5af0 <_printf_float+0x328>)
    5810:	f002 fe18 	bl	8444 <__aeabi_dcmplt>
    5814:	2800      	cmp	r0, #0
    5816:	d003      	beq.n	5820 <_printf_float+0x58>
    5818:	1c23      	adds	r3, r4, #0
    581a:	222d      	movs	r2, #45	; 0x2d
    581c:	3343      	adds	r3, #67	; 0x43
    581e:	701a      	strb	r2, [r3, #0]
    5820:	2f47      	cmp	r7, #71	; 0x47
    5822:	d801      	bhi.n	5828 <_printf_float+0x60>
    5824:	4eb4      	ldr	r6, [pc, #720]	; (5af8 <_printf_float+0x330>)
    5826:	e000      	b.n	582a <_printf_float+0x62>
    5828:	4eb4      	ldr	r6, [pc, #720]	; (5afc <_printf_float+0x334>)
    582a:	2303      	movs	r3, #3
    582c:	6820      	ldr	r0, [r4, #0]
    582e:	6123      	str	r3, [r4, #16]
    5830:	2304      	movs	r3, #4
    5832:	4398      	bics	r0, r3
    5834:	2100      	movs	r1, #0
    5836:	6020      	str	r0, [r4, #0]
    5838:	9109      	str	r1, [sp, #36]	; 0x24
    583a:	e091      	b.n	5960 <_printf_float+0x198>
    583c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    583e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5840:	f7fe fdaa 	bl	4398 <__fpclassifyd>
    5844:	6823      	ldr	r3, [r4, #0]
    5846:	2800      	cmp	r0, #0
    5848:	d10c      	bne.n	5864 <_printf_float+0x9c>
    584a:	2f47      	cmp	r7, #71	; 0x47
    584c:	d801      	bhi.n	5852 <_printf_float+0x8a>
    584e:	4eac      	ldr	r6, [pc, #688]	; (5b00 <_printf_float+0x338>)
    5850:	e000      	b.n	5854 <_printf_float+0x8c>
    5852:	4eac      	ldr	r6, [pc, #688]	; (5b04 <_printf_float+0x33c>)
    5854:	2203      	movs	r2, #3
    5856:	6122      	str	r2, [r4, #16]
    5858:	2204      	movs	r2, #4
    585a:	4393      	bics	r3, r2
    585c:	2200      	movs	r2, #0
    585e:	6023      	str	r3, [r4, #0]
    5860:	9209      	str	r2, [sp, #36]	; 0x24
    5862:	e07d      	b.n	5960 <_printf_float+0x198>
    5864:	6862      	ldr	r2, [r4, #4]
    5866:	1c56      	adds	r6, r2, #1
    5868:	d101      	bne.n	586e <_printf_float+0xa6>
    586a:	2206      	movs	r2, #6
    586c:	e007      	b.n	587e <_printf_float+0xb6>
    586e:	2120      	movs	r1, #32
    5870:	1c38      	adds	r0, r7, #0
    5872:	4388      	bics	r0, r1
    5874:	2847      	cmp	r0, #71	; 0x47
    5876:	d103      	bne.n	5880 <_printf_float+0xb8>
    5878:	2a00      	cmp	r2, #0
    587a:	d101      	bne.n	5880 <_printf_float+0xb8>
    587c:	2201      	movs	r2, #1
    587e:	6062      	str	r2, [r4, #4]
    5880:	2280      	movs	r2, #128	; 0x80
    5882:	00d2      	lsls	r2, r2, #3
    5884:	4313      	orrs	r3, r2
    5886:	6023      	str	r3, [r4, #0]
    5888:	9301      	str	r3, [sp, #4]
    588a:	466b      	mov	r3, sp
    588c:	333b      	adds	r3, #59	; 0x3b
    588e:	9302      	str	r3, [sp, #8]
    5890:	ab0f      	add	r3, sp, #60	; 0x3c
    5892:	6861      	ldr	r1, [r4, #4]
    5894:	9303      	str	r3, [sp, #12]
    5896:	ab10      	add	r3, sp, #64	; 0x40
    5898:	9305      	str	r3, [sp, #20]
    589a:	2300      	movs	r3, #0
    589c:	9100      	str	r1, [sp, #0]
    589e:	9306      	str	r3, [sp, #24]
    58a0:	9704      	str	r7, [sp, #16]
    58a2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    58a4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    58a6:	1c28      	adds	r0, r5, #0
    58a8:	f7ff feee 	bl	5688 <__cvt>
    58ac:	2320      	movs	r3, #32
    58ae:	1c3a      	adds	r2, r7, #0
    58b0:	1c06      	adds	r6, r0, #0
    58b2:	439a      	bics	r2, r3
    58b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    58b6:	2a47      	cmp	r2, #71	; 0x47
    58b8:	d107      	bne.n	58ca <_printf_float+0x102>
    58ba:	1ccb      	adds	r3, r1, #3
    58bc:	db02      	blt.n	58c4 <_printf_float+0xfc>
    58be:	6860      	ldr	r0, [r4, #4]
    58c0:	4281      	cmp	r1, r0
    58c2:	dd2e      	ble.n	5922 <_printf_float+0x15a>
    58c4:	3f02      	subs	r7, #2
    58c6:	b2ff      	uxtb	r7, r7
    58c8:	e001      	b.n	58ce <_printf_float+0x106>
    58ca:	2f65      	cmp	r7, #101	; 0x65
    58cc:	d812      	bhi.n	58f4 <_printf_float+0x12c>
    58ce:	1c20      	adds	r0, r4, #0
    58d0:	3901      	subs	r1, #1
    58d2:	1c3a      	adds	r2, r7, #0
    58d4:	3050      	adds	r0, #80	; 0x50
    58d6:	910f      	str	r1, [sp, #60]	; 0x3c
    58d8:	f7ff ff3e 	bl	5758 <__exponent>
    58dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    58de:	9009      	str	r0, [sp, #36]	; 0x24
    58e0:	18c2      	adds	r2, r0, r3
    58e2:	6122      	str	r2, [r4, #16]
    58e4:	2b01      	cmp	r3, #1
    58e6:	dc02      	bgt.n	58ee <_printf_float+0x126>
    58e8:	6821      	ldr	r1, [r4, #0]
    58ea:	07c9      	lsls	r1, r1, #31
    58ec:	d52f      	bpl.n	594e <_printf_float+0x186>
    58ee:	3201      	adds	r2, #1
    58f0:	6122      	str	r2, [r4, #16]
    58f2:	e02c      	b.n	594e <_printf_float+0x186>
    58f4:	2f66      	cmp	r7, #102	; 0x66
    58f6:	d115      	bne.n	5924 <_printf_float+0x15c>
    58f8:	6863      	ldr	r3, [r4, #4]
    58fa:	2900      	cmp	r1, #0
    58fc:	dd08      	ble.n	5910 <_printf_float+0x148>
    58fe:	6121      	str	r1, [r4, #16]
    5900:	2b00      	cmp	r3, #0
    5902:	d102      	bne.n	590a <_printf_float+0x142>
    5904:	6822      	ldr	r2, [r4, #0]
    5906:	07d2      	lsls	r2, r2, #31
    5908:	d51d      	bpl.n	5946 <_printf_float+0x17e>
    590a:	3301      	adds	r3, #1
    590c:	18c9      	adds	r1, r1, r3
    590e:	e011      	b.n	5934 <_printf_float+0x16c>
    5910:	2b00      	cmp	r3, #0
    5912:	d103      	bne.n	591c <_printf_float+0x154>
    5914:	6820      	ldr	r0, [r4, #0]
    5916:	2201      	movs	r2, #1
    5918:	4210      	tst	r0, r2
    591a:	d000      	beq.n	591e <_printf_float+0x156>
    591c:	1c9a      	adds	r2, r3, #2
    591e:	6122      	str	r2, [r4, #16]
    5920:	e011      	b.n	5946 <_printf_float+0x17e>
    5922:	2767      	movs	r7, #103	; 0x67
    5924:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5926:	4291      	cmp	r1, r2
    5928:	db06      	blt.n	5938 <_printf_float+0x170>
    592a:	6822      	ldr	r2, [r4, #0]
    592c:	6121      	str	r1, [r4, #16]
    592e:	07d2      	lsls	r2, r2, #31
    5930:	d509      	bpl.n	5946 <_printf_float+0x17e>
    5932:	3101      	adds	r1, #1
    5934:	6121      	str	r1, [r4, #16]
    5936:	e006      	b.n	5946 <_printf_float+0x17e>
    5938:	2301      	movs	r3, #1
    593a:	2900      	cmp	r1, #0
    593c:	dc01      	bgt.n	5942 <_printf_float+0x17a>
    593e:	2302      	movs	r3, #2
    5940:	1a5b      	subs	r3, r3, r1
    5942:	18d3      	adds	r3, r2, r3
    5944:	6123      	str	r3, [r4, #16]
    5946:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5948:	2000      	movs	r0, #0
    594a:	65a3      	str	r3, [r4, #88]	; 0x58
    594c:	9009      	str	r0, [sp, #36]	; 0x24
    594e:	466b      	mov	r3, sp
    5950:	333b      	adds	r3, #59	; 0x3b
    5952:	781b      	ldrb	r3, [r3, #0]
    5954:	2b00      	cmp	r3, #0
    5956:	d003      	beq.n	5960 <_printf_float+0x198>
    5958:	1c23      	adds	r3, r4, #0
    595a:	222d      	movs	r2, #45	; 0x2d
    595c:	3343      	adds	r3, #67	; 0x43
    595e:	701a      	strb	r2, [r3, #0]
    5960:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5962:	1c28      	adds	r0, r5, #0
    5964:	9100      	str	r1, [sp, #0]
    5966:	aa11      	add	r2, sp, #68	; 0x44
    5968:	1c21      	adds	r1, r4, #0
    596a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    596c:	f000 f958 	bl	5c20 <_printf_common>
    5970:	3001      	adds	r0, #1
    5972:	d102      	bne.n	597a <_printf_float+0x1b2>
    5974:	2001      	movs	r0, #1
    5976:	4240      	negs	r0, r0
    5978:	e14c      	b.n	5c14 <_printf_float+0x44c>
    597a:	6822      	ldr	r2, [r4, #0]
    597c:	0553      	lsls	r3, r2, #21
    597e:	d404      	bmi.n	598a <_printf_float+0x1c2>
    5980:	1c28      	adds	r0, r5, #0
    5982:	990a      	ldr	r1, [sp, #40]	; 0x28
    5984:	1c32      	adds	r2, r6, #0
    5986:	6923      	ldr	r3, [r4, #16]
    5988:	e067      	b.n	5a5a <_printf_float+0x292>
    598a:	2f65      	cmp	r7, #101	; 0x65
    598c:	d800      	bhi.n	5990 <_printf_float+0x1c8>
    598e:	e0e0      	b.n	5b52 <_printf_float+0x38a>
    5990:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5992:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5994:	4b57      	ldr	r3, [pc, #348]	; (5af4 <_printf_float+0x32c>)
    5996:	4a56      	ldr	r2, [pc, #344]	; (5af0 <_printf_float+0x328>)
    5998:	f002 fd4e 	bl	8438 <__aeabi_dcmpeq>
    599c:	2800      	cmp	r0, #0
    599e:	d02b      	beq.n	59f8 <_printf_float+0x230>
    59a0:	1c28      	adds	r0, r5, #0
    59a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    59a4:	4a58      	ldr	r2, [pc, #352]	; (5b08 <_printf_float+0x340>)
    59a6:	2301      	movs	r3, #1
    59a8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59aa:	47b0      	blx	r6
    59ac:	3001      	adds	r0, #1
    59ae:	d0e1      	beq.n	5974 <_printf_float+0x1ac>
    59b0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    59b2:	9810      	ldr	r0, [sp, #64]	; 0x40
    59b4:	4287      	cmp	r7, r0
    59b6:	db07      	blt.n	59c8 <_printf_float+0x200>
    59b8:	6821      	ldr	r1, [r4, #0]
    59ba:	07c9      	lsls	r1, r1, #31
    59bc:	d404      	bmi.n	59c8 <_printf_float+0x200>
    59be:	6827      	ldr	r7, [r4, #0]
    59c0:	07bf      	lsls	r7, r7, #30
    59c2:	d500      	bpl.n	59c6 <_printf_float+0x1fe>
    59c4:	e10e      	b.n	5be4 <_printf_float+0x41c>
    59c6:	e113      	b.n	5bf0 <_printf_float+0x428>
    59c8:	1c28      	adds	r0, r5, #0
    59ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    59cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    59ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    59d0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59d2:	47b0      	blx	r6
    59d4:	3001      	adds	r0, #1
    59d6:	d0cd      	beq.n	5974 <_printf_float+0x1ac>
    59d8:	2600      	movs	r6, #0
    59da:	9b10      	ldr	r3, [sp, #64]	; 0x40
    59dc:	3b01      	subs	r3, #1
    59de:	429e      	cmp	r6, r3
    59e0:	daed      	bge.n	59be <_printf_float+0x1f6>
    59e2:	1c22      	adds	r2, r4, #0
    59e4:	1c28      	adds	r0, r5, #0
    59e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    59e8:	321a      	adds	r2, #26
    59ea:	2301      	movs	r3, #1
    59ec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59ee:	47b8      	blx	r7
    59f0:	3001      	adds	r0, #1
    59f2:	d0bf      	beq.n	5974 <_printf_float+0x1ac>
    59f4:	3601      	adds	r6, #1
    59f6:	e7f0      	b.n	59da <_printf_float+0x212>
    59f8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    59fa:	2800      	cmp	r0, #0
    59fc:	dc30      	bgt.n	5a60 <_printf_float+0x298>
    59fe:	1c28      	adds	r0, r5, #0
    5a00:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a02:	4a41      	ldr	r2, [pc, #260]	; (5b08 <_printf_float+0x340>)
    5a04:	2301      	movs	r3, #1
    5a06:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a08:	47b8      	blx	r7
    5a0a:	3001      	adds	r0, #1
    5a0c:	d0b2      	beq.n	5974 <_printf_float+0x1ac>
    5a0e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a10:	2800      	cmp	r0, #0
    5a12:	d105      	bne.n	5a20 <_printf_float+0x258>
    5a14:	9910      	ldr	r1, [sp, #64]	; 0x40
    5a16:	2900      	cmp	r1, #0
    5a18:	d102      	bne.n	5a20 <_printf_float+0x258>
    5a1a:	6822      	ldr	r2, [r4, #0]
    5a1c:	07d2      	lsls	r2, r2, #31
    5a1e:	d5ce      	bpl.n	59be <_printf_float+0x1f6>
    5a20:	1c28      	adds	r0, r5, #0
    5a22:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5a26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5a28:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a2a:	47b8      	blx	r7
    5a2c:	3001      	adds	r0, #1
    5a2e:	d0a1      	beq.n	5974 <_printf_float+0x1ac>
    5a30:	2700      	movs	r7, #0
    5a32:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5a34:	9709      	str	r7, [sp, #36]	; 0x24
    5a36:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a38:	4243      	negs	r3, r0
    5a3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a3c:	1c28      	adds	r0, r5, #0
    5a3e:	429f      	cmp	r7, r3
    5a40:	da09      	bge.n	5a56 <_printf_float+0x28e>
    5a42:	1c22      	adds	r2, r4, #0
    5a44:	321a      	adds	r2, #26
    5a46:	2301      	movs	r3, #1
    5a48:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a4a:	47b8      	blx	r7
    5a4c:	3001      	adds	r0, #1
    5a4e:	d091      	beq.n	5974 <_printf_float+0x1ac>
    5a50:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a52:	3701      	adds	r7, #1
    5a54:	e7ed      	b.n	5a32 <_printf_float+0x26a>
    5a56:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5a58:	1c32      	adds	r2, r6, #0
    5a5a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5a5c:	47b0      	blx	r6
    5a5e:	e0b5      	b.n	5bcc <_printf_float+0x404>
    5a60:	9f10      	ldr	r7, [sp, #64]	; 0x40
    5a62:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5a64:	9708      	str	r7, [sp, #32]
    5a66:	429f      	cmp	r7, r3
    5a68:	dd00      	ble.n	5a6c <_printf_float+0x2a4>
    5a6a:	9308      	str	r3, [sp, #32]
    5a6c:	9f08      	ldr	r7, [sp, #32]
    5a6e:	2f00      	cmp	r7, #0
    5a70:	dc01      	bgt.n	5a76 <_printf_float+0x2ae>
    5a72:	2700      	movs	r7, #0
    5a74:	e014      	b.n	5aa0 <_printf_float+0x2d8>
    5a76:	1c28      	adds	r0, r5, #0
    5a78:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a7a:	1c32      	adds	r2, r6, #0
    5a7c:	9b08      	ldr	r3, [sp, #32]
    5a7e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a80:	47b8      	blx	r7
    5a82:	3001      	adds	r0, #1
    5a84:	d1f5      	bne.n	5a72 <_printf_float+0x2aa>
    5a86:	e775      	b.n	5974 <_printf_float+0x1ac>
    5a88:	1c22      	adds	r2, r4, #0
    5a8a:	1c28      	adds	r0, r5, #0
    5a8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a8e:	321a      	adds	r2, #26
    5a90:	2301      	movs	r3, #1
    5a92:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a94:	47b8      	blx	r7
    5a96:	3001      	adds	r0, #1
    5a98:	d100      	bne.n	5a9c <_printf_float+0x2d4>
    5a9a:	e76b      	b.n	5974 <_printf_float+0x1ac>
    5a9c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5a9e:	3701      	adds	r7, #1
    5aa0:	9709      	str	r7, [sp, #36]	; 0x24
    5aa2:	9f08      	ldr	r7, [sp, #32]
    5aa4:	6da3      	ldr	r3, [r4, #88]	; 0x58
    5aa6:	43fa      	mvns	r2, r7
    5aa8:	17d2      	asrs	r2, r2, #31
    5aaa:	403a      	ands	r2, r7
    5aac:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5aae:	1a9a      	subs	r2, r3, r2
    5ab0:	4297      	cmp	r7, r2
    5ab2:	dbe9      	blt.n	5a88 <_printf_float+0x2c0>
    5ab4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5ab6:	9910      	ldr	r1, [sp, #64]	; 0x40
    5ab8:	18f3      	adds	r3, r6, r3
    5aba:	9309      	str	r3, [sp, #36]	; 0x24
    5abc:	4288      	cmp	r0, r1
    5abe:	db0e      	blt.n	5ade <_printf_float+0x316>
    5ac0:	6822      	ldr	r2, [r4, #0]
    5ac2:	07d2      	lsls	r2, r2, #31
    5ac4:	d40b      	bmi.n	5ade <_printf_float+0x316>
    5ac6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5ac8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5aca:	18f6      	adds	r6, r6, r3
    5acc:	1bdb      	subs	r3, r3, r7
    5ace:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5ad0:	1bf6      	subs	r6, r6, r7
    5ad2:	429e      	cmp	r6, r3
    5ad4:	dd00      	ble.n	5ad8 <_printf_float+0x310>
    5ad6:	1c1e      	adds	r6, r3, #0
    5ad8:	2e00      	cmp	r6, #0
    5ada:	dc17      	bgt.n	5b0c <_printf_float+0x344>
    5adc:	e01f      	b.n	5b1e <_printf_float+0x356>
    5ade:	1c28      	adds	r0, r5, #0
    5ae0:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ae2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5ae4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5ae6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5ae8:	47b8      	blx	r7
    5aea:	3001      	adds	r0, #1
    5aec:	d1eb      	bne.n	5ac6 <_printf_float+0x2fe>
    5aee:	e741      	b.n	5974 <_printf_float+0x1ac>
	...
    5af8:	0000c4b1 	.word	0x0000c4b1
    5afc:	0000c4b5 	.word	0x0000c4b5
    5b00:	0000c4b9 	.word	0x0000c4b9
    5b04:	0000c4bd 	.word	0x0000c4bd
    5b08:	0000c4c1 	.word	0x0000c4c1
    5b0c:	1c28      	adds	r0, r5, #0
    5b0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5b12:	1c33      	adds	r3, r6, #0
    5b14:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b16:	47b8      	blx	r7
    5b18:	3001      	adds	r0, #1
    5b1a:	d100      	bne.n	5b1e <_printf_float+0x356>
    5b1c:	e72a      	b.n	5974 <_printf_float+0x1ac>
    5b1e:	2700      	movs	r7, #0
    5b20:	e00b      	b.n	5b3a <_printf_float+0x372>
    5b22:	1c22      	adds	r2, r4, #0
    5b24:	1c28      	adds	r0, r5, #0
    5b26:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b28:	321a      	adds	r2, #26
    5b2a:	2301      	movs	r3, #1
    5b2c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b2e:	47b8      	blx	r7
    5b30:	3001      	adds	r0, #1
    5b32:	d100      	bne.n	5b36 <_printf_float+0x36e>
    5b34:	e71e      	b.n	5974 <_printf_float+0x1ac>
    5b36:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5b38:	3701      	adds	r7, #1
    5b3a:	9709      	str	r7, [sp, #36]	; 0x24
    5b3c:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5b40:	43f3      	mvns	r3, r6
    5b42:	17db      	asrs	r3, r3, #31
    5b44:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5b46:	1a42      	subs	r2, r0, r1
    5b48:	4033      	ands	r3, r6
    5b4a:	1ad3      	subs	r3, r2, r3
    5b4c:	429f      	cmp	r7, r3
    5b4e:	dbe8      	blt.n	5b22 <_printf_float+0x35a>
    5b50:	e735      	b.n	59be <_printf_float+0x1f6>
    5b52:	9810      	ldr	r0, [sp, #64]	; 0x40
    5b54:	2801      	cmp	r0, #1
    5b56:	dc02      	bgt.n	5b5e <_printf_float+0x396>
    5b58:	2301      	movs	r3, #1
    5b5a:	421a      	tst	r2, r3
    5b5c:	d03a      	beq.n	5bd4 <_printf_float+0x40c>
    5b5e:	1c28      	adds	r0, r5, #0
    5b60:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b62:	1c32      	adds	r2, r6, #0
    5b64:	2301      	movs	r3, #1
    5b66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b68:	47b8      	blx	r7
    5b6a:	3001      	adds	r0, #1
    5b6c:	d100      	bne.n	5b70 <_printf_float+0x3a8>
    5b6e:	e701      	b.n	5974 <_printf_float+0x1ac>
    5b70:	1c28      	adds	r0, r5, #0
    5b72:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5b76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5b78:	47b8      	blx	r7
    5b7a:	3001      	adds	r0, #1
    5b7c:	d100      	bne.n	5b80 <_printf_float+0x3b8>
    5b7e:	e6f9      	b.n	5974 <_printf_float+0x1ac>
    5b80:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5b82:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5b84:	4b25      	ldr	r3, [pc, #148]	; (5c1c <_printf_float+0x454>)
    5b86:	4a24      	ldr	r2, [pc, #144]	; (5c18 <_printf_float+0x450>)
    5b88:	f002 fc56 	bl	8438 <__aeabi_dcmpeq>
    5b8c:	2800      	cmp	r0, #0
    5b8e:	d001      	beq.n	5b94 <_printf_float+0x3cc>
    5b90:	2600      	movs	r6, #0
    5b92:	e010      	b.n	5bb6 <_printf_float+0x3ee>
    5b94:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5b96:	1c72      	adds	r2, r6, #1
    5b98:	3b01      	subs	r3, #1
    5b9a:	1c28      	adds	r0, r5, #0
    5b9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b9e:	e01c      	b.n	5bda <_printf_float+0x412>
    5ba0:	1c22      	adds	r2, r4, #0
    5ba2:	1c28      	adds	r0, r5, #0
    5ba4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ba6:	321a      	adds	r2, #26
    5ba8:	2301      	movs	r3, #1
    5baa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5bac:	47b8      	blx	r7
    5bae:	3001      	adds	r0, #1
    5bb0:	d100      	bne.n	5bb4 <_printf_float+0x3ec>
    5bb2:	e6df      	b.n	5974 <_printf_float+0x1ac>
    5bb4:	3601      	adds	r6, #1
    5bb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5bb8:	3b01      	subs	r3, #1
    5bba:	429e      	cmp	r6, r3
    5bbc:	dbf0      	blt.n	5ba0 <_printf_float+0x3d8>
    5bbe:	1c22      	adds	r2, r4, #0
    5bc0:	1c28      	adds	r0, r5, #0
    5bc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bc4:	3250      	adds	r2, #80	; 0x50
    5bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5bc8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5bca:	47b8      	blx	r7
    5bcc:	3001      	adds	r0, #1
    5bce:	d000      	beq.n	5bd2 <_printf_float+0x40a>
    5bd0:	e6f5      	b.n	59be <_printf_float+0x1f6>
    5bd2:	e6cf      	b.n	5974 <_printf_float+0x1ac>
    5bd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5bd6:	1c28      	adds	r0, r5, #0
    5bd8:	1c32      	adds	r2, r6, #0
    5bda:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5bdc:	47b0      	blx	r6
    5bde:	3001      	adds	r0, #1
    5be0:	d1ed      	bne.n	5bbe <_printf_float+0x3f6>
    5be2:	e6c7      	b.n	5974 <_printf_float+0x1ac>
    5be4:	2600      	movs	r6, #0
    5be6:	68e0      	ldr	r0, [r4, #12]
    5be8:	9911      	ldr	r1, [sp, #68]	; 0x44
    5bea:	1a43      	subs	r3, r0, r1
    5bec:	429e      	cmp	r6, r3
    5bee:	db05      	blt.n	5bfc <_printf_float+0x434>
    5bf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5bf2:	68e0      	ldr	r0, [r4, #12]
    5bf4:	4298      	cmp	r0, r3
    5bf6:	da0d      	bge.n	5c14 <_printf_float+0x44c>
    5bf8:	1c18      	adds	r0, r3, #0
    5bfa:	e00b      	b.n	5c14 <_printf_float+0x44c>
    5bfc:	1c22      	adds	r2, r4, #0
    5bfe:	1c28      	adds	r0, r5, #0
    5c00:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c02:	3219      	adds	r2, #25
    5c04:	2301      	movs	r3, #1
    5c06:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5c08:	47b8      	blx	r7
    5c0a:	3001      	adds	r0, #1
    5c0c:	d100      	bne.n	5c10 <_printf_float+0x448>
    5c0e:	e6b1      	b.n	5974 <_printf_float+0x1ac>
    5c10:	3601      	adds	r6, #1
    5c12:	e7e8      	b.n	5be6 <_printf_float+0x41e>
    5c14:	b013      	add	sp, #76	; 0x4c
    5c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005c20 <_printf_common>:
    5c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5c22:	1c15      	adds	r5, r2, #0
    5c24:	9301      	str	r3, [sp, #4]
    5c26:	690a      	ldr	r2, [r1, #16]
    5c28:	688b      	ldr	r3, [r1, #8]
    5c2a:	1c06      	adds	r6, r0, #0
    5c2c:	1c0c      	adds	r4, r1, #0
    5c2e:	4293      	cmp	r3, r2
    5c30:	da00      	bge.n	5c34 <_printf_common+0x14>
    5c32:	1c13      	adds	r3, r2, #0
    5c34:	1c22      	adds	r2, r4, #0
    5c36:	602b      	str	r3, [r5, #0]
    5c38:	3243      	adds	r2, #67	; 0x43
    5c3a:	7812      	ldrb	r2, [r2, #0]
    5c3c:	2a00      	cmp	r2, #0
    5c3e:	d001      	beq.n	5c44 <_printf_common+0x24>
    5c40:	3301      	adds	r3, #1
    5c42:	602b      	str	r3, [r5, #0]
    5c44:	6820      	ldr	r0, [r4, #0]
    5c46:	0680      	lsls	r0, r0, #26
    5c48:	d502      	bpl.n	5c50 <_printf_common+0x30>
    5c4a:	682b      	ldr	r3, [r5, #0]
    5c4c:	3302      	adds	r3, #2
    5c4e:	602b      	str	r3, [r5, #0]
    5c50:	6821      	ldr	r1, [r4, #0]
    5c52:	2706      	movs	r7, #6
    5c54:	400f      	ands	r7, r1
    5c56:	d01f      	beq.n	5c98 <_printf_common+0x78>
    5c58:	1c23      	adds	r3, r4, #0
    5c5a:	3343      	adds	r3, #67	; 0x43
    5c5c:	781b      	ldrb	r3, [r3, #0]
    5c5e:	1e5a      	subs	r2, r3, #1
    5c60:	4193      	sbcs	r3, r2
    5c62:	6822      	ldr	r2, [r4, #0]
    5c64:	0692      	lsls	r2, r2, #26
    5c66:	d51f      	bpl.n	5ca8 <_printf_common+0x88>
    5c68:	18e1      	adds	r1, r4, r3
    5c6a:	3140      	adds	r1, #64	; 0x40
    5c6c:	2030      	movs	r0, #48	; 0x30
    5c6e:	70c8      	strb	r0, [r1, #3]
    5c70:	1c21      	adds	r1, r4, #0
    5c72:	1c5a      	adds	r2, r3, #1
    5c74:	3145      	adds	r1, #69	; 0x45
    5c76:	7809      	ldrb	r1, [r1, #0]
    5c78:	18a2      	adds	r2, r4, r2
    5c7a:	3240      	adds	r2, #64	; 0x40
    5c7c:	3302      	adds	r3, #2
    5c7e:	70d1      	strb	r1, [r2, #3]
    5c80:	e012      	b.n	5ca8 <_printf_common+0x88>
    5c82:	1c22      	adds	r2, r4, #0
    5c84:	1c30      	adds	r0, r6, #0
    5c86:	9901      	ldr	r1, [sp, #4]
    5c88:	3219      	adds	r2, #25
    5c8a:	2301      	movs	r3, #1
    5c8c:	9f08      	ldr	r7, [sp, #32]
    5c8e:	47b8      	blx	r7
    5c90:	3001      	adds	r0, #1
    5c92:	d011      	beq.n	5cb8 <_printf_common+0x98>
    5c94:	9f00      	ldr	r7, [sp, #0]
    5c96:	3701      	adds	r7, #1
    5c98:	9700      	str	r7, [sp, #0]
    5c9a:	68e0      	ldr	r0, [r4, #12]
    5c9c:	6829      	ldr	r1, [r5, #0]
    5c9e:	9f00      	ldr	r7, [sp, #0]
    5ca0:	1a43      	subs	r3, r0, r1
    5ca2:	429f      	cmp	r7, r3
    5ca4:	dbed      	blt.n	5c82 <_printf_common+0x62>
    5ca6:	e7d7      	b.n	5c58 <_printf_common+0x38>
    5ca8:	1c22      	adds	r2, r4, #0
    5caa:	1c30      	adds	r0, r6, #0
    5cac:	9901      	ldr	r1, [sp, #4]
    5cae:	3243      	adds	r2, #67	; 0x43
    5cb0:	9f08      	ldr	r7, [sp, #32]
    5cb2:	47b8      	blx	r7
    5cb4:	3001      	adds	r0, #1
    5cb6:	d102      	bne.n	5cbe <_printf_common+0x9e>
    5cb8:	2001      	movs	r0, #1
    5cba:	4240      	negs	r0, r0
    5cbc:	e023      	b.n	5d06 <_printf_common+0xe6>
    5cbe:	6820      	ldr	r0, [r4, #0]
    5cc0:	2106      	movs	r1, #6
    5cc2:	682b      	ldr	r3, [r5, #0]
    5cc4:	68e2      	ldr	r2, [r4, #12]
    5cc6:	4001      	ands	r1, r0
    5cc8:	2500      	movs	r5, #0
    5cca:	2904      	cmp	r1, #4
    5ccc:	d103      	bne.n	5cd6 <_printf_common+0xb6>
    5cce:	1ad5      	subs	r5, r2, r3
    5cd0:	43eb      	mvns	r3, r5
    5cd2:	17db      	asrs	r3, r3, #31
    5cd4:	401d      	ands	r5, r3
    5cd6:	68a2      	ldr	r2, [r4, #8]
    5cd8:	6923      	ldr	r3, [r4, #16]
    5cda:	429a      	cmp	r2, r3
    5cdc:	dd01      	ble.n	5ce2 <_printf_common+0xc2>
    5cde:	1ad3      	subs	r3, r2, r3
    5ce0:	18ed      	adds	r5, r5, r3
    5ce2:	2700      	movs	r7, #0
    5ce4:	9700      	str	r7, [sp, #0]
    5ce6:	9f00      	ldr	r7, [sp, #0]
    5ce8:	42af      	cmp	r7, r5
    5cea:	da0b      	bge.n	5d04 <_printf_common+0xe4>
    5cec:	1c22      	adds	r2, r4, #0
    5cee:	1c30      	adds	r0, r6, #0
    5cf0:	9901      	ldr	r1, [sp, #4]
    5cf2:	321a      	adds	r2, #26
    5cf4:	2301      	movs	r3, #1
    5cf6:	9f08      	ldr	r7, [sp, #32]
    5cf8:	47b8      	blx	r7
    5cfa:	3001      	adds	r0, #1
    5cfc:	d0dc      	beq.n	5cb8 <_printf_common+0x98>
    5cfe:	9f00      	ldr	r7, [sp, #0]
    5d00:	3701      	adds	r7, #1
    5d02:	e7ef      	b.n	5ce4 <_printf_common+0xc4>
    5d04:	2000      	movs	r0, #0
    5d06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005d08 <_printf_i>:
    5d08:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d0a:	1c0d      	adds	r5, r1, #0
    5d0c:	b08b      	sub	sp, #44	; 0x2c
    5d0e:	3543      	adds	r5, #67	; 0x43
    5d10:	9206      	str	r2, [sp, #24]
    5d12:	9005      	str	r0, [sp, #20]
    5d14:	9307      	str	r3, [sp, #28]
    5d16:	9504      	str	r5, [sp, #16]
    5d18:	7e0b      	ldrb	r3, [r1, #24]
    5d1a:	1c0c      	adds	r4, r1, #0
    5d1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5d1e:	2b6e      	cmp	r3, #110	; 0x6e
    5d20:	d100      	bne.n	5d24 <_printf_i+0x1c>
    5d22:	e0a7      	b.n	5e74 <_printf_i+0x16c>
    5d24:	d811      	bhi.n	5d4a <_printf_i+0x42>
    5d26:	2b63      	cmp	r3, #99	; 0x63
    5d28:	d022      	beq.n	5d70 <_printf_i+0x68>
    5d2a:	d809      	bhi.n	5d40 <_printf_i+0x38>
    5d2c:	2b00      	cmp	r3, #0
    5d2e:	d100      	bne.n	5d32 <_printf_i+0x2a>
    5d30:	e0b0      	b.n	5e94 <_printf_i+0x18c>
    5d32:	2b58      	cmp	r3, #88	; 0x58
    5d34:	d000      	beq.n	5d38 <_printf_i+0x30>
    5d36:	e0c0      	b.n	5eba <_printf_i+0x1b2>
    5d38:	3145      	adds	r1, #69	; 0x45
    5d3a:	700b      	strb	r3, [r1, #0]
    5d3c:	4d7b      	ldr	r5, [pc, #492]	; (5f2c <_printf_i+0x224>)
    5d3e:	e04e      	b.n	5dde <_printf_i+0xd6>
    5d40:	2b64      	cmp	r3, #100	; 0x64
    5d42:	d01c      	beq.n	5d7e <_printf_i+0x76>
    5d44:	2b69      	cmp	r3, #105	; 0x69
    5d46:	d01a      	beq.n	5d7e <_printf_i+0x76>
    5d48:	e0b7      	b.n	5eba <_printf_i+0x1b2>
    5d4a:	2b73      	cmp	r3, #115	; 0x73
    5d4c:	d100      	bne.n	5d50 <_printf_i+0x48>
    5d4e:	e0a5      	b.n	5e9c <_printf_i+0x194>
    5d50:	d809      	bhi.n	5d66 <_printf_i+0x5e>
    5d52:	2b6f      	cmp	r3, #111	; 0x6f
    5d54:	d029      	beq.n	5daa <_printf_i+0xa2>
    5d56:	2b70      	cmp	r3, #112	; 0x70
    5d58:	d000      	beq.n	5d5c <_printf_i+0x54>
    5d5a:	e0ae      	b.n	5eba <_printf_i+0x1b2>
    5d5c:	680e      	ldr	r6, [r1, #0]
    5d5e:	2320      	movs	r3, #32
    5d60:	4333      	orrs	r3, r6
    5d62:	600b      	str	r3, [r1, #0]
    5d64:	e036      	b.n	5dd4 <_printf_i+0xcc>
    5d66:	2b75      	cmp	r3, #117	; 0x75
    5d68:	d01f      	beq.n	5daa <_printf_i+0xa2>
    5d6a:	2b78      	cmp	r3, #120	; 0x78
    5d6c:	d032      	beq.n	5dd4 <_printf_i+0xcc>
    5d6e:	e0a4      	b.n	5eba <_printf_i+0x1b2>
    5d70:	6813      	ldr	r3, [r2, #0]
    5d72:	1c0d      	adds	r5, r1, #0
    5d74:	1d19      	adds	r1, r3, #4
    5d76:	3542      	adds	r5, #66	; 0x42
    5d78:	6011      	str	r1, [r2, #0]
    5d7a:	681b      	ldr	r3, [r3, #0]
    5d7c:	e09f      	b.n	5ebe <_printf_i+0x1b6>
    5d7e:	6821      	ldr	r1, [r4, #0]
    5d80:	6813      	ldr	r3, [r2, #0]
    5d82:	060e      	lsls	r6, r1, #24
    5d84:	d503      	bpl.n	5d8e <_printf_i+0x86>
    5d86:	1d19      	adds	r1, r3, #4
    5d88:	6011      	str	r1, [r2, #0]
    5d8a:	681e      	ldr	r6, [r3, #0]
    5d8c:	e005      	b.n	5d9a <_printf_i+0x92>
    5d8e:	0648      	lsls	r0, r1, #25
    5d90:	d5f9      	bpl.n	5d86 <_printf_i+0x7e>
    5d92:	1d19      	adds	r1, r3, #4
    5d94:	6011      	str	r1, [r2, #0]
    5d96:	2100      	movs	r1, #0
    5d98:	5e5e      	ldrsh	r6, [r3, r1]
    5d9a:	4b64      	ldr	r3, [pc, #400]	; (5f2c <_printf_i+0x224>)
    5d9c:	2e00      	cmp	r6, #0
    5d9e:	da3b      	bge.n	5e18 <_printf_i+0x110>
    5da0:	9d04      	ldr	r5, [sp, #16]
    5da2:	222d      	movs	r2, #45	; 0x2d
    5da4:	4276      	negs	r6, r6
    5da6:	702a      	strb	r2, [r5, #0]
    5da8:	e036      	b.n	5e18 <_printf_i+0x110>
    5daa:	6821      	ldr	r1, [r4, #0]
    5dac:	6813      	ldr	r3, [r2, #0]
    5dae:	060e      	lsls	r6, r1, #24
    5db0:	d503      	bpl.n	5dba <_printf_i+0xb2>
    5db2:	1d19      	adds	r1, r3, #4
    5db4:	6011      	str	r1, [r2, #0]
    5db6:	681e      	ldr	r6, [r3, #0]
    5db8:	e004      	b.n	5dc4 <_printf_i+0xbc>
    5dba:	0648      	lsls	r0, r1, #25
    5dbc:	d5f9      	bpl.n	5db2 <_printf_i+0xaa>
    5dbe:	1d19      	adds	r1, r3, #4
    5dc0:	881e      	ldrh	r6, [r3, #0]
    5dc2:	6011      	str	r1, [r2, #0]
    5dc4:	4b59      	ldr	r3, [pc, #356]	; (5f2c <_printf_i+0x224>)
    5dc6:	7e22      	ldrb	r2, [r4, #24]
    5dc8:	9303      	str	r3, [sp, #12]
    5dca:	2708      	movs	r7, #8
    5dcc:	2a6f      	cmp	r2, #111	; 0x6f
    5dce:	d01e      	beq.n	5e0e <_printf_i+0x106>
    5dd0:	270a      	movs	r7, #10
    5dd2:	e01c      	b.n	5e0e <_printf_i+0x106>
    5dd4:	1c23      	adds	r3, r4, #0
    5dd6:	2178      	movs	r1, #120	; 0x78
    5dd8:	3345      	adds	r3, #69	; 0x45
    5dda:	4d55      	ldr	r5, [pc, #340]	; (5f30 <_printf_i+0x228>)
    5ddc:	7019      	strb	r1, [r3, #0]
    5dde:	6811      	ldr	r1, [r2, #0]
    5de0:	6823      	ldr	r3, [r4, #0]
    5de2:	1d08      	adds	r0, r1, #4
    5de4:	9503      	str	r5, [sp, #12]
    5de6:	6010      	str	r0, [r2, #0]
    5de8:	061e      	lsls	r6, r3, #24
    5dea:	d501      	bpl.n	5df0 <_printf_i+0xe8>
    5dec:	680e      	ldr	r6, [r1, #0]
    5dee:	e002      	b.n	5df6 <_printf_i+0xee>
    5df0:	0658      	lsls	r0, r3, #25
    5df2:	d5fb      	bpl.n	5dec <_printf_i+0xe4>
    5df4:	880e      	ldrh	r6, [r1, #0]
    5df6:	07d9      	lsls	r1, r3, #31
    5df8:	d502      	bpl.n	5e00 <_printf_i+0xf8>
    5dfa:	2220      	movs	r2, #32
    5dfc:	4313      	orrs	r3, r2
    5dfe:	6023      	str	r3, [r4, #0]
    5e00:	2710      	movs	r7, #16
    5e02:	2e00      	cmp	r6, #0
    5e04:	d103      	bne.n	5e0e <_printf_i+0x106>
    5e06:	6822      	ldr	r2, [r4, #0]
    5e08:	2320      	movs	r3, #32
    5e0a:	439a      	bics	r2, r3
    5e0c:	6022      	str	r2, [r4, #0]
    5e0e:	1c23      	adds	r3, r4, #0
    5e10:	2200      	movs	r2, #0
    5e12:	3343      	adds	r3, #67	; 0x43
    5e14:	701a      	strb	r2, [r3, #0]
    5e16:	e001      	b.n	5e1c <_printf_i+0x114>
    5e18:	9303      	str	r3, [sp, #12]
    5e1a:	270a      	movs	r7, #10
    5e1c:	6863      	ldr	r3, [r4, #4]
    5e1e:	60a3      	str	r3, [r4, #8]
    5e20:	2b00      	cmp	r3, #0
    5e22:	db03      	blt.n	5e2c <_printf_i+0x124>
    5e24:	6825      	ldr	r5, [r4, #0]
    5e26:	2204      	movs	r2, #4
    5e28:	4395      	bics	r5, r2
    5e2a:	6025      	str	r5, [r4, #0]
    5e2c:	2e00      	cmp	r6, #0
    5e2e:	d102      	bne.n	5e36 <_printf_i+0x12e>
    5e30:	9d04      	ldr	r5, [sp, #16]
    5e32:	2b00      	cmp	r3, #0
    5e34:	d00e      	beq.n	5e54 <_printf_i+0x14c>
    5e36:	9d04      	ldr	r5, [sp, #16]
    5e38:	1c30      	adds	r0, r6, #0
    5e3a:	1c39      	adds	r1, r7, #0
    5e3c:	f002 fa80 	bl	8340 <__aeabi_uidivmod>
    5e40:	9803      	ldr	r0, [sp, #12]
    5e42:	3d01      	subs	r5, #1
    5e44:	5c43      	ldrb	r3, [r0, r1]
    5e46:	1c30      	adds	r0, r6, #0
    5e48:	702b      	strb	r3, [r5, #0]
    5e4a:	1c39      	adds	r1, r7, #0
    5e4c:	f002 fa34 	bl	82b8 <__aeabi_uidiv>
    5e50:	1e06      	subs	r6, r0, #0
    5e52:	d1f1      	bne.n	5e38 <_printf_i+0x130>
    5e54:	2f08      	cmp	r7, #8
    5e56:	d109      	bne.n	5e6c <_printf_i+0x164>
    5e58:	6821      	ldr	r1, [r4, #0]
    5e5a:	07c9      	lsls	r1, r1, #31
    5e5c:	d506      	bpl.n	5e6c <_printf_i+0x164>
    5e5e:	6862      	ldr	r2, [r4, #4]
    5e60:	6923      	ldr	r3, [r4, #16]
    5e62:	429a      	cmp	r2, r3
    5e64:	dc02      	bgt.n	5e6c <_printf_i+0x164>
    5e66:	3d01      	subs	r5, #1
    5e68:	2330      	movs	r3, #48	; 0x30
    5e6a:	702b      	strb	r3, [r5, #0]
    5e6c:	9e04      	ldr	r6, [sp, #16]
    5e6e:	1b73      	subs	r3, r6, r5
    5e70:	6123      	str	r3, [r4, #16]
    5e72:	e02a      	b.n	5eca <_printf_i+0x1c2>
    5e74:	6808      	ldr	r0, [r1, #0]
    5e76:	6813      	ldr	r3, [r2, #0]
    5e78:	6949      	ldr	r1, [r1, #20]
    5e7a:	0605      	lsls	r5, r0, #24
    5e7c:	d504      	bpl.n	5e88 <_printf_i+0x180>
    5e7e:	1d18      	adds	r0, r3, #4
    5e80:	6010      	str	r0, [r2, #0]
    5e82:	681b      	ldr	r3, [r3, #0]
    5e84:	6019      	str	r1, [r3, #0]
    5e86:	e005      	b.n	5e94 <_printf_i+0x18c>
    5e88:	0646      	lsls	r6, r0, #25
    5e8a:	d5f8      	bpl.n	5e7e <_printf_i+0x176>
    5e8c:	1d18      	adds	r0, r3, #4
    5e8e:	6010      	str	r0, [r2, #0]
    5e90:	681b      	ldr	r3, [r3, #0]
    5e92:	8019      	strh	r1, [r3, #0]
    5e94:	2300      	movs	r3, #0
    5e96:	6123      	str	r3, [r4, #16]
    5e98:	9d04      	ldr	r5, [sp, #16]
    5e9a:	e016      	b.n	5eca <_printf_i+0x1c2>
    5e9c:	6813      	ldr	r3, [r2, #0]
    5e9e:	1d19      	adds	r1, r3, #4
    5ea0:	6011      	str	r1, [r2, #0]
    5ea2:	681d      	ldr	r5, [r3, #0]
    5ea4:	1c28      	adds	r0, r5, #0
    5ea6:	f7fe fbab 	bl	4600 <strlen>
    5eaa:	6863      	ldr	r3, [r4, #4]
    5eac:	6120      	str	r0, [r4, #16]
    5eae:	4298      	cmp	r0, r3
    5eb0:	d900      	bls.n	5eb4 <_printf_i+0x1ac>
    5eb2:	6123      	str	r3, [r4, #16]
    5eb4:	6920      	ldr	r0, [r4, #16]
    5eb6:	6060      	str	r0, [r4, #4]
    5eb8:	e004      	b.n	5ec4 <_printf_i+0x1bc>
    5eba:	1c25      	adds	r5, r4, #0
    5ebc:	3542      	adds	r5, #66	; 0x42
    5ebe:	702b      	strb	r3, [r5, #0]
    5ec0:	2301      	movs	r3, #1
    5ec2:	6123      	str	r3, [r4, #16]
    5ec4:	9e04      	ldr	r6, [sp, #16]
    5ec6:	2300      	movs	r3, #0
    5ec8:	7033      	strb	r3, [r6, #0]
    5eca:	9e07      	ldr	r6, [sp, #28]
    5ecc:	9805      	ldr	r0, [sp, #20]
    5ece:	9600      	str	r6, [sp, #0]
    5ed0:	1c21      	adds	r1, r4, #0
    5ed2:	aa09      	add	r2, sp, #36	; 0x24
    5ed4:	9b06      	ldr	r3, [sp, #24]
    5ed6:	f7ff fea3 	bl	5c20 <_printf_common>
    5eda:	3001      	adds	r0, #1
    5edc:	d102      	bne.n	5ee4 <_printf_i+0x1dc>
    5ede:	2001      	movs	r0, #1
    5ee0:	4240      	negs	r0, r0
    5ee2:	e021      	b.n	5f28 <_printf_i+0x220>
    5ee4:	1c2a      	adds	r2, r5, #0
    5ee6:	9805      	ldr	r0, [sp, #20]
    5ee8:	9906      	ldr	r1, [sp, #24]
    5eea:	6923      	ldr	r3, [r4, #16]
    5eec:	9d07      	ldr	r5, [sp, #28]
    5eee:	47a8      	blx	r5
    5ef0:	3001      	adds	r0, #1
    5ef2:	d0f4      	beq.n	5ede <_printf_i+0x1d6>
    5ef4:	6826      	ldr	r6, [r4, #0]
    5ef6:	07b6      	lsls	r6, r6, #30
    5ef8:	d405      	bmi.n	5f06 <_printf_i+0x1fe>
    5efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5efc:	68e0      	ldr	r0, [r4, #12]
    5efe:	4298      	cmp	r0, r3
    5f00:	da12      	bge.n	5f28 <_printf_i+0x220>
    5f02:	1c18      	adds	r0, r3, #0
    5f04:	e010      	b.n	5f28 <_printf_i+0x220>
    5f06:	2500      	movs	r5, #0
    5f08:	68e0      	ldr	r0, [r4, #12]
    5f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
    5f0c:	1a43      	subs	r3, r0, r1
    5f0e:	429d      	cmp	r5, r3
    5f10:	daf3      	bge.n	5efa <_printf_i+0x1f2>
    5f12:	1c22      	adds	r2, r4, #0
    5f14:	9805      	ldr	r0, [sp, #20]
    5f16:	9906      	ldr	r1, [sp, #24]
    5f18:	3219      	adds	r2, #25
    5f1a:	2301      	movs	r3, #1
    5f1c:	9e07      	ldr	r6, [sp, #28]
    5f1e:	47b0      	blx	r6
    5f20:	3001      	adds	r0, #1
    5f22:	d0dc      	beq.n	5ede <_printf_i+0x1d6>
    5f24:	3501      	adds	r5, #1
    5f26:	e7ef      	b.n	5f08 <_printf_i+0x200>
    5f28:	b00b      	add	sp, #44	; 0x2c
    5f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f2c:	0000c4c3 	.word	0x0000c4c3
    5f30:	0000c4d4 	.word	0x0000c4d4

00005f34 <__swbuf_r>:
    5f34:	b570      	push	{r4, r5, r6, lr}
    5f36:	1c05      	adds	r5, r0, #0
    5f38:	1c0e      	adds	r6, r1, #0
    5f3a:	1c14      	adds	r4, r2, #0
    5f3c:	2800      	cmp	r0, #0
    5f3e:	d004      	beq.n	5f4a <__swbuf_r+0x16>
    5f40:	6982      	ldr	r2, [r0, #24]
    5f42:	2a00      	cmp	r2, #0
    5f44:	d101      	bne.n	5f4a <__swbuf_r+0x16>
    5f46:	f001 f831 	bl	6fac <__sinit>
    5f4a:	4b23      	ldr	r3, [pc, #140]	; (5fd8 <__swbuf_r+0xa4>)
    5f4c:	429c      	cmp	r4, r3
    5f4e:	d101      	bne.n	5f54 <__swbuf_r+0x20>
    5f50:	686c      	ldr	r4, [r5, #4]
    5f52:	e008      	b.n	5f66 <__swbuf_r+0x32>
    5f54:	4b21      	ldr	r3, [pc, #132]	; (5fdc <__swbuf_r+0xa8>)
    5f56:	429c      	cmp	r4, r3
    5f58:	d101      	bne.n	5f5e <__swbuf_r+0x2a>
    5f5a:	68ac      	ldr	r4, [r5, #8]
    5f5c:	e003      	b.n	5f66 <__swbuf_r+0x32>
    5f5e:	4b20      	ldr	r3, [pc, #128]	; (5fe0 <__swbuf_r+0xac>)
    5f60:	429c      	cmp	r4, r3
    5f62:	d100      	bne.n	5f66 <__swbuf_r+0x32>
    5f64:	68ec      	ldr	r4, [r5, #12]
    5f66:	69a3      	ldr	r3, [r4, #24]
    5f68:	60a3      	str	r3, [r4, #8]
    5f6a:	89a3      	ldrh	r3, [r4, #12]
    5f6c:	071a      	lsls	r2, r3, #28
    5f6e:	d50a      	bpl.n	5f86 <__swbuf_r+0x52>
    5f70:	6923      	ldr	r3, [r4, #16]
    5f72:	2b00      	cmp	r3, #0
    5f74:	d007      	beq.n	5f86 <__swbuf_r+0x52>
    5f76:	6822      	ldr	r2, [r4, #0]
    5f78:	6923      	ldr	r3, [r4, #16]
    5f7a:	b2f6      	uxtb	r6, r6
    5f7c:	1ad0      	subs	r0, r2, r3
    5f7e:	6962      	ldr	r2, [r4, #20]
    5f80:	4290      	cmp	r0, r2
    5f82:	db0f      	blt.n	5fa4 <__swbuf_r+0x70>
    5f84:	e008      	b.n	5f98 <__swbuf_r+0x64>
    5f86:	1c28      	adds	r0, r5, #0
    5f88:	1c21      	adds	r1, r4, #0
    5f8a:	f000 f82b 	bl	5fe4 <__swsetup_r>
    5f8e:	2800      	cmp	r0, #0
    5f90:	d0f1      	beq.n	5f76 <__swbuf_r+0x42>
    5f92:	2001      	movs	r0, #1
    5f94:	4240      	negs	r0, r0
    5f96:	e01d      	b.n	5fd4 <__swbuf_r+0xa0>
    5f98:	1c28      	adds	r0, r5, #0
    5f9a:	1c21      	adds	r1, r4, #0
    5f9c:	f000 ff86 	bl	6eac <_fflush_r>
    5fa0:	2800      	cmp	r0, #0
    5fa2:	d1f6      	bne.n	5f92 <__swbuf_r+0x5e>
    5fa4:	68a3      	ldr	r3, [r4, #8]
    5fa6:	3001      	adds	r0, #1
    5fa8:	3b01      	subs	r3, #1
    5faa:	60a3      	str	r3, [r4, #8]
    5fac:	6823      	ldr	r3, [r4, #0]
    5fae:	1c5a      	adds	r2, r3, #1
    5fb0:	6022      	str	r2, [r4, #0]
    5fb2:	701e      	strb	r6, [r3, #0]
    5fb4:	6963      	ldr	r3, [r4, #20]
    5fb6:	4298      	cmp	r0, r3
    5fb8:	d005      	beq.n	5fc6 <__swbuf_r+0x92>
    5fba:	89a3      	ldrh	r3, [r4, #12]
    5fbc:	1c30      	adds	r0, r6, #0
    5fbe:	07da      	lsls	r2, r3, #31
    5fc0:	d508      	bpl.n	5fd4 <__swbuf_r+0xa0>
    5fc2:	2e0a      	cmp	r6, #10
    5fc4:	d106      	bne.n	5fd4 <__swbuf_r+0xa0>
    5fc6:	1c28      	adds	r0, r5, #0
    5fc8:	1c21      	adds	r1, r4, #0
    5fca:	f000 ff6f 	bl	6eac <_fflush_r>
    5fce:	2800      	cmp	r0, #0
    5fd0:	d1df      	bne.n	5f92 <__swbuf_r+0x5e>
    5fd2:	1c30      	adds	r0, r6, #0
    5fd4:	bd70      	pop	{r4, r5, r6, pc}
    5fd6:	46c0      	nop			; (mov r8, r8)
    5fd8:	0000c5f4 	.word	0x0000c5f4
    5fdc:	0000c614 	.word	0x0000c614
    5fe0:	0000c634 	.word	0x0000c634

00005fe4 <__swsetup_r>:
    5fe4:	4b34      	ldr	r3, [pc, #208]	; (60b8 <__swsetup_r+0xd4>)
    5fe6:	b570      	push	{r4, r5, r6, lr}
    5fe8:	681d      	ldr	r5, [r3, #0]
    5fea:	1c06      	adds	r6, r0, #0
    5fec:	1c0c      	adds	r4, r1, #0
    5fee:	2d00      	cmp	r5, #0
    5ff0:	d005      	beq.n	5ffe <__swsetup_r+0x1a>
    5ff2:	69a9      	ldr	r1, [r5, #24]
    5ff4:	2900      	cmp	r1, #0
    5ff6:	d102      	bne.n	5ffe <__swsetup_r+0x1a>
    5ff8:	1c28      	adds	r0, r5, #0
    5ffa:	f000 ffd7 	bl	6fac <__sinit>
    5ffe:	4b2f      	ldr	r3, [pc, #188]	; (60bc <__swsetup_r+0xd8>)
    6000:	429c      	cmp	r4, r3
    6002:	d101      	bne.n	6008 <__swsetup_r+0x24>
    6004:	686c      	ldr	r4, [r5, #4]
    6006:	e008      	b.n	601a <__swsetup_r+0x36>
    6008:	4b2d      	ldr	r3, [pc, #180]	; (60c0 <__swsetup_r+0xdc>)
    600a:	429c      	cmp	r4, r3
    600c:	d101      	bne.n	6012 <__swsetup_r+0x2e>
    600e:	68ac      	ldr	r4, [r5, #8]
    6010:	e003      	b.n	601a <__swsetup_r+0x36>
    6012:	4b2c      	ldr	r3, [pc, #176]	; (60c4 <__swsetup_r+0xe0>)
    6014:	429c      	cmp	r4, r3
    6016:	d100      	bne.n	601a <__swsetup_r+0x36>
    6018:	68ec      	ldr	r4, [r5, #12]
    601a:	89a2      	ldrh	r2, [r4, #12]
    601c:	b293      	uxth	r3, r2
    601e:	0719      	lsls	r1, r3, #28
    6020:	d421      	bmi.n	6066 <__swsetup_r+0x82>
    6022:	06d9      	lsls	r1, r3, #27
    6024:	d405      	bmi.n	6032 <__swsetup_r+0x4e>
    6026:	2309      	movs	r3, #9
    6028:	6033      	str	r3, [r6, #0]
    602a:	2340      	movs	r3, #64	; 0x40
    602c:	431a      	orrs	r2, r3
    602e:	81a2      	strh	r2, [r4, #12]
    6030:	e03f      	b.n	60b2 <__swsetup_r+0xce>
    6032:	075a      	lsls	r2, r3, #29
    6034:	d513      	bpl.n	605e <__swsetup_r+0x7a>
    6036:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6038:	2900      	cmp	r1, #0
    603a:	d008      	beq.n	604e <__swsetup_r+0x6a>
    603c:	1c23      	adds	r3, r4, #0
    603e:	3344      	adds	r3, #68	; 0x44
    6040:	4299      	cmp	r1, r3
    6042:	d002      	beq.n	604a <__swsetup_r+0x66>
    6044:	1c30      	adds	r0, r6, #0
    6046:	f001 ffab 	bl	7fa0 <_free_r>
    604a:	2300      	movs	r3, #0
    604c:	6363      	str	r3, [r4, #52]	; 0x34
    604e:	89a3      	ldrh	r3, [r4, #12]
    6050:	2224      	movs	r2, #36	; 0x24
    6052:	4393      	bics	r3, r2
    6054:	81a3      	strh	r3, [r4, #12]
    6056:	2300      	movs	r3, #0
    6058:	6063      	str	r3, [r4, #4]
    605a:	6923      	ldr	r3, [r4, #16]
    605c:	6023      	str	r3, [r4, #0]
    605e:	89a3      	ldrh	r3, [r4, #12]
    6060:	2208      	movs	r2, #8
    6062:	4313      	orrs	r3, r2
    6064:	81a3      	strh	r3, [r4, #12]
    6066:	6921      	ldr	r1, [r4, #16]
    6068:	2900      	cmp	r1, #0
    606a:	d10b      	bne.n	6084 <__swsetup_r+0xa0>
    606c:	89a3      	ldrh	r3, [r4, #12]
    606e:	22a0      	movs	r2, #160	; 0xa0
    6070:	0092      	lsls	r2, r2, #2
    6072:	401a      	ands	r2, r3
    6074:	2380      	movs	r3, #128	; 0x80
    6076:	009b      	lsls	r3, r3, #2
    6078:	429a      	cmp	r2, r3
    607a:	d003      	beq.n	6084 <__swsetup_r+0xa0>
    607c:	1c30      	adds	r0, r6, #0
    607e:	1c21      	adds	r1, r4, #0
    6080:	f001 fb1c 	bl	76bc <__smakebuf_r>
    6084:	89a3      	ldrh	r3, [r4, #12]
    6086:	2201      	movs	r2, #1
    6088:	401a      	ands	r2, r3
    608a:	d005      	beq.n	6098 <__swsetup_r+0xb4>
    608c:	6961      	ldr	r1, [r4, #20]
    608e:	2200      	movs	r2, #0
    6090:	60a2      	str	r2, [r4, #8]
    6092:	424a      	negs	r2, r1
    6094:	61a2      	str	r2, [r4, #24]
    6096:	e003      	b.n	60a0 <__swsetup_r+0xbc>
    6098:	0799      	lsls	r1, r3, #30
    609a:	d400      	bmi.n	609e <__swsetup_r+0xba>
    609c:	6962      	ldr	r2, [r4, #20]
    609e:	60a2      	str	r2, [r4, #8]
    60a0:	6922      	ldr	r2, [r4, #16]
    60a2:	2000      	movs	r0, #0
    60a4:	4282      	cmp	r2, r0
    60a6:	d106      	bne.n	60b6 <__swsetup_r+0xd2>
    60a8:	0619      	lsls	r1, r3, #24
    60aa:	d504      	bpl.n	60b6 <__swsetup_r+0xd2>
    60ac:	2240      	movs	r2, #64	; 0x40
    60ae:	4313      	orrs	r3, r2
    60b0:	81a3      	strh	r3, [r4, #12]
    60b2:	2001      	movs	r0, #1
    60b4:	4240      	negs	r0, r0
    60b6:	bd70      	pop	{r4, r5, r6, pc}
    60b8:	2000016c 	.word	0x2000016c
    60bc:	0000c5f4 	.word	0x0000c5f4
    60c0:	0000c614 	.word	0x0000c614
    60c4:	0000c634 	.word	0x0000c634

000060c8 <quorem>:
    60c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    60ca:	b089      	sub	sp, #36	; 0x24
    60cc:	9106      	str	r1, [sp, #24]
    60ce:	690b      	ldr	r3, [r1, #16]
    60d0:	6901      	ldr	r1, [r0, #16]
    60d2:	1c05      	adds	r5, r0, #0
    60d4:	2600      	movs	r6, #0
    60d6:	4299      	cmp	r1, r3
    60d8:	db7f      	blt.n	61da <quorem+0x112>
    60da:	9c06      	ldr	r4, [sp, #24]
    60dc:	1e5f      	subs	r7, r3, #1
    60de:	3414      	adds	r4, #20
    60e0:	9404      	str	r4, [sp, #16]
    60e2:	9904      	ldr	r1, [sp, #16]
    60e4:	00bc      	lsls	r4, r7, #2
    60e6:	1909      	adds	r1, r1, r4
    60e8:	1c02      	adds	r2, r0, #0
    60ea:	680b      	ldr	r3, [r1, #0]
    60ec:	3214      	adds	r2, #20
    60ee:	9105      	str	r1, [sp, #20]
    60f0:	1914      	adds	r4, r2, r4
    60f2:	1c19      	adds	r1, r3, #0
    60f4:	3101      	adds	r1, #1
    60f6:	6820      	ldr	r0, [r4, #0]
    60f8:	9203      	str	r2, [sp, #12]
    60fa:	f002 f8dd 	bl	82b8 <__aeabi_uidiv>
    60fe:	9002      	str	r0, [sp, #8]
    6100:	42b0      	cmp	r0, r6
    6102:	d038      	beq.n	6176 <quorem+0xae>
    6104:	9904      	ldr	r1, [sp, #16]
    6106:	9b03      	ldr	r3, [sp, #12]
    6108:	468c      	mov	ip, r1
    610a:	9601      	str	r6, [sp, #4]
    610c:	9607      	str	r6, [sp, #28]
    610e:	4662      	mov	r2, ip
    6110:	3204      	adds	r2, #4
    6112:	4694      	mov	ip, r2
    6114:	3a04      	subs	r2, #4
    6116:	ca40      	ldmia	r2!, {r6}
    6118:	9902      	ldr	r1, [sp, #8]
    611a:	b2b0      	uxth	r0, r6
    611c:	4348      	muls	r0, r1
    611e:	0c31      	lsrs	r1, r6, #16
    6120:	9e02      	ldr	r6, [sp, #8]
    6122:	9a01      	ldr	r2, [sp, #4]
    6124:	4371      	muls	r1, r6
    6126:	1810      	adds	r0, r2, r0
    6128:	0c02      	lsrs	r2, r0, #16
    612a:	1851      	adds	r1, r2, r1
    612c:	0c0a      	lsrs	r2, r1, #16
    612e:	9201      	str	r2, [sp, #4]
    6130:	681a      	ldr	r2, [r3, #0]
    6132:	b280      	uxth	r0, r0
    6134:	b296      	uxth	r6, r2
    6136:	9a07      	ldr	r2, [sp, #28]
    6138:	b289      	uxth	r1, r1
    613a:	18b6      	adds	r6, r6, r2
    613c:	1a30      	subs	r0, r6, r0
    613e:	681e      	ldr	r6, [r3, #0]
    6140:	0c32      	lsrs	r2, r6, #16
    6142:	1a52      	subs	r2, r2, r1
    6144:	1406      	asrs	r6, r0, #16
    6146:	1992      	adds	r2, r2, r6
    6148:	1411      	asrs	r1, r2, #16
    614a:	b280      	uxth	r0, r0
    614c:	0412      	lsls	r2, r2, #16
    614e:	9e05      	ldr	r6, [sp, #20]
    6150:	4310      	orrs	r0, r2
    6152:	9107      	str	r1, [sp, #28]
    6154:	c301      	stmia	r3!, {r0}
    6156:	4566      	cmp	r6, ip
    6158:	d2d9      	bcs.n	610e <quorem+0x46>
    615a:	6821      	ldr	r1, [r4, #0]
    615c:	2900      	cmp	r1, #0
    615e:	d10a      	bne.n	6176 <quorem+0xae>
    6160:	9e03      	ldr	r6, [sp, #12]
    6162:	3c04      	subs	r4, #4
    6164:	42b4      	cmp	r4, r6
    6166:	d801      	bhi.n	616c <quorem+0xa4>
    6168:	612f      	str	r7, [r5, #16]
    616a:	e004      	b.n	6176 <quorem+0xae>
    616c:	6821      	ldr	r1, [r4, #0]
    616e:	2900      	cmp	r1, #0
    6170:	d1fa      	bne.n	6168 <quorem+0xa0>
    6172:	3f01      	subs	r7, #1
    6174:	e7f4      	b.n	6160 <quorem+0x98>
    6176:	1c28      	adds	r0, r5, #0
    6178:	9906      	ldr	r1, [sp, #24]
    617a:	f001 fd59 	bl	7c30 <__mcmp>
    617e:	2800      	cmp	r0, #0
    6180:	db2a      	blt.n	61d8 <quorem+0x110>
    6182:	9c02      	ldr	r4, [sp, #8]
    6184:	9a03      	ldr	r2, [sp, #12]
    6186:	3401      	adds	r4, #1
    6188:	9b04      	ldr	r3, [sp, #16]
    618a:	9402      	str	r4, [sp, #8]
    618c:	2400      	movs	r4, #0
    618e:	6811      	ldr	r1, [r2, #0]
    6190:	cb40      	ldmia	r3!, {r6}
    6192:	b288      	uxth	r0, r1
    6194:	1900      	adds	r0, r0, r4
    6196:	6814      	ldr	r4, [r2, #0]
    6198:	b2b1      	uxth	r1, r6
    619a:	1a40      	subs	r0, r0, r1
    619c:	0c36      	lsrs	r6, r6, #16
    619e:	0c21      	lsrs	r1, r4, #16
    61a0:	1b89      	subs	r1, r1, r6
    61a2:	1404      	asrs	r4, r0, #16
    61a4:	1909      	adds	r1, r1, r4
    61a6:	140c      	asrs	r4, r1, #16
    61a8:	b280      	uxth	r0, r0
    61aa:	0409      	lsls	r1, r1, #16
    61ac:	9e05      	ldr	r6, [sp, #20]
    61ae:	4301      	orrs	r1, r0
    61b0:	c202      	stmia	r2!, {r1}
    61b2:	429e      	cmp	r6, r3
    61b4:	d2eb      	bcs.n	618e <quorem+0xc6>
    61b6:	9c03      	ldr	r4, [sp, #12]
    61b8:	00bb      	lsls	r3, r7, #2
    61ba:	18e3      	adds	r3, r4, r3
    61bc:	681e      	ldr	r6, [r3, #0]
    61be:	2e00      	cmp	r6, #0
    61c0:	d10a      	bne.n	61d8 <quorem+0x110>
    61c2:	9c03      	ldr	r4, [sp, #12]
    61c4:	3b04      	subs	r3, #4
    61c6:	42a3      	cmp	r3, r4
    61c8:	d801      	bhi.n	61ce <quorem+0x106>
    61ca:	612f      	str	r7, [r5, #16]
    61cc:	e004      	b.n	61d8 <quorem+0x110>
    61ce:	681e      	ldr	r6, [r3, #0]
    61d0:	2e00      	cmp	r6, #0
    61d2:	d1fa      	bne.n	61ca <quorem+0x102>
    61d4:	3f01      	subs	r7, #1
    61d6:	e7f4      	b.n	61c2 <quorem+0xfa>
    61d8:	9e02      	ldr	r6, [sp, #8]
    61da:	1c30      	adds	r0, r6, #0
    61dc:	b009      	add	sp, #36	; 0x24
    61de:	bdf0      	pop	{r4, r5, r6, r7, pc}

000061e0 <_dtoa_r>:
    61e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    61e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    61e4:	b09b      	sub	sp, #108	; 0x6c
    61e6:	9007      	str	r0, [sp, #28]
    61e8:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    61ea:	9204      	str	r2, [sp, #16]
    61ec:	9305      	str	r3, [sp, #20]
    61ee:	2c00      	cmp	r4, #0
    61f0:	d108      	bne.n	6204 <_dtoa_r+0x24>
    61f2:	2010      	movs	r0, #16
    61f4:	f001 fab2 	bl	775c <malloc>
    61f8:	9907      	ldr	r1, [sp, #28]
    61fa:	6248      	str	r0, [r1, #36]	; 0x24
    61fc:	6044      	str	r4, [r0, #4]
    61fe:	6084      	str	r4, [r0, #8]
    6200:	6004      	str	r4, [r0, #0]
    6202:	60c4      	str	r4, [r0, #12]
    6204:	9c07      	ldr	r4, [sp, #28]
    6206:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6208:	6819      	ldr	r1, [r3, #0]
    620a:	2900      	cmp	r1, #0
    620c:	d00a      	beq.n	6224 <_dtoa_r+0x44>
    620e:	685b      	ldr	r3, [r3, #4]
    6210:	2201      	movs	r2, #1
    6212:	409a      	lsls	r2, r3
    6214:	604b      	str	r3, [r1, #4]
    6216:	608a      	str	r2, [r1, #8]
    6218:	1c20      	adds	r0, r4, #0
    621a:	f001 faec 	bl	77f6 <_Bfree>
    621e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6220:	2200      	movs	r2, #0
    6222:	601a      	str	r2, [r3, #0]
    6224:	9805      	ldr	r0, [sp, #20]
    6226:	2800      	cmp	r0, #0
    6228:	da05      	bge.n	6236 <_dtoa_r+0x56>
    622a:	2301      	movs	r3, #1
    622c:	602b      	str	r3, [r5, #0]
    622e:	0043      	lsls	r3, r0, #1
    6230:	085b      	lsrs	r3, r3, #1
    6232:	9305      	str	r3, [sp, #20]
    6234:	e001      	b.n	623a <_dtoa_r+0x5a>
    6236:	2300      	movs	r3, #0
    6238:	602b      	str	r3, [r5, #0]
    623a:	9e05      	ldr	r6, [sp, #20]
    623c:	4bbe      	ldr	r3, [pc, #760]	; (6538 <_dtoa_r+0x358>)
    623e:	1c32      	adds	r2, r6, #0
    6240:	401a      	ands	r2, r3
    6242:	429a      	cmp	r2, r3
    6244:	d118      	bne.n	6278 <_dtoa_r+0x98>
    6246:	4bbd      	ldr	r3, [pc, #756]	; (653c <_dtoa_r+0x35c>)
    6248:	9c22      	ldr	r4, [sp, #136]	; 0x88
    624a:	9d04      	ldr	r5, [sp, #16]
    624c:	6023      	str	r3, [r4, #0]
    624e:	2d00      	cmp	r5, #0
    6250:	d101      	bne.n	6256 <_dtoa_r+0x76>
    6252:	0336      	lsls	r6, r6, #12
    6254:	d001      	beq.n	625a <_dtoa_r+0x7a>
    6256:	48ba      	ldr	r0, [pc, #744]	; (6540 <_dtoa_r+0x360>)
    6258:	e000      	b.n	625c <_dtoa_r+0x7c>
    625a:	48ba      	ldr	r0, [pc, #744]	; (6544 <_dtoa_r+0x364>)
    625c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    625e:	2c00      	cmp	r4, #0
    6260:	d101      	bne.n	6266 <_dtoa_r+0x86>
    6262:	f000 fd93 	bl	6d8c <_dtoa_r+0xbac>
    6266:	78c2      	ldrb	r2, [r0, #3]
    6268:	1cc3      	adds	r3, r0, #3
    626a:	2a00      	cmp	r2, #0
    626c:	d000      	beq.n	6270 <_dtoa_r+0x90>
    626e:	3305      	adds	r3, #5
    6270:	9d24      	ldr	r5, [sp, #144]	; 0x90
    6272:	602b      	str	r3, [r5, #0]
    6274:	f000 fd8a 	bl	6d8c <_dtoa_r+0xbac>
    6278:	9c04      	ldr	r4, [sp, #16]
    627a:	9d05      	ldr	r5, [sp, #20]
    627c:	4ba5      	ldr	r3, [pc, #660]	; (6514 <_dtoa_r+0x334>)
    627e:	4aa4      	ldr	r2, [pc, #656]	; (6510 <_dtoa_r+0x330>)
    6280:	1c20      	adds	r0, r4, #0
    6282:	1c29      	adds	r1, r5, #0
    6284:	f002 f8d8 	bl	8438 <__aeabi_dcmpeq>
    6288:	1e07      	subs	r7, r0, #0
    628a:	d00c      	beq.n	62a6 <_dtoa_r+0xc6>
    628c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    628e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    6290:	2301      	movs	r3, #1
    6292:	6023      	str	r3, [r4, #0]
    6294:	2d00      	cmp	r5, #0
    6296:	d101      	bne.n	629c <_dtoa_r+0xbc>
    6298:	f000 fd75 	bl	6d86 <_dtoa_r+0xba6>
    629c:	48aa      	ldr	r0, [pc, #680]	; (6548 <_dtoa_r+0x368>)
    629e:	6028      	str	r0, [r5, #0]
    62a0:	3801      	subs	r0, #1
    62a2:	f000 fd73 	bl	6d8c <_dtoa_r+0xbac>
    62a6:	ab19      	add	r3, sp, #100	; 0x64
    62a8:	9300      	str	r3, [sp, #0]
    62aa:	ab18      	add	r3, sp, #96	; 0x60
    62ac:	9301      	str	r3, [sp, #4]
    62ae:	9807      	ldr	r0, [sp, #28]
    62b0:	1c2b      	adds	r3, r5, #0
    62b2:	1c22      	adds	r2, r4, #0
    62b4:	f001 fdb2 	bl	7e1c <__d2b>
    62b8:	0073      	lsls	r3, r6, #1
    62ba:	900a      	str	r0, [sp, #40]	; 0x28
    62bc:	0d5b      	lsrs	r3, r3, #21
    62be:	d009      	beq.n	62d4 <_dtoa_r+0xf4>
    62c0:	1c20      	adds	r0, r4, #0
    62c2:	4ca2      	ldr	r4, [pc, #648]	; (654c <_dtoa_r+0x36c>)
    62c4:	032a      	lsls	r2, r5, #12
    62c6:	0b12      	lsrs	r2, r2, #12
    62c8:	1c21      	adds	r1, r4, #0
    62ca:	4311      	orrs	r1, r2
    62cc:	4aa0      	ldr	r2, [pc, #640]	; (6550 <_dtoa_r+0x370>)
    62ce:	9716      	str	r7, [sp, #88]	; 0x58
    62d0:	189e      	adds	r6, r3, r2
    62d2:	e01b      	b.n	630c <_dtoa_r+0x12c>
    62d4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    62d6:	9c19      	ldr	r4, [sp, #100]	; 0x64
    62d8:	191d      	adds	r5, r3, r4
    62da:	4b9e      	ldr	r3, [pc, #632]	; (6554 <_dtoa_r+0x374>)
    62dc:	429d      	cmp	r5, r3
    62de:	db09      	blt.n	62f4 <_dtoa_r+0x114>
    62e0:	499d      	ldr	r1, [pc, #628]	; (6558 <_dtoa_r+0x378>)
    62e2:	9a04      	ldr	r2, [sp, #16]
    62e4:	4b9d      	ldr	r3, [pc, #628]	; (655c <_dtoa_r+0x37c>)
    62e6:	1868      	adds	r0, r5, r1
    62e8:	40c2      	lsrs	r2, r0
    62ea:	1b5b      	subs	r3, r3, r5
    62ec:	1c10      	adds	r0, r2, #0
    62ee:	409e      	lsls	r6, r3
    62f0:	4330      	orrs	r0, r6
    62f2:	e004      	b.n	62fe <_dtoa_r+0x11e>
    62f4:	489a      	ldr	r0, [pc, #616]	; (6560 <_dtoa_r+0x380>)
    62f6:	9b04      	ldr	r3, [sp, #16]
    62f8:	1b40      	subs	r0, r0, r5
    62fa:	4083      	lsls	r3, r0
    62fc:	1c18      	adds	r0, r3, #0
    62fe:	f004 f9d1 	bl	a6a4 <__aeabi_ui2d>
    6302:	4c98      	ldr	r4, [pc, #608]	; (6564 <_dtoa_r+0x384>)
    6304:	1e6e      	subs	r6, r5, #1
    6306:	2501      	movs	r5, #1
    6308:	1909      	adds	r1, r1, r4
    630a:	9516      	str	r5, [sp, #88]	; 0x58
    630c:	4a82      	ldr	r2, [pc, #520]	; (6518 <_dtoa_r+0x338>)
    630e:	4b83      	ldr	r3, [pc, #524]	; (651c <_dtoa_r+0x33c>)
    6310:	f003 fe22 	bl	9f58 <__aeabi_dsub>
    6314:	4a82      	ldr	r2, [pc, #520]	; (6520 <_dtoa_r+0x340>)
    6316:	4b83      	ldr	r3, [pc, #524]	; (6524 <_dtoa_r+0x344>)
    6318:	f003 fb8e 	bl	9a38 <__aeabi_dmul>
    631c:	4a82      	ldr	r2, [pc, #520]	; (6528 <_dtoa_r+0x348>)
    631e:	4b83      	ldr	r3, [pc, #524]	; (652c <_dtoa_r+0x34c>)
    6320:	f002 fbfe 	bl	8b20 <__aeabi_dadd>
    6324:	1c04      	adds	r4, r0, #0
    6326:	1c30      	adds	r0, r6, #0
    6328:	1c0d      	adds	r5, r1, #0
    632a:	f004 f97d 	bl	a628 <__aeabi_i2d>
    632e:	4a80      	ldr	r2, [pc, #512]	; (6530 <_dtoa_r+0x350>)
    6330:	4b80      	ldr	r3, [pc, #512]	; (6534 <_dtoa_r+0x354>)
    6332:	f003 fb81 	bl	9a38 <__aeabi_dmul>
    6336:	1c02      	adds	r2, r0, #0
    6338:	1c0b      	adds	r3, r1, #0
    633a:	1c20      	adds	r0, r4, #0
    633c:	1c29      	adds	r1, r5, #0
    633e:	f002 fbef 	bl	8b20 <__aeabi_dadd>
    6342:	1c04      	adds	r4, r0, #0
    6344:	1c0d      	adds	r5, r1, #0
    6346:	f004 f93b 	bl	a5c0 <__aeabi_d2iz>
    634a:	4b72      	ldr	r3, [pc, #456]	; (6514 <_dtoa_r+0x334>)
    634c:	4a70      	ldr	r2, [pc, #448]	; (6510 <_dtoa_r+0x330>)
    634e:	9006      	str	r0, [sp, #24]
    6350:	1c29      	adds	r1, r5, #0
    6352:	1c20      	adds	r0, r4, #0
    6354:	f002 f876 	bl	8444 <__aeabi_dcmplt>
    6358:	2800      	cmp	r0, #0
    635a:	d00d      	beq.n	6378 <_dtoa_r+0x198>
    635c:	9806      	ldr	r0, [sp, #24]
    635e:	f004 f963 	bl	a628 <__aeabi_i2d>
    6362:	1c0b      	adds	r3, r1, #0
    6364:	1c02      	adds	r2, r0, #0
    6366:	1c29      	adds	r1, r5, #0
    6368:	1c20      	adds	r0, r4, #0
    636a:	f002 f865 	bl	8438 <__aeabi_dcmpeq>
    636e:	9c06      	ldr	r4, [sp, #24]
    6370:	4243      	negs	r3, r0
    6372:	4143      	adcs	r3, r0
    6374:	1ae4      	subs	r4, r4, r3
    6376:	9406      	str	r4, [sp, #24]
    6378:	9c06      	ldr	r4, [sp, #24]
    637a:	2501      	movs	r5, #1
    637c:	9513      	str	r5, [sp, #76]	; 0x4c
    637e:	2c16      	cmp	r4, #22
    6380:	d810      	bhi.n	63a4 <_dtoa_r+0x1c4>
    6382:	4a79      	ldr	r2, [pc, #484]	; (6568 <_dtoa_r+0x388>)
    6384:	00e3      	lsls	r3, r4, #3
    6386:	18d3      	adds	r3, r2, r3
    6388:	6818      	ldr	r0, [r3, #0]
    638a:	6859      	ldr	r1, [r3, #4]
    638c:	9a04      	ldr	r2, [sp, #16]
    638e:	9b05      	ldr	r3, [sp, #20]
    6390:	f002 f86c 	bl	846c <__aeabi_dcmpgt>
    6394:	2800      	cmp	r0, #0
    6396:	d004      	beq.n	63a2 <_dtoa_r+0x1c2>
    6398:	3c01      	subs	r4, #1
    639a:	2500      	movs	r5, #0
    639c:	9406      	str	r4, [sp, #24]
    639e:	9513      	str	r5, [sp, #76]	; 0x4c
    63a0:	e000      	b.n	63a4 <_dtoa_r+0x1c4>
    63a2:	9013      	str	r0, [sp, #76]	; 0x4c
    63a4:	9818      	ldr	r0, [sp, #96]	; 0x60
    63a6:	2400      	movs	r4, #0
    63a8:	1b86      	subs	r6, r0, r6
    63aa:	1c35      	adds	r5, r6, #0
    63ac:	9402      	str	r4, [sp, #8]
    63ae:	3d01      	subs	r5, #1
    63b0:	9509      	str	r5, [sp, #36]	; 0x24
    63b2:	d504      	bpl.n	63be <_dtoa_r+0x1de>
    63b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    63b6:	2500      	movs	r5, #0
    63b8:	4264      	negs	r4, r4
    63ba:	9402      	str	r4, [sp, #8]
    63bc:	9509      	str	r5, [sp, #36]	; 0x24
    63be:	9c06      	ldr	r4, [sp, #24]
    63c0:	2c00      	cmp	r4, #0
    63c2:	db06      	blt.n	63d2 <_dtoa_r+0x1f2>
    63c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    63c6:	9412      	str	r4, [sp, #72]	; 0x48
    63c8:	192d      	adds	r5, r5, r4
    63ca:	2400      	movs	r4, #0
    63cc:	9509      	str	r5, [sp, #36]	; 0x24
    63ce:	940d      	str	r4, [sp, #52]	; 0x34
    63d0:	e007      	b.n	63e2 <_dtoa_r+0x202>
    63d2:	9c06      	ldr	r4, [sp, #24]
    63d4:	9d02      	ldr	r5, [sp, #8]
    63d6:	1b2d      	subs	r5, r5, r4
    63d8:	9502      	str	r5, [sp, #8]
    63da:	4265      	negs	r5, r4
    63dc:	2400      	movs	r4, #0
    63de:	950d      	str	r5, [sp, #52]	; 0x34
    63e0:	9412      	str	r4, [sp, #72]	; 0x48
    63e2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    63e4:	2401      	movs	r4, #1
    63e6:	2d09      	cmp	r5, #9
    63e8:	d824      	bhi.n	6434 <_dtoa_r+0x254>
    63ea:	2d05      	cmp	r5, #5
    63ec:	dd02      	ble.n	63f4 <_dtoa_r+0x214>
    63ee:	3d04      	subs	r5, #4
    63f0:	9520      	str	r5, [sp, #128]	; 0x80
    63f2:	2400      	movs	r4, #0
    63f4:	9820      	ldr	r0, [sp, #128]	; 0x80
    63f6:	3802      	subs	r0, #2
    63f8:	2803      	cmp	r0, #3
    63fa:	d823      	bhi.n	6444 <_dtoa_r+0x264>
    63fc:	f001 ff52 	bl	82a4 <__gnu_thumb1_case_uqi>
    6400:	04020e06 	.word	0x04020e06
    6404:	2501      	movs	r5, #1
    6406:	e002      	b.n	640e <_dtoa_r+0x22e>
    6408:	2501      	movs	r5, #1
    640a:	e008      	b.n	641e <_dtoa_r+0x23e>
    640c:	2500      	movs	r5, #0
    640e:	9510      	str	r5, [sp, #64]	; 0x40
    6410:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6412:	2d00      	cmp	r5, #0
    6414:	dd1f      	ble.n	6456 <_dtoa_r+0x276>
    6416:	950c      	str	r5, [sp, #48]	; 0x30
    6418:	9508      	str	r5, [sp, #32]
    641a:	e009      	b.n	6430 <_dtoa_r+0x250>
    641c:	2500      	movs	r5, #0
    641e:	9510      	str	r5, [sp, #64]	; 0x40
    6420:	9806      	ldr	r0, [sp, #24]
    6422:	9d21      	ldr	r5, [sp, #132]	; 0x84
    6424:	182d      	adds	r5, r5, r0
    6426:	950c      	str	r5, [sp, #48]	; 0x30
    6428:	3501      	adds	r5, #1
    642a:	9508      	str	r5, [sp, #32]
    642c:	2d00      	cmp	r5, #0
    642e:	dd18      	ble.n	6462 <_dtoa_r+0x282>
    6430:	1c2b      	adds	r3, r5, #0
    6432:	e017      	b.n	6464 <_dtoa_r+0x284>
    6434:	4263      	negs	r3, r4
    6436:	2500      	movs	r5, #0
    6438:	930c      	str	r3, [sp, #48]	; 0x30
    643a:	9308      	str	r3, [sp, #32]
    643c:	9520      	str	r5, [sp, #128]	; 0x80
    643e:	9410      	str	r4, [sp, #64]	; 0x40
    6440:	2312      	movs	r3, #18
    6442:	e006      	b.n	6452 <_dtoa_r+0x272>
    6444:	2501      	movs	r5, #1
    6446:	426b      	negs	r3, r5
    6448:	9510      	str	r5, [sp, #64]	; 0x40
    644a:	930c      	str	r3, [sp, #48]	; 0x30
    644c:	9308      	str	r3, [sp, #32]
    644e:	2500      	movs	r5, #0
    6450:	2312      	movs	r3, #18
    6452:	9521      	str	r5, [sp, #132]	; 0x84
    6454:	e006      	b.n	6464 <_dtoa_r+0x284>
    6456:	2501      	movs	r5, #1
    6458:	950c      	str	r5, [sp, #48]	; 0x30
    645a:	9508      	str	r5, [sp, #32]
    645c:	1c2b      	adds	r3, r5, #0
    645e:	9521      	str	r5, [sp, #132]	; 0x84
    6460:	e000      	b.n	6464 <_dtoa_r+0x284>
    6462:	2301      	movs	r3, #1
    6464:	9807      	ldr	r0, [sp, #28]
    6466:	2200      	movs	r2, #0
    6468:	6a45      	ldr	r5, [r0, #36]	; 0x24
    646a:	606a      	str	r2, [r5, #4]
    646c:	2204      	movs	r2, #4
    646e:	1c10      	adds	r0, r2, #0
    6470:	3014      	adds	r0, #20
    6472:	6869      	ldr	r1, [r5, #4]
    6474:	4298      	cmp	r0, r3
    6476:	d803      	bhi.n	6480 <_dtoa_r+0x2a0>
    6478:	3101      	adds	r1, #1
    647a:	6069      	str	r1, [r5, #4]
    647c:	0052      	lsls	r2, r2, #1
    647e:	e7f6      	b.n	646e <_dtoa_r+0x28e>
    6480:	9807      	ldr	r0, [sp, #28]
    6482:	f001 f980 	bl	7786 <_Balloc>
    6486:	6028      	str	r0, [r5, #0]
    6488:	9d07      	ldr	r5, [sp, #28]
    648a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    648c:	9d08      	ldr	r5, [sp, #32]
    648e:	681b      	ldr	r3, [r3, #0]
    6490:	930b      	str	r3, [sp, #44]	; 0x2c
    6492:	2d0e      	cmp	r5, #14
    6494:	d900      	bls.n	6498 <_dtoa_r+0x2b8>
    6496:	e187      	b.n	67a8 <_dtoa_r+0x5c8>
    6498:	2c00      	cmp	r4, #0
    649a:	d100      	bne.n	649e <_dtoa_r+0x2be>
    649c:	e184      	b.n	67a8 <_dtoa_r+0x5c8>
    649e:	9c04      	ldr	r4, [sp, #16]
    64a0:	9d05      	ldr	r5, [sp, #20]
    64a2:	9414      	str	r4, [sp, #80]	; 0x50
    64a4:	9515      	str	r5, [sp, #84]	; 0x54
    64a6:	9d06      	ldr	r5, [sp, #24]
    64a8:	2d00      	cmp	r5, #0
    64aa:	dd61      	ble.n	6570 <_dtoa_r+0x390>
    64ac:	1c2a      	adds	r2, r5, #0
    64ae:	230f      	movs	r3, #15
    64b0:	401a      	ands	r2, r3
    64b2:	492d      	ldr	r1, [pc, #180]	; (6568 <_dtoa_r+0x388>)
    64b4:	00d2      	lsls	r2, r2, #3
    64b6:	188a      	adds	r2, r1, r2
    64b8:	6814      	ldr	r4, [r2, #0]
    64ba:	6855      	ldr	r5, [r2, #4]
    64bc:	940e      	str	r4, [sp, #56]	; 0x38
    64be:	950f      	str	r5, [sp, #60]	; 0x3c
    64c0:	9d06      	ldr	r5, [sp, #24]
    64c2:	4c2a      	ldr	r4, [pc, #168]	; (656c <_dtoa_r+0x38c>)
    64c4:	112f      	asrs	r7, r5, #4
    64c6:	2502      	movs	r5, #2
    64c8:	06f8      	lsls	r0, r7, #27
    64ca:	d517      	bpl.n	64fc <_dtoa_r+0x31c>
    64cc:	401f      	ands	r7, r3
    64ce:	9814      	ldr	r0, [sp, #80]	; 0x50
    64d0:	9915      	ldr	r1, [sp, #84]	; 0x54
    64d2:	6a22      	ldr	r2, [r4, #32]
    64d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    64d6:	f002 fe45 	bl	9164 <__aeabi_ddiv>
    64da:	2503      	movs	r5, #3
    64dc:	9004      	str	r0, [sp, #16]
    64de:	9105      	str	r1, [sp, #20]
    64e0:	e00c      	b.n	64fc <_dtoa_r+0x31c>
    64e2:	07f9      	lsls	r1, r7, #31
    64e4:	d508      	bpl.n	64f8 <_dtoa_r+0x318>
    64e6:	980e      	ldr	r0, [sp, #56]	; 0x38
    64e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    64ea:	6822      	ldr	r2, [r4, #0]
    64ec:	6863      	ldr	r3, [r4, #4]
    64ee:	f003 faa3 	bl	9a38 <__aeabi_dmul>
    64f2:	900e      	str	r0, [sp, #56]	; 0x38
    64f4:	910f      	str	r1, [sp, #60]	; 0x3c
    64f6:	3501      	adds	r5, #1
    64f8:	107f      	asrs	r7, r7, #1
    64fa:	3408      	adds	r4, #8
    64fc:	2f00      	cmp	r7, #0
    64fe:	d1f0      	bne.n	64e2 <_dtoa_r+0x302>
    6500:	9804      	ldr	r0, [sp, #16]
    6502:	9905      	ldr	r1, [sp, #20]
    6504:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6506:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6508:	f002 fe2c 	bl	9164 <__aeabi_ddiv>
    650c:	e04e      	b.n	65ac <_dtoa_r+0x3cc>
    650e:	46c0      	nop			; (mov r8, r8)
	...
    651c:	3ff80000 	.word	0x3ff80000
    6520:	636f4361 	.word	0x636f4361
    6524:	3fd287a7 	.word	0x3fd287a7
    6528:	8b60c8b3 	.word	0x8b60c8b3
    652c:	3fc68a28 	.word	0x3fc68a28
    6530:	509f79fb 	.word	0x509f79fb
    6534:	3fd34413 	.word	0x3fd34413
    6538:	7ff00000 	.word	0x7ff00000
    653c:	0000270f 	.word	0x0000270f
    6540:	0000c5ef 	.word	0x0000c5ef
    6544:	0000c5e6 	.word	0x0000c5e6
    6548:	0000c4c2 	.word	0x0000c4c2
    654c:	3ff00000 	.word	0x3ff00000
    6550:	fffffc01 	.word	0xfffffc01
    6554:	fffffbef 	.word	0xfffffbef
    6558:	00000412 	.word	0x00000412
    655c:	fffffc0e 	.word	0xfffffc0e
    6560:	fffffbee 	.word	0xfffffbee
    6564:	fe100000 	.word	0xfe100000
    6568:	0000c660 	.word	0x0000c660
    656c:	0000c728 	.word	0x0000c728
    6570:	9c06      	ldr	r4, [sp, #24]
    6572:	2502      	movs	r5, #2
    6574:	4267      	negs	r7, r4
    6576:	2f00      	cmp	r7, #0
    6578:	d01a      	beq.n	65b0 <_dtoa_r+0x3d0>
    657a:	230f      	movs	r3, #15
    657c:	403b      	ands	r3, r7
    657e:	4acc      	ldr	r2, [pc, #816]	; (68b0 <_dtoa_r+0x6d0>)
    6580:	00db      	lsls	r3, r3, #3
    6582:	18d3      	adds	r3, r2, r3
    6584:	9814      	ldr	r0, [sp, #80]	; 0x50
    6586:	9915      	ldr	r1, [sp, #84]	; 0x54
    6588:	681a      	ldr	r2, [r3, #0]
    658a:	685b      	ldr	r3, [r3, #4]
    658c:	f003 fa54 	bl	9a38 <__aeabi_dmul>
    6590:	4ec8      	ldr	r6, [pc, #800]	; (68b4 <_dtoa_r+0x6d4>)
    6592:	113f      	asrs	r7, r7, #4
    6594:	2f00      	cmp	r7, #0
    6596:	d009      	beq.n	65ac <_dtoa_r+0x3cc>
    6598:	07fa      	lsls	r2, r7, #31
    659a:	d504      	bpl.n	65a6 <_dtoa_r+0x3c6>
    659c:	6832      	ldr	r2, [r6, #0]
    659e:	6873      	ldr	r3, [r6, #4]
    65a0:	3501      	adds	r5, #1
    65a2:	f003 fa49 	bl	9a38 <__aeabi_dmul>
    65a6:	107f      	asrs	r7, r7, #1
    65a8:	3608      	adds	r6, #8
    65aa:	e7f3      	b.n	6594 <_dtoa_r+0x3b4>
    65ac:	9004      	str	r0, [sp, #16]
    65ae:	9105      	str	r1, [sp, #20]
    65b0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    65b2:	2c00      	cmp	r4, #0
    65b4:	d01e      	beq.n	65f4 <_dtoa_r+0x414>
    65b6:	9e04      	ldr	r6, [sp, #16]
    65b8:	9f05      	ldr	r7, [sp, #20]
    65ba:	4bb4      	ldr	r3, [pc, #720]	; (688c <_dtoa_r+0x6ac>)
    65bc:	4ab2      	ldr	r2, [pc, #712]	; (6888 <_dtoa_r+0x6a8>)
    65be:	1c30      	adds	r0, r6, #0
    65c0:	1c39      	adds	r1, r7, #0
    65c2:	f001 ff3f 	bl	8444 <__aeabi_dcmplt>
    65c6:	2800      	cmp	r0, #0
    65c8:	d014      	beq.n	65f4 <_dtoa_r+0x414>
    65ca:	9c08      	ldr	r4, [sp, #32]
    65cc:	2c00      	cmp	r4, #0
    65ce:	d011      	beq.n	65f4 <_dtoa_r+0x414>
    65d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    65d2:	2c00      	cmp	r4, #0
    65d4:	dc00      	bgt.n	65d8 <_dtoa_r+0x3f8>
    65d6:	e0e3      	b.n	67a0 <_dtoa_r+0x5c0>
    65d8:	9c06      	ldr	r4, [sp, #24]
    65da:	1c30      	adds	r0, r6, #0
    65dc:	3c01      	subs	r4, #1
    65de:	1c39      	adds	r1, r7, #0
    65e0:	4aab      	ldr	r2, [pc, #684]	; (6890 <_dtoa_r+0x6b0>)
    65e2:	4bac      	ldr	r3, [pc, #688]	; (6894 <_dtoa_r+0x6b4>)
    65e4:	9411      	str	r4, [sp, #68]	; 0x44
    65e6:	f003 fa27 	bl	9a38 <__aeabi_dmul>
    65ea:	3501      	adds	r5, #1
    65ec:	9004      	str	r0, [sp, #16]
    65ee:	9105      	str	r1, [sp, #20]
    65f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    65f2:	e002      	b.n	65fa <_dtoa_r+0x41a>
    65f4:	9c06      	ldr	r4, [sp, #24]
    65f6:	9411      	str	r4, [sp, #68]	; 0x44
    65f8:	9c08      	ldr	r4, [sp, #32]
    65fa:	1c28      	adds	r0, r5, #0
    65fc:	9e04      	ldr	r6, [sp, #16]
    65fe:	9f05      	ldr	r7, [sp, #20]
    6600:	940e      	str	r4, [sp, #56]	; 0x38
    6602:	f004 f811 	bl	a628 <__aeabi_i2d>
    6606:	1c32      	adds	r2, r6, #0
    6608:	1c3b      	adds	r3, r7, #0
    660a:	f003 fa15 	bl	9a38 <__aeabi_dmul>
    660e:	4aa2      	ldr	r2, [pc, #648]	; (6898 <_dtoa_r+0x6b8>)
    6610:	4ba2      	ldr	r3, [pc, #648]	; (689c <_dtoa_r+0x6bc>)
    6612:	f002 fa85 	bl	8b20 <__aeabi_dadd>
    6616:	1c04      	adds	r4, r0, #0
    6618:	48a7      	ldr	r0, [pc, #668]	; (68b8 <_dtoa_r+0x6d8>)
    661a:	1808      	adds	r0, r1, r0
    661c:	990e      	ldr	r1, [sp, #56]	; 0x38
    661e:	9004      	str	r0, [sp, #16]
    6620:	1c05      	adds	r5, r0, #0
    6622:	2900      	cmp	r1, #0
    6624:	d11b      	bne.n	665e <_dtoa_r+0x47e>
    6626:	4a9e      	ldr	r2, [pc, #632]	; (68a0 <_dtoa_r+0x6c0>)
    6628:	4b9e      	ldr	r3, [pc, #632]	; (68a4 <_dtoa_r+0x6c4>)
    662a:	1c30      	adds	r0, r6, #0
    662c:	1c39      	adds	r1, r7, #0
    662e:	f003 fc93 	bl	9f58 <__aeabi_dsub>
    6632:	1c22      	adds	r2, r4, #0
    6634:	9b04      	ldr	r3, [sp, #16]
    6636:	1c06      	adds	r6, r0, #0
    6638:	1c0f      	adds	r7, r1, #0
    663a:	f001 ff17 	bl	846c <__aeabi_dcmpgt>
    663e:	2800      	cmp	r0, #0
    6640:	d000      	beq.n	6644 <_dtoa_r+0x464>
    6642:	e25c      	b.n	6afe <_dtoa_r+0x91e>
    6644:	1c22      	adds	r2, r4, #0
    6646:	2580      	movs	r5, #128	; 0x80
    6648:	9c04      	ldr	r4, [sp, #16]
    664a:	062d      	lsls	r5, r5, #24
    664c:	1c30      	adds	r0, r6, #0
    664e:	1c39      	adds	r1, r7, #0
    6650:	1963      	adds	r3, r4, r5
    6652:	f001 fef7 	bl	8444 <__aeabi_dcmplt>
    6656:	2800      	cmp	r0, #0
    6658:	d000      	beq.n	665c <_dtoa_r+0x47c>
    665a:	e247      	b.n	6aec <_dtoa_r+0x90c>
    665c:	e0a0      	b.n	67a0 <_dtoa_r+0x5c0>
    665e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6660:	4b93      	ldr	r3, [pc, #588]	; (68b0 <_dtoa_r+0x6d0>)
    6662:	3a01      	subs	r2, #1
    6664:	9810      	ldr	r0, [sp, #64]	; 0x40
    6666:	00d2      	lsls	r2, r2, #3
    6668:	189b      	adds	r3, r3, r2
    666a:	2800      	cmp	r0, #0
    666c:	d049      	beq.n	6702 <_dtoa_r+0x522>
    666e:	681a      	ldr	r2, [r3, #0]
    6670:	685b      	ldr	r3, [r3, #4]
    6672:	488d      	ldr	r0, [pc, #564]	; (68a8 <_dtoa_r+0x6c8>)
    6674:	498d      	ldr	r1, [pc, #564]	; (68ac <_dtoa_r+0x6cc>)
    6676:	f002 fd75 	bl	9164 <__aeabi_ddiv>
    667a:	1c2b      	adds	r3, r5, #0
    667c:	1c22      	adds	r2, r4, #0
    667e:	f003 fc6b 	bl	9f58 <__aeabi_dsub>
    6682:	9004      	str	r0, [sp, #16]
    6684:	9105      	str	r1, [sp, #20]
    6686:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6688:	1c39      	adds	r1, r7, #0
    668a:	1c30      	adds	r0, r6, #0
    668c:	f003 ff98 	bl	a5c0 <__aeabi_d2iz>
    6690:	1c04      	adds	r4, r0, #0
    6692:	f003 ffc9 	bl	a628 <__aeabi_i2d>
    6696:	1c02      	adds	r2, r0, #0
    6698:	1c0b      	adds	r3, r1, #0
    669a:	1c30      	adds	r0, r6, #0
    669c:	1c39      	adds	r1, r7, #0
    669e:	f003 fc5b 	bl	9f58 <__aeabi_dsub>
    66a2:	3501      	adds	r5, #1
    66a4:	1e6b      	subs	r3, r5, #1
    66a6:	3430      	adds	r4, #48	; 0x30
    66a8:	701c      	strb	r4, [r3, #0]
    66aa:	9a04      	ldr	r2, [sp, #16]
    66ac:	9b05      	ldr	r3, [sp, #20]
    66ae:	1c06      	adds	r6, r0, #0
    66b0:	1c0f      	adds	r7, r1, #0
    66b2:	f001 fec7 	bl	8444 <__aeabi_dcmplt>
    66b6:	2800      	cmp	r0, #0
    66b8:	d000      	beq.n	66bc <_dtoa_r+0x4dc>
    66ba:	e353      	b.n	6d64 <_dtoa_r+0xb84>
    66bc:	1c32      	adds	r2, r6, #0
    66be:	1c3b      	adds	r3, r7, #0
    66c0:	4972      	ldr	r1, [pc, #456]	; (688c <_dtoa_r+0x6ac>)
    66c2:	4871      	ldr	r0, [pc, #452]	; (6888 <_dtoa_r+0x6a8>)
    66c4:	f003 fc48 	bl	9f58 <__aeabi_dsub>
    66c8:	9a04      	ldr	r2, [sp, #16]
    66ca:	9b05      	ldr	r3, [sp, #20]
    66cc:	f001 feba 	bl	8444 <__aeabi_dcmplt>
    66d0:	2800      	cmp	r0, #0
    66d2:	d000      	beq.n	66d6 <_dtoa_r+0x4f6>
    66d4:	e0cb      	b.n	686e <_dtoa_r+0x68e>
    66d6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    66d8:	1b2b      	subs	r3, r5, r4
    66da:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    66dc:	42a3      	cmp	r3, r4
    66de:	da5f      	bge.n	67a0 <_dtoa_r+0x5c0>
    66e0:	9804      	ldr	r0, [sp, #16]
    66e2:	9905      	ldr	r1, [sp, #20]
    66e4:	4a6a      	ldr	r2, [pc, #424]	; (6890 <_dtoa_r+0x6b0>)
    66e6:	4b6b      	ldr	r3, [pc, #428]	; (6894 <_dtoa_r+0x6b4>)
    66e8:	f003 f9a6 	bl	9a38 <__aeabi_dmul>
    66ec:	4a68      	ldr	r2, [pc, #416]	; (6890 <_dtoa_r+0x6b0>)
    66ee:	4b69      	ldr	r3, [pc, #420]	; (6894 <_dtoa_r+0x6b4>)
    66f0:	9004      	str	r0, [sp, #16]
    66f2:	9105      	str	r1, [sp, #20]
    66f4:	1c30      	adds	r0, r6, #0
    66f6:	1c39      	adds	r1, r7, #0
    66f8:	f003 f99e 	bl	9a38 <__aeabi_dmul>
    66fc:	1c06      	adds	r6, r0, #0
    66fe:	1c0f      	adds	r7, r1, #0
    6700:	e7c2      	b.n	6688 <_dtoa_r+0x4a8>
    6702:	6818      	ldr	r0, [r3, #0]
    6704:	6859      	ldr	r1, [r3, #4]
    6706:	1c22      	adds	r2, r4, #0
    6708:	1c2b      	adds	r3, r5, #0
    670a:	f003 f995 	bl	9a38 <__aeabi_dmul>
    670e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6710:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    6712:	9004      	str	r0, [sp, #16]
    6714:	9105      	str	r1, [sp, #20]
    6716:	1965      	adds	r5, r4, r5
    6718:	9517      	str	r5, [sp, #92]	; 0x5c
    671a:	1c39      	adds	r1, r7, #0
    671c:	1c30      	adds	r0, r6, #0
    671e:	f003 ff4f 	bl	a5c0 <__aeabi_d2iz>
    6722:	1c05      	adds	r5, r0, #0
    6724:	f003 ff80 	bl	a628 <__aeabi_i2d>
    6728:	1c02      	adds	r2, r0, #0
    672a:	1c0b      	adds	r3, r1, #0
    672c:	1c30      	adds	r0, r6, #0
    672e:	1c39      	adds	r1, r7, #0
    6730:	f003 fc12 	bl	9f58 <__aeabi_dsub>
    6734:	3530      	adds	r5, #48	; 0x30
    6736:	7025      	strb	r5, [r4, #0]
    6738:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    673a:	3401      	adds	r4, #1
    673c:	1c06      	adds	r6, r0, #0
    673e:	1c0f      	adds	r7, r1, #0
    6740:	42ac      	cmp	r4, r5
    6742:	d126      	bne.n	6792 <_dtoa_r+0x5b2>
    6744:	980e      	ldr	r0, [sp, #56]	; 0x38
    6746:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6748:	4a57      	ldr	r2, [pc, #348]	; (68a8 <_dtoa_r+0x6c8>)
    674a:	4b58      	ldr	r3, [pc, #352]	; (68ac <_dtoa_r+0x6cc>)
    674c:	1825      	adds	r5, r4, r0
    674e:	9804      	ldr	r0, [sp, #16]
    6750:	9905      	ldr	r1, [sp, #20]
    6752:	f002 f9e5 	bl	8b20 <__aeabi_dadd>
    6756:	1c02      	adds	r2, r0, #0
    6758:	1c0b      	adds	r3, r1, #0
    675a:	1c30      	adds	r0, r6, #0
    675c:	1c39      	adds	r1, r7, #0
    675e:	f001 fe85 	bl	846c <__aeabi_dcmpgt>
    6762:	2800      	cmp	r0, #0
    6764:	d000      	beq.n	6768 <_dtoa_r+0x588>
    6766:	e082      	b.n	686e <_dtoa_r+0x68e>
    6768:	9a04      	ldr	r2, [sp, #16]
    676a:	9b05      	ldr	r3, [sp, #20]
    676c:	484e      	ldr	r0, [pc, #312]	; (68a8 <_dtoa_r+0x6c8>)
    676e:	494f      	ldr	r1, [pc, #316]	; (68ac <_dtoa_r+0x6cc>)
    6770:	f003 fbf2 	bl	9f58 <__aeabi_dsub>
    6774:	1c02      	adds	r2, r0, #0
    6776:	1c0b      	adds	r3, r1, #0
    6778:	1c30      	adds	r0, r6, #0
    677a:	1c39      	adds	r1, r7, #0
    677c:	f001 fe62 	bl	8444 <__aeabi_dcmplt>
    6780:	2800      	cmp	r0, #0
    6782:	d00d      	beq.n	67a0 <_dtoa_r+0x5c0>
    6784:	1e6b      	subs	r3, r5, #1
    6786:	781a      	ldrb	r2, [r3, #0]
    6788:	2a30      	cmp	r2, #48	; 0x30
    678a:	d000      	beq.n	678e <_dtoa_r+0x5ae>
    678c:	e2ea      	b.n	6d64 <_dtoa_r+0xb84>
    678e:	1c1d      	adds	r5, r3, #0
    6790:	e7f8      	b.n	6784 <_dtoa_r+0x5a4>
    6792:	4a3f      	ldr	r2, [pc, #252]	; (6890 <_dtoa_r+0x6b0>)
    6794:	4b3f      	ldr	r3, [pc, #252]	; (6894 <_dtoa_r+0x6b4>)
    6796:	f003 f94f 	bl	9a38 <__aeabi_dmul>
    679a:	1c06      	adds	r6, r0, #0
    679c:	1c0f      	adds	r7, r1, #0
    679e:	e7bc      	b.n	671a <_dtoa_r+0x53a>
    67a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
    67a2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    67a4:	9404      	str	r4, [sp, #16]
    67a6:	9505      	str	r5, [sp, #20]
    67a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
    67aa:	2b00      	cmp	r3, #0
    67ac:	da00      	bge.n	67b0 <_dtoa_r+0x5d0>
    67ae:	e09f      	b.n	68f0 <_dtoa_r+0x710>
    67b0:	9d06      	ldr	r5, [sp, #24]
    67b2:	2d0e      	cmp	r5, #14
    67b4:	dd00      	ble.n	67b8 <_dtoa_r+0x5d8>
    67b6:	e09b      	b.n	68f0 <_dtoa_r+0x710>
    67b8:	4a3d      	ldr	r2, [pc, #244]	; (68b0 <_dtoa_r+0x6d0>)
    67ba:	00eb      	lsls	r3, r5, #3
    67bc:	18d3      	adds	r3, r2, r3
    67be:	681c      	ldr	r4, [r3, #0]
    67c0:	685d      	ldr	r5, [r3, #4]
    67c2:	9402      	str	r4, [sp, #8]
    67c4:	9503      	str	r5, [sp, #12]
    67c6:	9d21      	ldr	r5, [sp, #132]	; 0x84
    67c8:	2d00      	cmp	r5, #0
    67ca:	da14      	bge.n	67f6 <_dtoa_r+0x616>
    67cc:	9c08      	ldr	r4, [sp, #32]
    67ce:	2c00      	cmp	r4, #0
    67d0:	dc11      	bgt.n	67f6 <_dtoa_r+0x616>
    67d2:	d000      	beq.n	67d6 <_dtoa_r+0x5f6>
    67d4:	e18c      	b.n	6af0 <_dtoa_r+0x910>
    67d6:	4a32      	ldr	r2, [pc, #200]	; (68a0 <_dtoa_r+0x6c0>)
    67d8:	4b32      	ldr	r3, [pc, #200]	; (68a4 <_dtoa_r+0x6c4>)
    67da:	9802      	ldr	r0, [sp, #8]
    67dc:	9903      	ldr	r1, [sp, #12]
    67de:	f003 f92b 	bl	9a38 <__aeabi_dmul>
    67e2:	9a04      	ldr	r2, [sp, #16]
    67e4:	9b05      	ldr	r3, [sp, #20]
    67e6:	f001 fe4b 	bl	8480 <__aeabi_dcmpge>
    67ea:	9f08      	ldr	r7, [sp, #32]
    67ec:	1c3e      	adds	r6, r7, #0
    67ee:	2800      	cmp	r0, #0
    67f0:	d000      	beq.n	67f4 <_dtoa_r+0x614>
    67f2:	e17f      	b.n	6af4 <_dtoa_r+0x914>
    67f4:	e187      	b.n	6b06 <_dtoa_r+0x926>
    67f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    67f8:	9e04      	ldr	r6, [sp, #16]
    67fa:	9f05      	ldr	r7, [sp, #20]
    67fc:	9a02      	ldr	r2, [sp, #8]
    67fe:	9b03      	ldr	r3, [sp, #12]
    6800:	1c30      	adds	r0, r6, #0
    6802:	1c39      	adds	r1, r7, #0
    6804:	f002 fcae 	bl	9164 <__aeabi_ddiv>
    6808:	f003 feda 	bl	a5c0 <__aeabi_d2iz>
    680c:	1c04      	adds	r4, r0, #0
    680e:	f003 ff0b 	bl	a628 <__aeabi_i2d>
    6812:	9a02      	ldr	r2, [sp, #8]
    6814:	9b03      	ldr	r3, [sp, #12]
    6816:	f003 f90f 	bl	9a38 <__aeabi_dmul>
    681a:	1c02      	adds	r2, r0, #0
    681c:	1c0b      	adds	r3, r1, #0
    681e:	1c30      	adds	r0, r6, #0
    6820:	1c39      	adds	r1, r7, #0
    6822:	f003 fb99 	bl	9f58 <__aeabi_dsub>
    6826:	3501      	adds	r5, #1
    6828:	1c02      	adds	r2, r0, #0
    682a:	1c20      	adds	r0, r4, #0
    682c:	3030      	adds	r0, #48	; 0x30
    682e:	1c0b      	adds	r3, r1, #0
    6830:	1e69      	subs	r1, r5, #1
    6832:	7008      	strb	r0, [r1, #0]
    6834:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6836:	1a29      	subs	r1, r5, r0
    6838:	9808      	ldr	r0, [sp, #32]
    683a:	4281      	cmp	r1, r0
    683c:	d148      	bne.n	68d0 <_dtoa_r+0x6f0>
    683e:	1c10      	adds	r0, r2, #0
    6840:	1c19      	adds	r1, r3, #0
    6842:	f002 f96d 	bl	8b20 <__aeabi_dadd>
    6846:	9a02      	ldr	r2, [sp, #8]
    6848:	9b03      	ldr	r3, [sp, #12]
    684a:	1c06      	adds	r6, r0, #0
    684c:	1c0f      	adds	r7, r1, #0
    684e:	f001 fe0d 	bl	846c <__aeabi_dcmpgt>
    6852:	2800      	cmp	r0, #0
    6854:	d10d      	bne.n	6872 <_dtoa_r+0x692>
    6856:	1c30      	adds	r0, r6, #0
    6858:	1c39      	adds	r1, r7, #0
    685a:	9a02      	ldr	r2, [sp, #8]
    685c:	9b03      	ldr	r3, [sp, #12]
    685e:	f001 fdeb 	bl	8438 <__aeabi_dcmpeq>
    6862:	2800      	cmp	r0, #0
    6864:	d100      	bne.n	6868 <_dtoa_r+0x688>
    6866:	e27f      	b.n	6d68 <_dtoa_r+0xb88>
    6868:	07e1      	lsls	r1, r4, #31
    686a:	d402      	bmi.n	6872 <_dtoa_r+0x692>
    686c:	e27c      	b.n	6d68 <_dtoa_r+0xb88>
    686e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6870:	9406      	str	r4, [sp, #24]
    6872:	1e6b      	subs	r3, r5, #1
    6874:	781a      	ldrb	r2, [r3, #0]
    6876:	2a39      	cmp	r2, #57	; 0x39
    6878:	d126      	bne.n	68c8 <_dtoa_r+0x6e8>
    687a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    687c:	42a3      	cmp	r3, r4
    687e:	d01d      	beq.n	68bc <_dtoa_r+0x6dc>
    6880:	1c1d      	adds	r5, r3, #0
    6882:	e7f6      	b.n	6872 <_dtoa_r+0x692>
    6884:	46c0      	nop			; (mov r8, r8)
    6886:	46c0      	nop			; (mov r8, r8)
    6888:	00000000 	.word	0x00000000
    688c:	3ff00000 	.word	0x3ff00000
    6890:	00000000 	.word	0x00000000
    6894:	40240000 	.word	0x40240000
    6898:	00000000 	.word	0x00000000
    689c:	401c0000 	.word	0x401c0000
    68a0:	00000000 	.word	0x00000000
    68a4:	40140000 	.word	0x40140000
    68a8:	00000000 	.word	0x00000000
    68ac:	3fe00000 	.word	0x3fe00000
    68b0:	0000c660 	.word	0x0000c660
    68b4:	0000c728 	.word	0x0000c728
    68b8:	fcc00000 	.word	0xfcc00000
    68bc:	9c06      	ldr	r4, [sp, #24]
    68be:	2230      	movs	r2, #48	; 0x30
    68c0:	3401      	adds	r4, #1
    68c2:	9406      	str	r4, [sp, #24]
    68c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    68c6:	7022      	strb	r2, [r4, #0]
    68c8:	781a      	ldrb	r2, [r3, #0]
    68ca:	3201      	adds	r2, #1
    68cc:	701a      	strb	r2, [r3, #0]
    68ce:	e24b      	b.n	6d68 <_dtoa_r+0xb88>
    68d0:	1c10      	adds	r0, r2, #0
    68d2:	1c19      	adds	r1, r3, #0
    68d4:	4bc9      	ldr	r3, [pc, #804]	; (6bfc <_dtoa_r+0xa1c>)
    68d6:	4ac8      	ldr	r2, [pc, #800]	; (6bf8 <_dtoa_r+0xa18>)
    68d8:	f003 f8ae 	bl	9a38 <__aeabi_dmul>
    68dc:	4ac8      	ldr	r2, [pc, #800]	; (6c00 <_dtoa_r+0xa20>)
    68de:	4bc9      	ldr	r3, [pc, #804]	; (6c04 <_dtoa_r+0xa24>)
    68e0:	1c06      	adds	r6, r0, #0
    68e2:	1c0f      	adds	r7, r1, #0
    68e4:	f001 fda8 	bl	8438 <__aeabi_dcmpeq>
    68e8:	2800      	cmp	r0, #0
    68ea:	d100      	bne.n	68ee <_dtoa_r+0x70e>
    68ec:	e786      	b.n	67fc <_dtoa_r+0x61c>
    68ee:	e23b      	b.n	6d68 <_dtoa_r+0xb88>
    68f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    68f2:	2d00      	cmp	r5, #0
    68f4:	d031      	beq.n	695a <_dtoa_r+0x77a>
    68f6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    68f8:	2c01      	cmp	r4, #1
    68fa:	dc0b      	bgt.n	6914 <_dtoa_r+0x734>
    68fc:	9d16      	ldr	r5, [sp, #88]	; 0x58
    68fe:	2d00      	cmp	r5, #0
    6900:	d002      	beq.n	6908 <_dtoa_r+0x728>
    6902:	48c1      	ldr	r0, [pc, #772]	; (6c08 <_dtoa_r+0xa28>)
    6904:	181b      	adds	r3, r3, r0
    6906:	e002      	b.n	690e <_dtoa_r+0x72e>
    6908:	9918      	ldr	r1, [sp, #96]	; 0x60
    690a:	2336      	movs	r3, #54	; 0x36
    690c:	1a5b      	subs	r3, r3, r1
    690e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6910:	9c02      	ldr	r4, [sp, #8]
    6912:	e016      	b.n	6942 <_dtoa_r+0x762>
    6914:	9d08      	ldr	r5, [sp, #32]
    6916:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6918:	3d01      	subs	r5, #1
    691a:	42ac      	cmp	r4, r5
    691c:	db01      	blt.n	6922 <_dtoa_r+0x742>
    691e:	1b65      	subs	r5, r4, r5
    6920:	e006      	b.n	6930 <_dtoa_r+0x750>
    6922:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6924:	950d      	str	r5, [sp, #52]	; 0x34
    6926:	1b2b      	subs	r3, r5, r4
    6928:	9c12      	ldr	r4, [sp, #72]	; 0x48
    692a:	2500      	movs	r5, #0
    692c:	18e4      	adds	r4, r4, r3
    692e:	9412      	str	r4, [sp, #72]	; 0x48
    6930:	9c08      	ldr	r4, [sp, #32]
    6932:	2c00      	cmp	r4, #0
    6934:	da03      	bge.n	693e <_dtoa_r+0x75e>
    6936:	9802      	ldr	r0, [sp, #8]
    6938:	2300      	movs	r3, #0
    693a:	1b04      	subs	r4, r0, r4
    693c:	e001      	b.n	6942 <_dtoa_r+0x762>
    693e:	9c02      	ldr	r4, [sp, #8]
    6940:	9b08      	ldr	r3, [sp, #32]
    6942:	9902      	ldr	r1, [sp, #8]
    6944:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6946:	18c9      	adds	r1, r1, r3
    6948:	9102      	str	r1, [sp, #8]
    694a:	18d2      	adds	r2, r2, r3
    694c:	9807      	ldr	r0, [sp, #28]
    694e:	2101      	movs	r1, #1
    6950:	9209      	str	r2, [sp, #36]	; 0x24
    6952:	f001 f830 	bl	79b6 <__i2b>
    6956:	1c06      	adds	r6, r0, #0
    6958:	e002      	b.n	6960 <_dtoa_r+0x780>
    695a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    695c:	9c02      	ldr	r4, [sp, #8]
    695e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6960:	2c00      	cmp	r4, #0
    6962:	d00c      	beq.n	697e <_dtoa_r+0x79e>
    6964:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6966:	2b00      	cmp	r3, #0
    6968:	dd09      	ble.n	697e <_dtoa_r+0x79e>
    696a:	42a3      	cmp	r3, r4
    696c:	dd00      	ble.n	6970 <_dtoa_r+0x790>
    696e:	1c23      	adds	r3, r4, #0
    6970:	9802      	ldr	r0, [sp, #8]
    6972:	9909      	ldr	r1, [sp, #36]	; 0x24
    6974:	1ac0      	subs	r0, r0, r3
    6976:	1ac9      	subs	r1, r1, r3
    6978:	9002      	str	r0, [sp, #8]
    697a:	1ae4      	subs	r4, r4, r3
    697c:	9109      	str	r1, [sp, #36]	; 0x24
    697e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6980:	2a00      	cmp	r2, #0
    6982:	dd21      	ble.n	69c8 <_dtoa_r+0x7e8>
    6984:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6986:	2b00      	cmp	r3, #0
    6988:	d018      	beq.n	69bc <_dtoa_r+0x7dc>
    698a:	2d00      	cmp	r5, #0
    698c:	dd10      	ble.n	69b0 <_dtoa_r+0x7d0>
    698e:	1c31      	adds	r1, r6, #0
    6990:	1c2a      	adds	r2, r5, #0
    6992:	9807      	ldr	r0, [sp, #28]
    6994:	f001 f8a8 	bl	7ae8 <__pow5mult>
    6998:	1c06      	adds	r6, r0, #0
    699a:	1c31      	adds	r1, r6, #0
    699c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    699e:	9807      	ldr	r0, [sp, #28]
    69a0:	f001 f812 	bl	79c8 <__multiply>
    69a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    69a6:	1c07      	adds	r7, r0, #0
    69a8:	9807      	ldr	r0, [sp, #28]
    69aa:	f000 ff24 	bl	77f6 <_Bfree>
    69ae:	970a      	str	r7, [sp, #40]	; 0x28
    69b0:	980d      	ldr	r0, [sp, #52]	; 0x34
    69b2:	1b42      	subs	r2, r0, r5
    69b4:	d008      	beq.n	69c8 <_dtoa_r+0x7e8>
    69b6:	9807      	ldr	r0, [sp, #28]
    69b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    69ba:	e002      	b.n	69c2 <_dtoa_r+0x7e2>
    69bc:	9807      	ldr	r0, [sp, #28]
    69be:	990a      	ldr	r1, [sp, #40]	; 0x28
    69c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    69c2:	f001 f891 	bl	7ae8 <__pow5mult>
    69c6:	900a      	str	r0, [sp, #40]	; 0x28
    69c8:	9807      	ldr	r0, [sp, #28]
    69ca:	2101      	movs	r1, #1
    69cc:	f000 fff3 	bl	79b6 <__i2b>
    69d0:	9d12      	ldr	r5, [sp, #72]	; 0x48
    69d2:	1c07      	adds	r7, r0, #0
    69d4:	2d00      	cmp	r5, #0
    69d6:	dd05      	ble.n	69e4 <_dtoa_r+0x804>
    69d8:	1c39      	adds	r1, r7, #0
    69da:	9807      	ldr	r0, [sp, #28]
    69dc:	1c2a      	adds	r2, r5, #0
    69de:	f001 f883 	bl	7ae8 <__pow5mult>
    69e2:	1c07      	adds	r7, r0, #0
    69e4:	9820      	ldr	r0, [sp, #128]	; 0x80
    69e6:	2500      	movs	r5, #0
    69e8:	2801      	cmp	r0, #1
    69ea:	dc10      	bgt.n	6a0e <_dtoa_r+0x82e>
    69ec:	9904      	ldr	r1, [sp, #16]
    69ee:	42a9      	cmp	r1, r5
    69f0:	d10d      	bne.n	6a0e <_dtoa_r+0x82e>
    69f2:	9a05      	ldr	r2, [sp, #20]
    69f4:	0313      	lsls	r3, r2, #12
    69f6:	42ab      	cmp	r3, r5
    69f8:	d109      	bne.n	6a0e <_dtoa_r+0x82e>
    69fa:	4b84      	ldr	r3, [pc, #528]	; (6c0c <_dtoa_r+0xa2c>)
    69fc:	4213      	tst	r3, r2
    69fe:	d006      	beq.n	6a0e <_dtoa_r+0x82e>
    6a00:	9d02      	ldr	r5, [sp, #8]
    6a02:	3501      	adds	r5, #1
    6a04:	9502      	str	r5, [sp, #8]
    6a06:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6a08:	3501      	adds	r5, #1
    6a0a:	9509      	str	r5, [sp, #36]	; 0x24
    6a0c:	2501      	movs	r5, #1
    6a0e:	9912      	ldr	r1, [sp, #72]	; 0x48
    6a10:	2001      	movs	r0, #1
    6a12:	2900      	cmp	r1, #0
    6a14:	d008      	beq.n	6a28 <_dtoa_r+0x848>
    6a16:	693b      	ldr	r3, [r7, #16]
    6a18:	3303      	adds	r3, #3
    6a1a:	009b      	lsls	r3, r3, #2
    6a1c:	18fb      	adds	r3, r7, r3
    6a1e:	6858      	ldr	r0, [r3, #4]
    6a20:	f000 ff80 	bl	7924 <__hi0bits>
    6a24:	2320      	movs	r3, #32
    6a26:	1a18      	subs	r0, r3, r0
    6a28:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a2a:	231f      	movs	r3, #31
    6a2c:	1880      	adds	r0, r0, r2
    6a2e:	4018      	ands	r0, r3
    6a30:	d00d      	beq.n	6a4e <_dtoa_r+0x86e>
    6a32:	2320      	movs	r3, #32
    6a34:	1a1b      	subs	r3, r3, r0
    6a36:	2b04      	cmp	r3, #4
    6a38:	dd06      	ble.n	6a48 <_dtoa_r+0x868>
    6a3a:	231c      	movs	r3, #28
    6a3c:	1a18      	subs	r0, r3, r0
    6a3e:	9b02      	ldr	r3, [sp, #8]
    6a40:	1824      	adds	r4, r4, r0
    6a42:	181b      	adds	r3, r3, r0
    6a44:	9302      	str	r3, [sp, #8]
    6a46:	e008      	b.n	6a5a <_dtoa_r+0x87a>
    6a48:	2b04      	cmp	r3, #4
    6a4a:	d008      	beq.n	6a5e <_dtoa_r+0x87e>
    6a4c:	1c18      	adds	r0, r3, #0
    6a4e:	9902      	ldr	r1, [sp, #8]
    6a50:	301c      	adds	r0, #28
    6a52:	1809      	adds	r1, r1, r0
    6a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a56:	9102      	str	r1, [sp, #8]
    6a58:	1824      	adds	r4, r4, r0
    6a5a:	1812      	adds	r2, r2, r0
    6a5c:	9209      	str	r2, [sp, #36]	; 0x24
    6a5e:	9b02      	ldr	r3, [sp, #8]
    6a60:	2b00      	cmp	r3, #0
    6a62:	dd05      	ble.n	6a70 <_dtoa_r+0x890>
    6a64:	9807      	ldr	r0, [sp, #28]
    6a66:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a68:	1c1a      	adds	r2, r3, #0
    6a6a:	f001 f88f 	bl	7b8c <__lshift>
    6a6e:	900a      	str	r0, [sp, #40]	; 0x28
    6a70:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a72:	2800      	cmp	r0, #0
    6a74:	dd05      	ble.n	6a82 <_dtoa_r+0x8a2>
    6a76:	1c39      	adds	r1, r7, #0
    6a78:	9807      	ldr	r0, [sp, #28]
    6a7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6a7c:	f001 f886 	bl	7b8c <__lshift>
    6a80:	1c07      	adds	r7, r0, #0
    6a82:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6a84:	2900      	cmp	r1, #0
    6a86:	d01b      	beq.n	6ac0 <_dtoa_r+0x8e0>
    6a88:	980a      	ldr	r0, [sp, #40]	; 0x28
    6a8a:	1c39      	adds	r1, r7, #0
    6a8c:	f001 f8d0 	bl	7c30 <__mcmp>
    6a90:	2800      	cmp	r0, #0
    6a92:	da15      	bge.n	6ac0 <_dtoa_r+0x8e0>
    6a94:	9a06      	ldr	r2, [sp, #24]
    6a96:	2300      	movs	r3, #0
    6a98:	3a01      	subs	r2, #1
    6a9a:	9206      	str	r2, [sp, #24]
    6a9c:	9807      	ldr	r0, [sp, #28]
    6a9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6aa0:	220a      	movs	r2, #10
    6aa2:	f000 fec1 	bl	7828 <__multadd>
    6aa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6aa8:	900a      	str	r0, [sp, #40]	; 0x28
    6aaa:	9810      	ldr	r0, [sp, #64]	; 0x40
    6aac:	9308      	str	r3, [sp, #32]
    6aae:	2800      	cmp	r0, #0
    6ab0:	d006      	beq.n	6ac0 <_dtoa_r+0x8e0>
    6ab2:	1c31      	adds	r1, r6, #0
    6ab4:	9807      	ldr	r0, [sp, #28]
    6ab6:	220a      	movs	r2, #10
    6ab8:	2300      	movs	r3, #0
    6aba:	f000 feb5 	bl	7828 <__multadd>
    6abe:	1c06      	adds	r6, r0, #0
    6ac0:	9908      	ldr	r1, [sp, #32]
    6ac2:	2900      	cmp	r1, #0
    6ac4:	dc2a      	bgt.n	6b1c <_dtoa_r+0x93c>
    6ac6:	9a20      	ldr	r2, [sp, #128]	; 0x80
    6ac8:	2a02      	cmp	r2, #2
    6aca:	dd27      	ble.n	6b1c <_dtoa_r+0x93c>
    6acc:	2900      	cmp	r1, #0
    6ace:	d111      	bne.n	6af4 <_dtoa_r+0x914>
    6ad0:	1c39      	adds	r1, r7, #0
    6ad2:	9807      	ldr	r0, [sp, #28]
    6ad4:	2205      	movs	r2, #5
    6ad6:	9b08      	ldr	r3, [sp, #32]
    6ad8:	f000 fea6 	bl	7828 <__multadd>
    6adc:	1c07      	adds	r7, r0, #0
    6ade:	1c39      	adds	r1, r7, #0
    6ae0:	980a      	ldr	r0, [sp, #40]	; 0x28
    6ae2:	f001 f8a5 	bl	7c30 <__mcmp>
    6ae6:	2800      	cmp	r0, #0
    6ae8:	dc0d      	bgt.n	6b06 <_dtoa_r+0x926>
    6aea:	e003      	b.n	6af4 <_dtoa_r+0x914>
    6aec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6aee:	e000      	b.n	6af2 <_dtoa_r+0x912>
    6af0:	2700      	movs	r7, #0
    6af2:	1c3e      	adds	r6, r7, #0
    6af4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    6af6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6af8:	43e4      	mvns	r4, r4
    6afa:	9406      	str	r4, [sp, #24]
    6afc:	e00b      	b.n	6b16 <_dtoa_r+0x936>
    6afe:	9d11      	ldr	r5, [sp, #68]	; 0x44
    6b00:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    6b02:	9506      	str	r5, [sp, #24]
    6b04:	1c3e      	adds	r6, r7, #0
    6b06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b08:	2331      	movs	r3, #49	; 0x31
    6b0a:	7023      	strb	r3, [r4, #0]
    6b0c:	9c06      	ldr	r4, [sp, #24]
    6b0e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6b10:	3401      	adds	r4, #1
    6b12:	3501      	adds	r5, #1
    6b14:	9406      	str	r4, [sp, #24]
    6b16:	9602      	str	r6, [sp, #8]
    6b18:	2600      	movs	r6, #0
    6b1a:	e10f      	b.n	6d3c <_dtoa_r+0xb5c>
    6b1c:	9810      	ldr	r0, [sp, #64]	; 0x40
    6b1e:	2800      	cmp	r0, #0
    6b20:	d100      	bne.n	6b24 <_dtoa_r+0x944>
    6b22:	e0c5      	b.n	6cb0 <_dtoa_r+0xad0>
    6b24:	2c00      	cmp	r4, #0
    6b26:	dd05      	ble.n	6b34 <_dtoa_r+0x954>
    6b28:	1c31      	adds	r1, r6, #0
    6b2a:	9807      	ldr	r0, [sp, #28]
    6b2c:	1c22      	adds	r2, r4, #0
    6b2e:	f001 f82d 	bl	7b8c <__lshift>
    6b32:	1c06      	adds	r6, r0, #0
    6b34:	9602      	str	r6, [sp, #8]
    6b36:	2d00      	cmp	r5, #0
    6b38:	d012      	beq.n	6b60 <_dtoa_r+0x980>
    6b3a:	6871      	ldr	r1, [r6, #4]
    6b3c:	9807      	ldr	r0, [sp, #28]
    6b3e:	f000 fe22 	bl	7786 <_Balloc>
    6b42:	6932      	ldr	r2, [r6, #16]
    6b44:	1c31      	adds	r1, r6, #0
    6b46:	3202      	adds	r2, #2
    6b48:	1c04      	adds	r4, r0, #0
    6b4a:	0092      	lsls	r2, r2, #2
    6b4c:	310c      	adds	r1, #12
    6b4e:	300c      	adds	r0, #12
    6b50:	f7fd fc84 	bl	445c <memcpy>
    6b54:	9807      	ldr	r0, [sp, #28]
    6b56:	1c21      	adds	r1, r4, #0
    6b58:	2201      	movs	r2, #1
    6b5a:	f001 f817 	bl	7b8c <__lshift>
    6b5e:	9002      	str	r0, [sp, #8]
    6b60:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b62:	9d08      	ldr	r5, [sp, #32]
    6b64:	1c23      	adds	r3, r4, #0
    6b66:	3b01      	subs	r3, #1
    6b68:	195b      	adds	r3, r3, r5
    6b6a:	9409      	str	r4, [sp, #36]	; 0x24
    6b6c:	9310      	str	r3, [sp, #64]	; 0x40
    6b6e:	1c39      	adds	r1, r7, #0
    6b70:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b72:	f7ff faa9 	bl	60c8 <quorem>
    6b76:	1c31      	adds	r1, r6, #0
    6b78:	900d      	str	r0, [sp, #52]	; 0x34
    6b7a:	1c04      	adds	r4, r0, #0
    6b7c:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b7e:	f001 f857 	bl	7c30 <__mcmp>
    6b82:	1c39      	adds	r1, r7, #0
    6b84:	900c      	str	r0, [sp, #48]	; 0x30
    6b86:	9a02      	ldr	r2, [sp, #8]
    6b88:	9807      	ldr	r0, [sp, #28]
    6b8a:	f001 f86c 	bl	7c66 <__mdiff>
    6b8e:	1c05      	adds	r5, r0, #0
    6b90:	68c0      	ldr	r0, [r0, #12]
    6b92:	3430      	adds	r4, #48	; 0x30
    6b94:	2800      	cmp	r0, #0
    6b96:	d105      	bne.n	6ba4 <_dtoa_r+0x9c4>
    6b98:	980a      	ldr	r0, [sp, #40]	; 0x28
    6b9a:	1c29      	adds	r1, r5, #0
    6b9c:	f001 f848 	bl	7c30 <__mcmp>
    6ba0:	9008      	str	r0, [sp, #32]
    6ba2:	e001      	b.n	6ba8 <_dtoa_r+0x9c8>
    6ba4:	2101      	movs	r1, #1
    6ba6:	9108      	str	r1, [sp, #32]
    6ba8:	1c29      	adds	r1, r5, #0
    6baa:	9807      	ldr	r0, [sp, #28]
    6bac:	f000 fe23 	bl	77f6 <_Bfree>
    6bb0:	9b08      	ldr	r3, [sp, #32]
    6bb2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6bb4:	432b      	orrs	r3, r5
    6bb6:	d10d      	bne.n	6bd4 <_dtoa_r+0x9f4>
    6bb8:	9804      	ldr	r0, [sp, #16]
    6bba:	2301      	movs	r3, #1
    6bbc:	4203      	tst	r3, r0
    6bbe:	d109      	bne.n	6bd4 <_dtoa_r+0x9f4>
    6bc0:	2c39      	cmp	r4, #57	; 0x39
    6bc2:	d044      	beq.n	6c4e <_dtoa_r+0xa6e>
    6bc4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6bc6:	2d00      	cmp	r5, #0
    6bc8:	dd01      	ble.n	6bce <_dtoa_r+0x9ee>
    6bca:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6bcc:	3431      	adds	r4, #49	; 0x31
    6bce:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6bd0:	3501      	adds	r5, #1
    6bd2:	e044      	b.n	6c5e <_dtoa_r+0xa7e>
    6bd4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6bd6:	2d00      	cmp	r5, #0
    6bd8:	da03      	bge.n	6be2 <_dtoa_r+0xa02>
    6bda:	9d08      	ldr	r5, [sp, #32]
    6bdc:	2d00      	cmp	r5, #0
    6bde:	dc17      	bgt.n	6c10 <_dtoa_r+0xa30>
    6be0:	e028      	b.n	6c34 <_dtoa_r+0xa54>
    6be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6be4:	9d20      	ldr	r5, [sp, #128]	; 0x80
    6be6:	432b      	orrs	r3, r5
    6be8:	d129      	bne.n	6c3e <_dtoa_r+0xa5e>
    6bea:	9804      	ldr	r0, [sp, #16]
    6bec:	2301      	movs	r3, #1
    6bee:	4203      	tst	r3, r0
    6bf0:	d125      	bne.n	6c3e <_dtoa_r+0xa5e>
    6bf2:	e7f2      	b.n	6bda <_dtoa_r+0x9fa>
    6bf4:	46c0      	nop			; (mov r8, r8)
    6bf6:	46c0      	nop			; (mov r8, r8)
    6bf8:	00000000 	.word	0x00000000
    6bfc:	40240000 	.word	0x40240000
	...
    6c08:	00000433 	.word	0x00000433
    6c0c:	7ff00000 	.word	0x7ff00000
    6c10:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c12:	9807      	ldr	r0, [sp, #28]
    6c14:	2201      	movs	r2, #1
    6c16:	f000 ffb9 	bl	7b8c <__lshift>
    6c1a:	1c39      	adds	r1, r7, #0
    6c1c:	900a      	str	r0, [sp, #40]	; 0x28
    6c1e:	f001 f807 	bl	7c30 <__mcmp>
    6c22:	2800      	cmp	r0, #0
    6c24:	dc02      	bgt.n	6c2c <_dtoa_r+0xa4c>
    6c26:	d105      	bne.n	6c34 <_dtoa_r+0xa54>
    6c28:	07e1      	lsls	r1, r4, #31
    6c2a:	d503      	bpl.n	6c34 <_dtoa_r+0xa54>
    6c2c:	2c39      	cmp	r4, #57	; 0x39
    6c2e:	d00e      	beq.n	6c4e <_dtoa_r+0xa6e>
    6c30:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c32:	3431      	adds	r4, #49	; 0x31
    6c34:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c36:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6c38:	3501      	adds	r5, #1
    6c3a:	7014      	strb	r4, [r2, #0]
    6c3c:	e07e      	b.n	6d3c <_dtoa_r+0xb5c>
    6c3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c40:	3501      	adds	r5, #1
    6c42:	950c      	str	r5, [sp, #48]	; 0x30
    6c44:	9d08      	ldr	r5, [sp, #32]
    6c46:	2d00      	cmp	r5, #0
    6c48:	dd0c      	ble.n	6c64 <_dtoa_r+0xa84>
    6c4a:	2c39      	cmp	r4, #57	; 0x39
    6c4c:	d105      	bne.n	6c5a <_dtoa_r+0xa7a>
    6c4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6c50:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6c52:	2339      	movs	r3, #57	; 0x39
    6c54:	3501      	adds	r5, #1
    6c56:	7023      	strb	r3, [r4, #0]
    6c58:	e05b      	b.n	6d12 <_dtoa_r+0xb32>
    6c5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6c5c:	3401      	adds	r4, #1
    6c5e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c60:	7004      	strb	r4, [r0, #0]
    6c62:	e06b      	b.n	6d3c <_dtoa_r+0xb5c>
    6c64:	9909      	ldr	r1, [sp, #36]	; 0x24
    6c66:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6c68:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6c6a:	700c      	strb	r4, [r1, #0]
    6c6c:	4291      	cmp	r1, r2
    6c6e:	d03d      	beq.n	6cec <_dtoa_r+0xb0c>
    6c70:	990a      	ldr	r1, [sp, #40]	; 0x28
    6c72:	220a      	movs	r2, #10
    6c74:	2300      	movs	r3, #0
    6c76:	9807      	ldr	r0, [sp, #28]
    6c78:	f000 fdd6 	bl	7828 <__multadd>
    6c7c:	9c02      	ldr	r4, [sp, #8]
    6c7e:	900a      	str	r0, [sp, #40]	; 0x28
    6c80:	1c31      	adds	r1, r6, #0
    6c82:	9807      	ldr	r0, [sp, #28]
    6c84:	220a      	movs	r2, #10
    6c86:	2300      	movs	r3, #0
    6c88:	42a6      	cmp	r6, r4
    6c8a:	d104      	bne.n	6c96 <_dtoa_r+0xab6>
    6c8c:	f000 fdcc 	bl	7828 <__multadd>
    6c90:	1c06      	adds	r6, r0, #0
    6c92:	9002      	str	r0, [sp, #8]
    6c94:	e009      	b.n	6caa <_dtoa_r+0xaca>
    6c96:	f000 fdc7 	bl	7828 <__multadd>
    6c9a:	9902      	ldr	r1, [sp, #8]
    6c9c:	1c06      	adds	r6, r0, #0
    6c9e:	220a      	movs	r2, #10
    6ca0:	9807      	ldr	r0, [sp, #28]
    6ca2:	2300      	movs	r3, #0
    6ca4:	f000 fdc0 	bl	7828 <__multadd>
    6ca8:	9002      	str	r0, [sp, #8]
    6caa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6cac:	9509      	str	r5, [sp, #36]	; 0x24
    6cae:	e75e      	b.n	6b6e <_dtoa_r+0x98e>
    6cb0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6cb2:	1c39      	adds	r1, r7, #0
    6cb4:	980a      	ldr	r0, [sp, #40]	; 0x28
    6cb6:	f7ff fa07 	bl	60c8 <quorem>
    6cba:	1c04      	adds	r4, r0, #0
    6cbc:	3430      	adds	r4, #48	; 0x30
    6cbe:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6cc0:	9908      	ldr	r1, [sp, #32]
    6cc2:	702c      	strb	r4, [r5, #0]
    6cc4:	3501      	adds	r5, #1
    6cc6:	1a2b      	subs	r3, r5, r0
    6cc8:	428b      	cmp	r3, r1
    6cca:	db07      	blt.n	6cdc <_dtoa_r+0xafc>
    6ccc:	1e0b      	subs	r3, r1, #0
    6cce:	dc00      	bgt.n	6cd2 <_dtoa_r+0xaf2>
    6cd0:	2301      	movs	r3, #1
    6cd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cd4:	9602      	str	r6, [sp, #8]
    6cd6:	18d5      	adds	r5, r2, r3
    6cd8:	2600      	movs	r6, #0
    6cda:	e007      	b.n	6cec <_dtoa_r+0xb0c>
    6cdc:	9807      	ldr	r0, [sp, #28]
    6cde:	990a      	ldr	r1, [sp, #40]	; 0x28
    6ce0:	220a      	movs	r2, #10
    6ce2:	2300      	movs	r3, #0
    6ce4:	f000 fda0 	bl	7828 <__multadd>
    6ce8:	900a      	str	r0, [sp, #40]	; 0x28
    6cea:	e7e2      	b.n	6cb2 <_dtoa_r+0xad2>
    6cec:	990a      	ldr	r1, [sp, #40]	; 0x28
    6cee:	9807      	ldr	r0, [sp, #28]
    6cf0:	2201      	movs	r2, #1
    6cf2:	f000 ff4b 	bl	7b8c <__lshift>
    6cf6:	1c39      	adds	r1, r7, #0
    6cf8:	900a      	str	r0, [sp, #40]	; 0x28
    6cfa:	f000 ff99 	bl	7c30 <__mcmp>
    6cfe:	2800      	cmp	r0, #0
    6d00:	dc07      	bgt.n	6d12 <_dtoa_r+0xb32>
    6d02:	d115      	bne.n	6d30 <_dtoa_r+0xb50>
    6d04:	07e3      	lsls	r3, r4, #31
    6d06:	d404      	bmi.n	6d12 <_dtoa_r+0xb32>
    6d08:	e012      	b.n	6d30 <_dtoa_r+0xb50>
    6d0a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6d0c:	42a3      	cmp	r3, r4
    6d0e:	d005      	beq.n	6d1c <_dtoa_r+0xb3c>
    6d10:	1c1d      	adds	r5, r3, #0
    6d12:	1e6b      	subs	r3, r5, #1
    6d14:	781a      	ldrb	r2, [r3, #0]
    6d16:	2a39      	cmp	r2, #57	; 0x39
    6d18:	d0f7      	beq.n	6d0a <_dtoa_r+0xb2a>
    6d1a:	e006      	b.n	6d2a <_dtoa_r+0xb4a>
    6d1c:	9c06      	ldr	r4, [sp, #24]
    6d1e:	2331      	movs	r3, #49	; 0x31
    6d20:	3401      	adds	r4, #1
    6d22:	9406      	str	r4, [sp, #24]
    6d24:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6d26:	7023      	strb	r3, [r4, #0]
    6d28:	e008      	b.n	6d3c <_dtoa_r+0xb5c>
    6d2a:	3201      	adds	r2, #1
    6d2c:	701a      	strb	r2, [r3, #0]
    6d2e:	e005      	b.n	6d3c <_dtoa_r+0xb5c>
    6d30:	1e6b      	subs	r3, r5, #1
    6d32:	781a      	ldrb	r2, [r3, #0]
    6d34:	2a30      	cmp	r2, #48	; 0x30
    6d36:	d101      	bne.n	6d3c <_dtoa_r+0xb5c>
    6d38:	1c1d      	adds	r5, r3, #0
    6d3a:	e7f9      	b.n	6d30 <_dtoa_r+0xb50>
    6d3c:	9807      	ldr	r0, [sp, #28]
    6d3e:	1c39      	adds	r1, r7, #0
    6d40:	f000 fd59 	bl	77f6 <_Bfree>
    6d44:	9c02      	ldr	r4, [sp, #8]
    6d46:	2c00      	cmp	r4, #0
    6d48:	d00e      	beq.n	6d68 <_dtoa_r+0xb88>
    6d4a:	2e00      	cmp	r6, #0
    6d4c:	d005      	beq.n	6d5a <_dtoa_r+0xb7a>
    6d4e:	42a6      	cmp	r6, r4
    6d50:	d003      	beq.n	6d5a <_dtoa_r+0xb7a>
    6d52:	9807      	ldr	r0, [sp, #28]
    6d54:	1c31      	adds	r1, r6, #0
    6d56:	f000 fd4e 	bl	77f6 <_Bfree>
    6d5a:	9807      	ldr	r0, [sp, #28]
    6d5c:	9902      	ldr	r1, [sp, #8]
    6d5e:	f000 fd4a 	bl	77f6 <_Bfree>
    6d62:	e001      	b.n	6d68 <_dtoa_r+0xb88>
    6d64:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6d66:	9406      	str	r4, [sp, #24]
    6d68:	9807      	ldr	r0, [sp, #28]
    6d6a:	990a      	ldr	r1, [sp, #40]	; 0x28
    6d6c:	f000 fd43 	bl	77f6 <_Bfree>
    6d70:	2300      	movs	r3, #0
    6d72:	702b      	strb	r3, [r5, #0]
    6d74:	9b06      	ldr	r3, [sp, #24]
    6d76:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6d78:	3301      	adds	r3, #1
    6d7a:	6023      	str	r3, [r4, #0]
    6d7c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6d7e:	2c00      	cmp	r4, #0
    6d80:	d003      	beq.n	6d8a <_dtoa_r+0xbaa>
    6d82:	6025      	str	r5, [r4, #0]
    6d84:	e001      	b.n	6d8a <_dtoa_r+0xbaa>
    6d86:	4802      	ldr	r0, [pc, #8]	; (6d90 <_dtoa_r+0xbb0>)
    6d88:	e000      	b.n	6d8c <_dtoa_r+0xbac>
    6d8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d8c:	b01b      	add	sp, #108	; 0x6c
    6d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d90:	0000c4c1 	.word	0x0000c4c1
    6d94:	46c0      	nop			; (mov r8, r8)
    6d96:	46c0      	nop			; (mov r8, r8)

00006d98 <__sflush_r>:
    6d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d9a:	898b      	ldrh	r3, [r1, #12]
    6d9c:	1c05      	adds	r5, r0, #0
    6d9e:	1c0c      	adds	r4, r1, #0
    6da0:	0719      	lsls	r1, r3, #28
    6da2:	d45e      	bmi.n	6e62 <__sflush_r+0xca>
    6da4:	6862      	ldr	r2, [r4, #4]
    6da6:	2a00      	cmp	r2, #0
    6da8:	dc02      	bgt.n	6db0 <__sflush_r+0x18>
    6daa:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6dac:	2f00      	cmp	r7, #0
    6dae:	dd1a      	ble.n	6de6 <__sflush_r+0x4e>
    6db0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6db2:	2f00      	cmp	r7, #0
    6db4:	d017      	beq.n	6de6 <__sflush_r+0x4e>
    6db6:	2200      	movs	r2, #0
    6db8:	682e      	ldr	r6, [r5, #0]
    6dba:	602a      	str	r2, [r5, #0]
    6dbc:	2280      	movs	r2, #128	; 0x80
    6dbe:	0152      	lsls	r2, r2, #5
    6dc0:	401a      	ands	r2, r3
    6dc2:	d001      	beq.n	6dc8 <__sflush_r+0x30>
    6dc4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6dc6:	e015      	b.n	6df4 <__sflush_r+0x5c>
    6dc8:	1c28      	adds	r0, r5, #0
    6dca:	6a21      	ldr	r1, [r4, #32]
    6dcc:	2301      	movs	r3, #1
    6dce:	47b8      	blx	r7
    6dd0:	1c02      	adds	r2, r0, #0
    6dd2:	1c41      	adds	r1, r0, #1
    6dd4:	d10e      	bne.n	6df4 <__sflush_r+0x5c>
    6dd6:	682b      	ldr	r3, [r5, #0]
    6dd8:	2b00      	cmp	r3, #0
    6dda:	d00b      	beq.n	6df4 <__sflush_r+0x5c>
    6ddc:	2b1d      	cmp	r3, #29
    6dde:	d001      	beq.n	6de4 <__sflush_r+0x4c>
    6de0:	2b16      	cmp	r3, #22
    6de2:	d102      	bne.n	6dea <__sflush_r+0x52>
    6de4:	602e      	str	r6, [r5, #0]
    6de6:	2000      	movs	r0, #0
    6de8:	e05e      	b.n	6ea8 <__sflush_r+0x110>
    6dea:	89a3      	ldrh	r3, [r4, #12]
    6dec:	2140      	movs	r1, #64	; 0x40
    6dee:	430b      	orrs	r3, r1
    6df0:	81a3      	strh	r3, [r4, #12]
    6df2:	e059      	b.n	6ea8 <__sflush_r+0x110>
    6df4:	89a3      	ldrh	r3, [r4, #12]
    6df6:	075f      	lsls	r7, r3, #29
    6df8:	d506      	bpl.n	6e08 <__sflush_r+0x70>
    6dfa:	6861      	ldr	r1, [r4, #4]
    6dfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6dfe:	1a52      	subs	r2, r2, r1
    6e00:	2b00      	cmp	r3, #0
    6e02:	d001      	beq.n	6e08 <__sflush_r+0x70>
    6e04:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6e06:	1bd2      	subs	r2, r2, r7
    6e08:	1c28      	adds	r0, r5, #0
    6e0a:	6a21      	ldr	r1, [r4, #32]
    6e0c:	2300      	movs	r3, #0
    6e0e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6e10:	47b8      	blx	r7
    6e12:	89a2      	ldrh	r2, [r4, #12]
    6e14:	1c41      	adds	r1, r0, #1
    6e16:	d106      	bne.n	6e26 <__sflush_r+0x8e>
    6e18:	682b      	ldr	r3, [r5, #0]
    6e1a:	2b00      	cmp	r3, #0
    6e1c:	d003      	beq.n	6e26 <__sflush_r+0x8e>
    6e1e:	2b1d      	cmp	r3, #29
    6e20:	d001      	beq.n	6e26 <__sflush_r+0x8e>
    6e22:	2b16      	cmp	r3, #22
    6e24:	d119      	bne.n	6e5a <__sflush_r+0xc2>
    6e26:	2300      	movs	r3, #0
    6e28:	6063      	str	r3, [r4, #4]
    6e2a:	6923      	ldr	r3, [r4, #16]
    6e2c:	6023      	str	r3, [r4, #0]
    6e2e:	04d7      	lsls	r7, r2, #19
    6e30:	d505      	bpl.n	6e3e <__sflush_r+0xa6>
    6e32:	1c41      	adds	r1, r0, #1
    6e34:	d102      	bne.n	6e3c <__sflush_r+0xa4>
    6e36:	682a      	ldr	r2, [r5, #0]
    6e38:	2a00      	cmp	r2, #0
    6e3a:	d100      	bne.n	6e3e <__sflush_r+0xa6>
    6e3c:	6560      	str	r0, [r4, #84]	; 0x54
    6e3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6e40:	602e      	str	r6, [r5, #0]
    6e42:	2900      	cmp	r1, #0
    6e44:	d0cf      	beq.n	6de6 <__sflush_r+0x4e>
    6e46:	1c23      	adds	r3, r4, #0
    6e48:	3344      	adds	r3, #68	; 0x44
    6e4a:	4299      	cmp	r1, r3
    6e4c:	d002      	beq.n	6e54 <__sflush_r+0xbc>
    6e4e:	1c28      	adds	r0, r5, #0
    6e50:	f001 f8a6 	bl	7fa0 <_free_r>
    6e54:	2000      	movs	r0, #0
    6e56:	6360      	str	r0, [r4, #52]	; 0x34
    6e58:	e026      	b.n	6ea8 <__sflush_r+0x110>
    6e5a:	2340      	movs	r3, #64	; 0x40
    6e5c:	431a      	orrs	r2, r3
    6e5e:	81a2      	strh	r2, [r4, #12]
    6e60:	e022      	b.n	6ea8 <__sflush_r+0x110>
    6e62:	6926      	ldr	r6, [r4, #16]
    6e64:	2e00      	cmp	r6, #0
    6e66:	d0be      	beq.n	6de6 <__sflush_r+0x4e>
    6e68:	6827      	ldr	r7, [r4, #0]
    6e6a:	2200      	movs	r2, #0
    6e6c:	1bbf      	subs	r7, r7, r6
    6e6e:	9701      	str	r7, [sp, #4]
    6e70:	6026      	str	r6, [r4, #0]
    6e72:	0799      	lsls	r1, r3, #30
    6e74:	d100      	bne.n	6e78 <__sflush_r+0xe0>
    6e76:	6962      	ldr	r2, [r4, #20]
    6e78:	60a2      	str	r2, [r4, #8]
    6e7a:	9f01      	ldr	r7, [sp, #4]
    6e7c:	2f00      	cmp	r7, #0
    6e7e:	ddb2      	ble.n	6de6 <__sflush_r+0x4e>
    6e80:	1c28      	adds	r0, r5, #0
    6e82:	6a21      	ldr	r1, [r4, #32]
    6e84:	1c32      	adds	r2, r6, #0
    6e86:	9b01      	ldr	r3, [sp, #4]
    6e88:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6e8a:	47b8      	blx	r7
    6e8c:	2800      	cmp	r0, #0
    6e8e:	dc06      	bgt.n	6e9e <__sflush_r+0x106>
    6e90:	89a3      	ldrh	r3, [r4, #12]
    6e92:	2240      	movs	r2, #64	; 0x40
    6e94:	4313      	orrs	r3, r2
    6e96:	2001      	movs	r0, #1
    6e98:	81a3      	strh	r3, [r4, #12]
    6e9a:	4240      	negs	r0, r0
    6e9c:	e004      	b.n	6ea8 <__sflush_r+0x110>
    6e9e:	9f01      	ldr	r7, [sp, #4]
    6ea0:	1836      	adds	r6, r6, r0
    6ea2:	1a3f      	subs	r7, r7, r0
    6ea4:	9701      	str	r7, [sp, #4]
    6ea6:	e7e8      	b.n	6e7a <__sflush_r+0xe2>
    6ea8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006eac <_fflush_r>:
    6eac:	690a      	ldr	r2, [r1, #16]
    6eae:	b538      	push	{r3, r4, r5, lr}
    6eb0:	1c05      	adds	r5, r0, #0
    6eb2:	1c0c      	adds	r4, r1, #0
    6eb4:	2a00      	cmp	r2, #0
    6eb6:	d101      	bne.n	6ebc <_fflush_r+0x10>
    6eb8:	2000      	movs	r0, #0
    6eba:	e01c      	b.n	6ef6 <_fflush_r+0x4a>
    6ebc:	2800      	cmp	r0, #0
    6ebe:	d004      	beq.n	6eca <_fflush_r+0x1e>
    6ec0:	6983      	ldr	r3, [r0, #24]
    6ec2:	2b00      	cmp	r3, #0
    6ec4:	d101      	bne.n	6eca <_fflush_r+0x1e>
    6ec6:	f000 f871 	bl	6fac <__sinit>
    6eca:	4b0b      	ldr	r3, [pc, #44]	; (6ef8 <_fflush_r+0x4c>)
    6ecc:	429c      	cmp	r4, r3
    6ece:	d101      	bne.n	6ed4 <_fflush_r+0x28>
    6ed0:	686c      	ldr	r4, [r5, #4]
    6ed2:	e008      	b.n	6ee6 <_fflush_r+0x3a>
    6ed4:	4b09      	ldr	r3, [pc, #36]	; (6efc <_fflush_r+0x50>)
    6ed6:	429c      	cmp	r4, r3
    6ed8:	d101      	bne.n	6ede <_fflush_r+0x32>
    6eda:	68ac      	ldr	r4, [r5, #8]
    6edc:	e003      	b.n	6ee6 <_fflush_r+0x3a>
    6ede:	4b08      	ldr	r3, [pc, #32]	; (6f00 <_fflush_r+0x54>)
    6ee0:	429c      	cmp	r4, r3
    6ee2:	d100      	bne.n	6ee6 <_fflush_r+0x3a>
    6ee4:	68ec      	ldr	r4, [r5, #12]
    6ee6:	220c      	movs	r2, #12
    6ee8:	5ea3      	ldrsh	r3, [r4, r2]
    6eea:	2b00      	cmp	r3, #0
    6eec:	d0e4      	beq.n	6eb8 <_fflush_r+0xc>
    6eee:	1c28      	adds	r0, r5, #0
    6ef0:	1c21      	adds	r1, r4, #0
    6ef2:	f7ff ff51 	bl	6d98 <__sflush_r>
    6ef6:	bd38      	pop	{r3, r4, r5, pc}
    6ef8:	0000c5f4 	.word	0x0000c5f4
    6efc:	0000c614 	.word	0x0000c614
    6f00:	0000c634 	.word	0x0000c634

00006f04 <_cleanup_r>:
    6f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f06:	1c04      	adds	r4, r0, #0
    6f08:	1c07      	adds	r7, r0, #0
    6f0a:	3448      	adds	r4, #72	; 0x48
    6f0c:	2c00      	cmp	r4, #0
    6f0e:	d012      	beq.n	6f36 <_cleanup_r+0x32>
    6f10:	68a5      	ldr	r5, [r4, #8]
    6f12:	6866      	ldr	r6, [r4, #4]
    6f14:	3e01      	subs	r6, #1
    6f16:	d40c      	bmi.n	6f32 <_cleanup_r+0x2e>
    6f18:	89ab      	ldrh	r3, [r5, #12]
    6f1a:	2b01      	cmp	r3, #1
    6f1c:	d907      	bls.n	6f2e <_cleanup_r+0x2a>
    6f1e:	220e      	movs	r2, #14
    6f20:	5eab      	ldrsh	r3, [r5, r2]
    6f22:	3301      	adds	r3, #1
    6f24:	d003      	beq.n	6f2e <_cleanup_r+0x2a>
    6f26:	1c38      	adds	r0, r7, #0
    6f28:	1c29      	adds	r1, r5, #0
    6f2a:	f7ff ffbf 	bl	6eac <_fflush_r>
    6f2e:	3568      	adds	r5, #104	; 0x68
    6f30:	e7f0      	b.n	6f14 <_cleanup_r+0x10>
    6f32:	6824      	ldr	r4, [r4, #0]
    6f34:	e7ea      	b.n	6f0c <_cleanup_r+0x8>
    6f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006f38 <std.isra.0>:
    6f38:	2300      	movs	r3, #0
    6f3a:	b510      	push	{r4, lr}
    6f3c:	1c04      	adds	r4, r0, #0
    6f3e:	6003      	str	r3, [r0, #0]
    6f40:	6043      	str	r3, [r0, #4]
    6f42:	6083      	str	r3, [r0, #8]
    6f44:	8181      	strh	r1, [r0, #12]
    6f46:	6643      	str	r3, [r0, #100]	; 0x64
    6f48:	81c2      	strh	r2, [r0, #14]
    6f4a:	6103      	str	r3, [r0, #16]
    6f4c:	6143      	str	r3, [r0, #20]
    6f4e:	6183      	str	r3, [r0, #24]
    6f50:	1c19      	adds	r1, r3, #0
    6f52:	2208      	movs	r2, #8
    6f54:	305c      	adds	r0, #92	; 0x5c
    6f56:	f7fd fa8a 	bl	446e <memset>
    6f5a:	4b05      	ldr	r3, [pc, #20]	; (6f70 <std.isra.0+0x38>)
    6f5c:	6224      	str	r4, [r4, #32]
    6f5e:	6263      	str	r3, [r4, #36]	; 0x24
    6f60:	4b04      	ldr	r3, [pc, #16]	; (6f74 <std.isra.0+0x3c>)
    6f62:	62a3      	str	r3, [r4, #40]	; 0x28
    6f64:	4b04      	ldr	r3, [pc, #16]	; (6f78 <std.isra.0+0x40>)
    6f66:	62e3      	str	r3, [r4, #44]	; 0x2c
    6f68:	4b04      	ldr	r3, [pc, #16]	; (6f7c <std.isra.0+0x44>)
    6f6a:	6323      	str	r3, [r4, #48]	; 0x30
    6f6c:	bd10      	pop	{r4, pc}
    6f6e:	46c0      	nop			; (mov r8, r8)
    6f70:	000080fd 	.word	0x000080fd
    6f74:	00008125 	.word	0x00008125
    6f78:	0000815d 	.word	0x0000815d
    6f7c:	00008189 	.word	0x00008189

00006f80 <__sfmoreglue>:
    6f80:	b570      	push	{r4, r5, r6, lr}
    6f82:	1e4b      	subs	r3, r1, #1
    6f84:	2568      	movs	r5, #104	; 0x68
    6f86:	435d      	muls	r5, r3
    6f88:	1c0e      	adds	r6, r1, #0
    6f8a:	1c29      	adds	r1, r5, #0
    6f8c:	3174      	adds	r1, #116	; 0x74
    6f8e:	f001 f84f 	bl	8030 <_malloc_r>
    6f92:	1e04      	subs	r4, r0, #0
    6f94:	d008      	beq.n	6fa8 <__sfmoreglue+0x28>
    6f96:	2100      	movs	r1, #0
    6f98:	6001      	str	r1, [r0, #0]
    6f9a:	6046      	str	r6, [r0, #4]
    6f9c:	1c2a      	adds	r2, r5, #0
    6f9e:	300c      	adds	r0, #12
    6fa0:	60a0      	str	r0, [r4, #8]
    6fa2:	3268      	adds	r2, #104	; 0x68
    6fa4:	f7fd fa63 	bl	446e <memset>
    6fa8:	1c20      	adds	r0, r4, #0
    6faa:	bd70      	pop	{r4, r5, r6, pc}

00006fac <__sinit>:
    6fac:	6983      	ldr	r3, [r0, #24]
    6fae:	b513      	push	{r0, r1, r4, lr}
    6fb0:	1c04      	adds	r4, r0, #0
    6fb2:	2b00      	cmp	r3, #0
    6fb4:	d127      	bne.n	7006 <__sinit+0x5a>
    6fb6:	6483      	str	r3, [r0, #72]	; 0x48
    6fb8:	64c3      	str	r3, [r0, #76]	; 0x4c
    6fba:	6503      	str	r3, [r0, #80]	; 0x50
    6fbc:	4b12      	ldr	r3, [pc, #72]	; (7008 <__sinit+0x5c>)
    6fbe:	4a13      	ldr	r2, [pc, #76]	; (700c <__sinit+0x60>)
    6fc0:	681b      	ldr	r3, [r3, #0]
    6fc2:	6282      	str	r2, [r0, #40]	; 0x28
    6fc4:	4298      	cmp	r0, r3
    6fc6:	d101      	bne.n	6fcc <__sinit+0x20>
    6fc8:	2301      	movs	r3, #1
    6fca:	6183      	str	r3, [r0, #24]
    6fcc:	1c20      	adds	r0, r4, #0
    6fce:	f000 f81f 	bl	7010 <__sfp>
    6fd2:	6060      	str	r0, [r4, #4]
    6fd4:	1c20      	adds	r0, r4, #0
    6fd6:	f000 f81b 	bl	7010 <__sfp>
    6fda:	60a0      	str	r0, [r4, #8]
    6fdc:	1c20      	adds	r0, r4, #0
    6fde:	f000 f817 	bl	7010 <__sfp>
    6fe2:	2104      	movs	r1, #4
    6fe4:	60e0      	str	r0, [r4, #12]
    6fe6:	2200      	movs	r2, #0
    6fe8:	6860      	ldr	r0, [r4, #4]
    6fea:	f7ff ffa5 	bl	6f38 <std.isra.0>
    6fee:	68a0      	ldr	r0, [r4, #8]
    6ff0:	2109      	movs	r1, #9
    6ff2:	2201      	movs	r2, #1
    6ff4:	f7ff ffa0 	bl	6f38 <std.isra.0>
    6ff8:	68e0      	ldr	r0, [r4, #12]
    6ffa:	2112      	movs	r1, #18
    6ffc:	2202      	movs	r2, #2
    6ffe:	f7ff ff9b 	bl	6f38 <std.isra.0>
    7002:	2301      	movs	r3, #1
    7004:	61a3      	str	r3, [r4, #24]
    7006:	bd13      	pop	{r0, r1, r4, pc}
    7008:	0000c448 	.word	0x0000c448
    700c:	00006f05 	.word	0x00006f05

00007010 <__sfp>:
    7010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7012:	4b1d      	ldr	r3, [pc, #116]	; (7088 <__sfp+0x78>)
    7014:	1c07      	adds	r7, r0, #0
    7016:	681e      	ldr	r6, [r3, #0]
    7018:	69b2      	ldr	r2, [r6, #24]
    701a:	2a00      	cmp	r2, #0
    701c:	d102      	bne.n	7024 <__sfp+0x14>
    701e:	1c30      	adds	r0, r6, #0
    7020:	f7ff ffc4 	bl	6fac <__sinit>
    7024:	3648      	adds	r6, #72	; 0x48
    7026:	68b4      	ldr	r4, [r6, #8]
    7028:	6873      	ldr	r3, [r6, #4]
    702a:	3b01      	subs	r3, #1
    702c:	d405      	bmi.n	703a <__sfp+0x2a>
    702e:	220c      	movs	r2, #12
    7030:	5ea5      	ldrsh	r5, [r4, r2]
    7032:	2d00      	cmp	r5, #0
    7034:	d010      	beq.n	7058 <__sfp+0x48>
    7036:	3468      	adds	r4, #104	; 0x68
    7038:	e7f7      	b.n	702a <__sfp+0x1a>
    703a:	6833      	ldr	r3, [r6, #0]
    703c:	2b00      	cmp	r3, #0
    703e:	d106      	bne.n	704e <__sfp+0x3e>
    7040:	1c38      	adds	r0, r7, #0
    7042:	2104      	movs	r1, #4
    7044:	f7ff ff9c 	bl	6f80 <__sfmoreglue>
    7048:	6030      	str	r0, [r6, #0]
    704a:	2800      	cmp	r0, #0
    704c:	d001      	beq.n	7052 <__sfp+0x42>
    704e:	6836      	ldr	r6, [r6, #0]
    7050:	e7e9      	b.n	7026 <__sfp+0x16>
    7052:	230c      	movs	r3, #12
    7054:	603b      	str	r3, [r7, #0]
    7056:	e016      	b.n	7086 <__sfp+0x76>
    7058:	2301      	movs	r3, #1
    705a:	425b      	negs	r3, r3
    705c:	81e3      	strh	r3, [r4, #14]
    705e:	1c20      	adds	r0, r4, #0
    7060:	2301      	movs	r3, #1
    7062:	81a3      	strh	r3, [r4, #12]
    7064:	6665      	str	r5, [r4, #100]	; 0x64
    7066:	6025      	str	r5, [r4, #0]
    7068:	60a5      	str	r5, [r4, #8]
    706a:	6065      	str	r5, [r4, #4]
    706c:	6125      	str	r5, [r4, #16]
    706e:	6165      	str	r5, [r4, #20]
    7070:	61a5      	str	r5, [r4, #24]
    7072:	305c      	adds	r0, #92	; 0x5c
    7074:	1c29      	adds	r1, r5, #0
    7076:	2208      	movs	r2, #8
    7078:	f7fd f9f9 	bl	446e <memset>
    707c:	6365      	str	r5, [r4, #52]	; 0x34
    707e:	63a5      	str	r5, [r4, #56]	; 0x38
    7080:	64a5      	str	r5, [r4, #72]	; 0x48
    7082:	64e5      	str	r5, [r4, #76]	; 0x4c
    7084:	1c20      	adds	r0, r4, #0
    7086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7088:	0000c448 	.word	0x0000c448

0000708c <rshift>:
    708c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    708e:	1c03      	adds	r3, r0, #0
    7090:	6906      	ldr	r6, [r0, #16]
    7092:	3314      	adds	r3, #20
    7094:	114c      	asrs	r4, r1, #5
    7096:	1c1a      	adds	r2, r3, #0
    7098:	42b4      	cmp	r4, r6
    709a:	da27      	bge.n	70ec <rshift+0x60>
    709c:	00b6      	lsls	r6, r6, #2
    709e:	199e      	adds	r6, r3, r6
    70a0:	00a4      	lsls	r4, r4, #2
    70a2:	221f      	movs	r2, #31
    70a4:	9601      	str	r6, [sp, #4]
    70a6:	191c      	adds	r4, r3, r4
    70a8:	4011      	ands	r1, r2
    70aa:	d101      	bne.n	70b0 <rshift+0x24>
    70ac:	1c19      	adds	r1, r3, #0
    70ae:	e016      	b.n	70de <rshift+0x52>
    70b0:	2220      	movs	r2, #32
    70b2:	cc20      	ldmia	r4!, {r5}
    70b4:	1a52      	subs	r2, r2, r1
    70b6:	4694      	mov	ip, r2
    70b8:	40cd      	lsrs	r5, r1
    70ba:	1c1f      	adds	r7, r3, #0
    70bc:	9e01      	ldr	r6, [sp, #4]
    70be:	1c3a      	adds	r2, r7, #0
    70c0:	42b4      	cmp	r4, r6
    70c2:	d207      	bcs.n	70d4 <rshift+0x48>
    70c4:	6822      	ldr	r2, [r4, #0]
    70c6:	4666      	mov	r6, ip
    70c8:	40b2      	lsls	r2, r6
    70ca:	4315      	orrs	r5, r2
    70cc:	c720      	stmia	r7!, {r5}
    70ce:	cc20      	ldmia	r4!, {r5}
    70d0:	40cd      	lsrs	r5, r1
    70d2:	e7f3      	b.n	70bc <rshift+0x30>
    70d4:	603d      	str	r5, [r7, #0]
    70d6:	2d00      	cmp	r5, #0
    70d8:	d008      	beq.n	70ec <rshift+0x60>
    70da:	3204      	adds	r2, #4
    70dc:	e006      	b.n	70ec <rshift+0x60>
    70de:	9d01      	ldr	r5, [sp, #4]
    70e0:	1c0a      	adds	r2, r1, #0
    70e2:	42ac      	cmp	r4, r5
    70e4:	d202      	bcs.n	70ec <rshift+0x60>
    70e6:	cc04      	ldmia	r4!, {r2}
    70e8:	c104      	stmia	r1!, {r2}
    70ea:	e7f8      	b.n	70de <rshift+0x52>
    70ec:	1ad3      	subs	r3, r2, r3
    70ee:	109b      	asrs	r3, r3, #2
    70f0:	6103      	str	r3, [r0, #16]
    70f2:	d100      	bne.n	70f6 <rshift+0x6a>
    70f4:	6143      	str	r3, [r0, #20]
    70f6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

000070f8 <__hexdig_fun>:
    70f8:	1c02      	adds	r2, r0, #0
    70fa:	3a30      	subs	r2, #48	; 0x30
    70fc:	1c03      	adds	r3, r0, #0
    70fe:	2a09      	cmp	r2, #9
    7100:	d801      	bhi.n	7106 <__hexdig_fun+0xe>
    7102:	3b20      	subs	r3, #32
    7104:	e00b      	b.n	711e <__hexdig_fun+0x26>
    7106:	1c02      	adds	r2, r0, #0
    7108:	3a61      	subs	r2, #97	; 0x61
    710a:	2a05      	cmp	r2, #5
    710c:	d801      	bhi.n	7112 <__hexdig_fun+0x1a>
    710e:	3b47      	subs	r3, #71	; 0x47
    7110:	e005      	b.n	711e <__hexdig_fun+0x26>
    7112:	1c1a      	adds	r2, r3, #0
    7114:	3a41      	subs	r2, #65	; 0x41
    7116:	2000      	movs	r0, #0
    7118:	2a05      	cmp	r2, #5
    711a:	d801      	bhi.n	7120 <__hexdig_fun+0x28>
    711c:	3b27      	subs	r3, #39	; 0x27
    711e:	b2d8      	uxtb	r0, r3
    7120:	4770      	bx	lr

00007122 <__gethex>:
    7122:	b5f0      	push	{r4, r5, r6, r7, lr}
    7124:	b08f      	sub	sp, #60	; 0x3c
    7126:	9206      	str	r2, [sp, #24]
    7128:	930c      	str	r3, [sp, #48]	; 0x30
    712a:	910a      	str	r1, [sp, #40]	; 0x28
    712c:	9008      	str	r0, [sp, #32]
    712e:	f000 fac1 	bl	76b4 <_localeconv_r>
    7132:	6800      	ldr	r0, [r0, #0]
    7134:	900b      	str	r0, [sp, #44]	; 0x2c
    7136:	f7fd fa63 	bl	4600 <strlen>
    713a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    713c:	9007      	str	r0, [sp, #28]
    713e:	182b      	adds	r3, r5, r0
    7140:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7142:	3b01      	subs	r3, #1
    7144:	781b      	ldrb	r3, [r3, #0]
    7146:	682a      	ldr	r2, [r5, #0]
    7148:	930d      	str	r3, [sp, #52]	; 0x34
    714a:	1c93      	adds	r3, r2, #2
    714c:	9305      	str	r3, [sp, #20]
    714e:	9d05      	ldr	r5, [sp, #20]
    7150:	1a99      	subs	r1, r3, r2
    7152:	7828      	ldrb	r0, [r5, #0]
    7154:	3902      	subs	r1, #2
    7156:	9109      	str	r1, [sp, #36]	; 0x24
    7158:	3301      	adds	r3, #1
    715a:	2830      	cmp	r0, #48	; 0x30
    715c:	d0f6      	beq.n	714c <__gethex+0x2a>
    715e:	f7ff ffcb 	bl	70f8 <__hexdig_fun>
    7162:	1e06      	subs	r6, r0, #0
    7164:	d11f      	bne.n	71a6 <__gethex+0x84>
    7166:	9805      	ldr	r0, [sp, #20]
    7168:	990b      	ldr	r1, [sp, #44]	; 0x2c
    716a:	9a07      	ldr	r2, [sp, #28]
    716c:	f001 f812 	bl	8194 <strncmp>
    7170:	2800      	cmp	r0, #0
    7172:	d13b      	bne.n	71ec <__gethex+0xca>
    7174:	9807      	ldr	r0, [sp, #28]
    7176:	182f      	adds	r7, r5, r0
    7178:	7838      	ldrb	r0, [r7, #0]
    717a:	f7ff ffbd 	bl	70f8 <__hexdig_fun>
    717e:	2800      	cmp	r0, #0
    7180:	d037      	beq.n	71f2 <__gethex+0xd0>
    7182:	9705      	str	r7, [sp, #20]
    7184:	9d05      	ldr	r5, [sp, #20]
    7186:	7828      	ldrb	r0, [r5, #0]
    7188:	2830      	cmp	r0, #48	; 0x30
    718a:	d103      	bne.n	7194 <__gethex+0x72>
    718c:	9d05      	ldr	r5, [sp, #20]
    718e:	3501      	adds	r5, #1
    7190:	9505      	str	r5, [sp, #20]
    7192:	e7f7      	b.n	7184 <__gethex+0x62>
    7194:	f7ff ffb0 	bl	70f8 <__hexdig_fun>
    7198:	4245      	negs	r5, r0
    719a:	4145      	adcs	r5, r0
    719c:	9503      	str	r5, [sp, #12]
    719e:	2501      	movs	r5, #1
    71a0:	1c3e      	adds	r6, r7, #0
    71a2:	9509      	str	r5, [sp, #36]	; 0x24
    71a4:	e002      	b.n	71ac <__gethex+0x8a>
    71a6:	2500      	movs	r5, #0
    71a8:	9503      	str	r5, [sp, #12]
    71aa:	1c2e      	adds	r6, r5, #0
    71ac:	9f05      	ldr	r7, [sp, #20]
    71ae:	7838      	ldrb	r0, [r7, #0]
    71b0:	f7ff ffa2 	bl	70f8 <__hexdig_fun>
    71b4:	2800      	cmp	r0, #0
    71b6:	d001      	beq.n	71bc <__gethex+0x9a>
    71b8:	3701      	adds	r7, #1
    71ba:	e7f8      	b.n	71ae <__gethex+0x8c>
    71bc:	1c38      	adds	r0, r7, #0
    71be:	990b      	ldr	r1, [sp, #44]	; 0x2c
    71c0:	9a07      	ldr	r2, [sp, #28]
    71c2:	f000 ffe7 	bl	8194 <strncmp>
    71c6:	2800      	cmp	r0, #0
    71c8:	d10b      	bne.n	71e2 <__gethex+0xc0>
    71ca:	2e00      	cmp	r6, #0
    71cc:	d10b      	bne.n	71e6 <__gethex+0xc4>
    71ce:	9d07      	ldr	r5, [sp, #28]
    71d0:	197f      	adds	r7, r7, r5
    71d2:	1c3e      	adds	r6, r7, #0
    71d4:	7838      	ldrb	r0, [r7, #0]
    71d6:	f7ff ff8f 	bl	70f8 <__hexdig_fun>
    71da:	2800      	cmp	r0, #0
    71dc:	d001      	beq.n	71e2 <__gethex+0xc0>
    71de:	3701      	adds	r7, #1
    71e0:	e7f8      	b.n	71d4 <__gethex+0xb2>
    71e2:	2e00      	cmp	r6, #0
    71e4:	d009      	beq.n	71fa <__gethex+0xd8>
    71e6:	1bf6      	subs	r6, r6, r7
    71e8:	00b6      	lsls	r6, r6, #2
    71ea:	e006      	b.n	71fa <__gethex+0xd8>
    71ec:	9f05      	ldr	r7, [sp, #20]
    71ee:	9604      	str	r6, [sp, #16]
    71f0:	e000      	b.n	71f4 <__gethex+0xd2>
    71f2:	9004      	str	r0, [sp, #16]
    71f4:	2501      	movs	r5, #1
    71f6:	9503      	str	r5, [sp, #12]
    71f8:	e000      	b.n	71fc <__gethex+0xda>
    71fa:	9604      	str	r6, [sp, #16]
    71fc:	783b      	ldrb	r3, [r7, #0]
    71fe:	2b50      	cmp	r3, #80	; 0x50
    7200:	d001      	beq.n	7206 <__gethex+0xe4>
    7202:	2b70      	cmp	r3, #112	; 0x70
    7204:	d127      	bne.n	7256 <__gethex+0x134>
    7206:	787b      	ldrb	r3, [r7, #1]
    7208:	2b2b      	cmp	r3, #43	; 0x2b
    720a:	d004      	beq.n	7216 <__gethex+0xf4>
    720c:	2b2d      	cmp	r3, #45	; 0x2d
    720e:	d004      	beq.n	721a <__gethex+0xf8>
    7210:	1c7c      	adds	r4, r7, #1
    7212:	2600      	movs	r6, #0
    7214:	e003      	b.n	721e <__gethex+0xfc>
    7216:	2600      	movs	r6, #0
    7218:	e000      	b.n	721c <__gethex+0xfa>
    721a:	2601      	movs	r6, #1
    721c:	1cbc      	adds	r4, r7, #2
    721e:	7820      	ldrb	r0, [r4, #0]
    7220:	f7ff ff6a 	bl	70f8 <__hexdig_fun>
    7224:	1e43      	subs	r3, r0, #1
    7226:	b2db      	uxtb	r3, r3
    7228:	1c05      	adds	r5, r0, #0
    722a:	2b18      	cmp	r3, #24
    722c:	d813      	bhi.n	7256 <__gethex+0x134>
    722e:	3401      	adds	r4, #1
    7230:	7820      	ldrb	r0, [r4, #0]
    7232:	f7ff ff61 	bl	70f8 <__hexdig_fun>
    7236:	1e43      	subs	r3, r0, #1
    7238:	b2db      	uxtb	r3, r3
    723a:	3d10      	subs	r5, #16
    723c:	2b18      	cmp	r3, #24
    723e:	d803      	bhi.n	7248 <__gethex+0x126>
    7240:	230a      	movs	r3, #10
    7242:	435d      	muls	r5, r3
    7244:	182d      	adds	r5, r5, r0
    7246:	e7f2      	b.n	722e <__gethex+0x10c>
    7248:	2e00      	cmp	r6, #0
    724a:	d000      	beq.n	724e <__gethex+0x12c>
    724c:	426d      	negs	r5, r5
    724e:	9804      	ldr	r0, [sp, #16]
    7250:	1940      	adds	r0, r0, r5
    7252:	9004      	str	r0, [sp, #16]
    7254:	e000      	b.n	7258 <__gethex+0x136>
    7256:	1c3c      	adds	r4, r7, #0
    7258:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    725a:	602c      	str	r4, [r5, #0]
    725c:	9d03      	ldr	r5, [sp, #12]
    725e:	2d00      	cmp	r5, #0
    7260:	d006      	beq.n	7270 <__gethex+0x14e>
    7262:	9d09      	ldr	r5, [sp, #36]	; 0x24
    7264:	2006      	movs	r0, #6
    7266:	426b      	negs	r3, r5
    7268:	416b      	adcs	r3, r5
    726a:	425b      	negs	r3, r3
    726c:	4018      	ands	r0, r3
    726e:	e174      	b.n	755a <__gethex+0x438>
    7270:	9d05      	ldr	r5, [sp, #20]
    7272:	9903      	ldr	r1, [sp, #12]
    7274:	1b7b      	subs	r3, r7, r5
    7276:	3b01      	subs	r3, #1
    7278:	2b07      	cmp	r3, #7
    727a:	dd02      	ble.n	7282 <__gethex+0x160>
    727c:	3101      	adds	r1, #1
    727e:	105b      	asrs	r3, r3, #1
    7280:	e7fa      	b.n	7278 <__gethex+0x156>
    7282:	9808      	ldr	r0, [sp, #32]
    7284:	f000 fa7f 	bl	7786 <_Balloc>
    7288:	1c05      	adds	r5, r0, #0
    728a:	3514      	adds	r5, #20
    728c:	9503      	str	r5, [sp, #12]
    728e:	9509      	str	r5, [sp, #36]	; 0x24
    7290:	2500      	movs	r5, #0
    7292:	1c04      	adds	r4, r0, #0
    7294:	1c2e      	adds	r6, r5, #0
    7296:	9a05      	ldr	r2, [sp, #20]
    7298:	4297      	cmp	r7, r2
    729a:	d927      	bls.n	72ec <__gethex+0x1ca>
    729c:	3f01      	subs	r7, #1
    729e:	783b      	ldrb	r3, [r7, #0]
    72a0:	980d      	ldr	r0, [sp, #52]	; 0x34
    72a2:	970a      	str	r7, [sp, #40]	; 0x28
    72a4:	4283      	cmp	r3, r0
    72a6:	d008      	beq.n	72ba <__gethex+0x198>
    72a8:	2e20      	cmp	r6, #32
    72aa:	d114      	bne.n	72d6 <__gethex+0x1b4>
    72ac:	9809      	ldr	r0, [sp, #36]	; 0x24
    72ae:	6005      	str	r5, [r0, #0]
    72b0:	3004      	adds	r0, #4
    72b2:	2500      	movs	r5, #0
    72b4:	9009      	str	r0, [sp, #36]	; 0x24
    72b6:	1c2e      	adds	r6, r5, #0
    72b8:	e00d      	b.n	72d6 <__gethex+0x1b4>
    72ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    72bc:	9a07      	ldr	r2, [sp, #28]
    72be:	9b05      	ldr	r3, [sp, #20]
    72c0:	1a8f      	subs	r7, r1, r2
    72c2:	3701      	adds	r7, #1
    72c4:	429f      	cmp	r7, r3
    72c6:	d3ef      	bcc.n	72a8 <__gethex+0x186>
    72c8:	1c38      	adds	r0, r7, #0
    72ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    72cc:	f000 ff62 	bl	8194 <strncmp>
    72d0:	2800      	cmp	r0, #0
    72d2:	d0e0      	beq.n	7296 <__gethex+0x174>
    72d4:	e7e8      	b.n	72a8 <__gethex+0x186>
    72d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    72d8:	7808      	ldrb	r0, [r1, #0]
    72da:	f7ff ff0d 	bl	70f8 <__hexdig_fun>
    72de:	230f      	movs	r3, #15
    72e0:	4018      	ands	r0, r3
    72e2:	40b0      	lsls	r0, r6
    72e4:	4305      	orrs	r5, r0
    72e6:	3604      	adds	r6, #4
    72e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    72ea:	e7d4      	b.n	7296 <__gethex+0x174>
    72ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
    72ee:	9b03      	ldr	r3, [sp, #12]
    72f0:	c620      	stmia	r6!, {r5}
    72f2:	1af6      	subs	r6, r6, r3
    72f4:	10b6      	asrs	r6, r6, #2
    72f6:	6126      	str	r6, [r4, #16]
    72f8:	1c28      	adds	r0, r5, #0
    72fa:	f000 fb13 	bl	7924 <__hi0bits>
    72fe:	9d06      	ldr	r5, [sp, #24]
    7300:	0176      	lsls	r6, r6, #5
    7302:	682f      	ldr	r7, [r5, #0]
    7304:	1a36      	subs	r6, r6, r0
    7306:	42be      	cmp	r6, r7
    7308:	dd27      	ble.n	735a <__gethex+0x238>
    730a:	1bf6      	subs	r6, r6, r7
    730c:	1c20      	adds	r0, r4, #0
    730e:	1c31      	adds	r1, r6, #0
    7310:	f000 fe16 	bl	7f40 <__any_on>
    7314:	2500      	movs	r5, #0
    7316:	42a8      	cmp	r0, r5
    7318:	d017      	beq.n	734a <__gethex+0x228>
    731a:	1e73      	subs	r3, r6, #1
    731c:	221f      	movs	r2, #31
    731e:	2501      	movs	r5, #1
    7320:	401a      	ands	r2, r3
    7322:	1c28      	adds	r0, r5, #0
    7324:	4090      	lsls	r0, r2
    7326:	1159      	asrs	r1, r3, #5
    7328:	1c02      	adds	r2, r0, #0
    732a:	9803      	ldr	r0, [sp, #12]
    732c:	0089      	lsls	r1, r1, #2
    732e:	5809      	ldr	r1, [r1, r0]
    7330:	4211      	tst	r1, r2
    7332:	d00a      	beq.n	734a <__gethex+0x228>
    7334:	42ab      	cmp	r3, r5
    7336:	dc01      	bgt.n	733c <__gethex+0x21a>
    7338:	2502      	movs	r5, #2
    733a:	e006      	b.n	734a <__gethex+0x228>
    733c:	1eb1      	subs	r1, r6, #2
    733e:	1c20      	adds	r0, r4, #0
    7340:	f000 fdfe 	bl	7f40 <__any_on>
    7344:	2800      	cmp	r0, #0
    7346:	d0f7      	beq.n	7338 <__gethex+0x216>
    7348:	2503      	movs	r5, #3
    734a:	1c31      	adds	r1, r6, #0
    734c:	1c20      	adds	r0, r4, #0
    734e:	f7ff fe9d 	bl	708c <rshift>
    7352:	9904      	ldr	r1, [sp, #16]
    7354:	1989      	adds	r1, r1, r6
    7356:	9104      	str	r1, [sp, #16]
    7358:	e00f      	b.n	737a <__gethex+0x258>
    735a:	2500      	movs	r5, #0
    735c:	42be      	cmp	r6, r7
    735e:	da0c      	bge.n	737a <__gethex+0x258>
    7360:	1bbe      	subs	r6, r7, r6
    7362:	1c21      	adds	r1, r4, #0
    7364:	1c32      	adds	r2, r6, #0
    7366:	9808      	ldr	r0, [sp, #32]
    7368:	f000 fc10 	bl	7b8c <__lshift>
    736c:	9a04      	ldr	r2, [sp, #16]
    736e:	1c03      	adds	r3, r0, #0
    7370:	1b92      	subs	r2, r2, r6
    7372:	3314      	adds	r3, #20
    7374:	1c04      	adds	r4, r0, #0
    7376:	9204      	str	r2, [sp, #16]
    7378:	9303      	str	r3, [sp, #12]
    737a:	9806      	ldr	r0, [sp, #24]
    737c:	9904      	ldr	r1, [sp, #16]
    737e:	6880      	ldr	r0, [r0, #8]
    7380:	4281      	cmp	r1, r0
    7382:	dd08      	ble.n	7396 <__gethex+0x274>
    7384:	9808      	ldr	r0, [sp, #32]
    7386:	1c21      	adds	r1, r4, #0
    7388:	f000 fa35 	bl	77f6 <_Bfree>
    738c:	9d14      	ldr	r5, [sp, #80]	; 0x50
    738e:	2300      	movs	r3, #0
    7390:	602b      	str	r3, [r5, #0]
    7392:	20a3      	movs	r0, #163	; 0xa3
    7394:	e0e1      	b.n	755a <__gethex+0x438>
    7396:	9806      	ldr	r0, [sp, #24]
    7398:	9904      	ldr	r1, [sp, #16]
    739a:	6846      	ldr	r6, [r0, #4]
    739c:	42b1      	cmp	r1, r6
    739e:	da54      	bge.n	744a <__gethex+0x328>
    73a0:	1a76      	subs	r6, r6, r1
    73a2:	42be      	cmp	r6, r7
    73a4:	db2d      	blt.n	7402 <__gethex+0x2e0>
    73a6:	68c3      	ldr	r3, [r0, #12]
    73a8:	2b02      	cmp	r3, #2
    73aa:	d01a      	beq.n	73e2 <__gethex+0x2c0>
    73ac:	2b03      	cmp	r3, #3
    73ae:	d01c      	beq.n	73ea <__gethex+0x2c8>
    73b0:	2b01      	cmp	r3, #1
    73b2:	d11d      	bne.n	73f0 <__gethex+0x2ce>
    73b4:	42be      	cmp	r6, r7
    73b6:	d11b      	bne.n	73f0 <__gethex+0x2ce>
    73b8:	2f01      	cmp	r7, #1
    73ba:	dc0b      	bgt.n	73d4 <__gethex+0x2b2>
    73bc:	9a06      	ldr	r2, [sp, #24]
    73be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    73c0:	6852      	ldr	r2, [r2, #4]
    73c2:	2301      	movs	r3, #1
    73c4:	602a      	str	r2, [r5, #0]
    73c6:	9d03      	ldr	r5, [sp, #12]
    73c8:	6123      	str	r3, [r4, #16]
    73ca:	602b      	str	r3, [r5, #0]
    73cc:	9d14      	ldr	r5, [sp, #80]	; 0x50
    73ce:	2062      	movs	r0, #98	; 0x62
    73d0:	602c      	str	r4, [r5, #0]
    73d2:	e0c2      	b.n	755a <__gethex+0x438>
    73d4:	1e79      	subs	r1, r7, #1
    73d6:	1c20      	adds	r0, r4, #0
    73d8:	f000 fdb2 	bl	7f40 <__any_on>
    73dc:	2800      	cmp	r0, #0
    73de:	d1ed      	bne.n	73bc <__gethex+0x29a>
    73e0:	e006      	b.n	73f0 <__gethex+0x2ce>
    73e2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    73e4:	2d00      	cmp	r5, #0
    73e6:	d0e9      	beq.n	73bc <__gethex+0x29a>
    73e8:	e002      	b.n	73f0 <__gethex+0x2ce>
    73ea:	9d15      	ldr	r5, [sp, #84]	; 0x54
    73ec:	2d00      	cmp	r5, #0
    73ee:	d1e5      	bne.n	73bc <__gethex+0x29a>
    73f0:	9808      	ldr	r0, [sp, #32]
    73f2:	1c21      	adds	r1, r4, #0
    73f4:	f000 f9ff 	bl	77f6 <_Bfree>
    73f8:	9d14      	ldr	r5, [sp, #80]	; 0x50
    73fa:	2300      	movs	r3, #0
    73fc:	602b      	str	r3, [r5, #0]
    73fe:	2050      	movs	r0, #80	; 0x50
    7400:	e0ab      	b.n	755a <__gethex+0x438>
    7402:	1e70      	subs	r0, r6, #1
    7404:	9004      	str	r0, [sp, #16]
    7406:	2d00      	cmp	r5, #0
    7408:	d107      	bne.n	741a <__gethex+0x2f8>
    740a:	2800      	cmp	r0, #0
    740c:	dd06      	ble.n	741c <__gethex+0x2fa>
    740e:	1c20      	adds	r0, r4, #0
    7410:	9904      	ldr	r1, [sp, #16]
    7412:	f000 fd95 	bl	7f40 <__any_on>
    7416:	1c05      	adds	r5, r0, #0
    7418:	e000      	b.n	741c <__gethex+0x2fa>
    741a:	2501      	movs	r5, #1
    741c:	9904      	ldr	r1, [sp, #16]
    741e:	9803      	ldr	r0, [sp, #12]
    7420:	114b      	asrs	r3, r1, #5
    7422:	221f      	movs	r2, #31
    7424:	009b      	lsls	r3, r3, #2
    7426:	4011      	ands	r1, r2
    7428:	581b      	ldr	r3, [r3, r0]
    742a:	2201      	movs	r2, #1
    742c:	408a      	lsls	r2, r1
    742e:	4213      	tst	r3, r2
    7430:	d001      	beq.n	7436 <__gethex+0x314>
    7432:	2302      	movs	r3, #2
    7434:	431d      	orrs	r5, r3
    7436:	1c31      	adds	r1, r6, #0
    7438:	1c20      	adds	r0, r4, #0
    743a:	f7ff fe27 	bl	708c <rshift>
    743e:	9906      	ldr	r1, [sp, #24]
    7440:	1bbf      	subs	r7, r7, r6
    7442:	6849      	ldr	r1, [r1, #4]
    7444:	2602      	movs	r6, #2
    7446:	9104      	str	r1, [sp, #16]
    7448:	e000      	b.n	744c <__gethex+0x32a>
    744a:	2601      	movs	r6, #1
    744c:	2d00      	cmp	r5, #0
    744e:	d07e      	beq.n	754e <__gethex+0x42c>
    7450:	9a06      	ldr	r2, [sp, #24]
    7452:	68d3      	ldr	r3, [r2, #12]
    7454:	2b02      	cmp	r3, #2
    7456:	d00b      	beq.n	7470 <__gethex+0x34e>
    7458:	2b03      	cmp	r3, #3
    745a:	d00d      	beq.n	7478 <__gethex+0x356>
    745c:	2b01      	cmp	r3, #1
    745e:	d174      	bne.n	754a <__gethex+0x428>
    7460:	07a8      	lsls	r0, r5, #30
    7462:	d572      	bpl.n	754a <__gethex+0x428>
    7464:	9903      	ldr	r1, [sp, #12]
    7466:	680a      	ldr	r2, [r1, #0]
    7468:	4315      	orrs	r5, r2
    746a:	421d      	tst	r5, r3
    746c:	d107      	bne.n	747e <__gethex+0x35c>
    746e:	e06c      	b.n	754a <__gethex+0x428>
    7470:	9d15      	ldr	r5, [sp, #84]	; 0x54
    7472:	2301      	movs	r3, #1
    7474:	1b5d      	subs	r5, r3, r5
    7476:	9515      	str	r5, [sp, #84]	; 0x54
    7478:	9d15      	ldr	r5, [sp, #84]	; 0x54
    747a:	2d00      	cmp	r5, #0
    747c:	d065      	beq.n	754a <__gethex+0x428>
    747e:	6925      	ldr	r5, [r4, #16]
    7480:	1c23      	adds	r3, r4, #0
    7482:	00a8      	lsls	r0, r5, #2
    7484:	3314      	adds	r3, #20
    7486:	9005      	str	r0, [sp, #20]
    7488:	1819      	adds	r1, r3, r0
    748a:	681a      	ldr	r2, [r3, #0]
    748c:	1c50      	adds	r0, r2, #1
    748e:	d002      	beq.n	7496 <__gethex+0x374>
    7490:	3201      	adds	r2, #1
    7492:	601a      	str	r2, [r3, #0]
    7494:	e021      	b.n	74da <__gethex+0x3b8>
    7496:	2200      	movs	r2, #0
    7498:	c304      	stmia	r3!, {r2}
    749a:	4299      	cmp	r1, r3
    749c:	d8f5      	bhi.n	748a <__gethex+0x368>
    749e:	68a1      	ldr	r1, [r4, #8]
    74a0:	428d      	cmp	r5, r1
    74a2:	db12      	blt.n	74ca <__gethex+0x3a8>
    74a4:	6861      	ldr	r1, [r4, #4]
    74a6:	9808      	ldr	r0, [sp, #32]
    74a8:	3101      	adds	r1, #1
    74aa:	f000 f96c 	bl	7786 <_Balloc>
    74ae:	6922      	ldr	r2, [r4, #16]
    74b0:	1c21      	adds	r1, r4, #0
    74b2:	3202      	adds	r2, #2
    74b4:	9003      	str	r0, [sp, #12]
    74b6:	310c      	adds	r1, #12
    74b8:	0092      	lsls	r2, r2, #2
    74ba:	300c      	adds	r0, #12
    74bc:	f7fc ffce 	bl	445c <memcpy>
    74c0:	1c21      	adds	r1, r4, #0
    74c2:	9808      	ldr	r0, [sp, #32]
    74c4:	f000 f997 	bl	77f6 <_Bfree>
    74c8:	9c03      	ldr	r4, [sp, #12]
    74ca:	6923      	ldr	r3, [r4, #16]
    74cc:	1c5a      	adds	r2, r3, #1
    74ce:	3304      	adds	r3, #4
    74d0:	009b      	lsls	r3, r3, #2
    74d2:	6122      	str	r2, [r4, #16]
    74d4:	18e3      	adds	r3, r4, r3
    74d6:	2201      	movs	r2, #1
    74d8:	605a      	str	r2, [r3, #4]
    74da:	1c22      	adds	r2, r4, #0
    74dc:	3214      	adds	r2, #20
    74de:	2e02      	cmp	r6, #2
    74e0:	d110      	bne.n	7504 <__gethex+0x3e2>
    74e2:	9d06      	ldr	r5, [sp, #24]
    74e4:	682b      	ldr	r3, [r5, #0]
    74e6:	3b01      	subs	r3, #1
    74e8:	429f      	cmp	r7, r3
    74ea:	d12c      	bne.n	7546 <__gethex+0x424>
    74ec:	1178      	asrs	r0, r7, #5
    74ee:	0080      	lsls	r0, r0, #2
    74f0:	211f      	movs	r1, #31
    74f2:	2301      	movs	r3, #1
    74f4:	4039      	ands	r1, r7
    74f6:	1c1d      	adds	r5, r3, #0
    74f8:	5882      	ldr	r2, [r0, r2]
    74fa:	408d      	lsls	r5, r1
    74fc:	422a      	tst	r2, r5
    74fe:	d022      	beq.n	7546 <__gethex+0x424>
    7500:	1c1e      	adds	r6, r3, #0
    7502:	e020      	b.n	7546 <__gethex+0x424>
    7504:	6920      	ldr	r0, [r4, #16]
    7506:	42a8      	cmp	r0, r5
    7508:	dd0e      	ble.n	7528 <__gethex+0x406>
    750a:	1c20      	adds	r0, r4, #0
    750c:	2101      	movs	r1, #1
    750e:	f7ff fdbd 	bl	708c <rshift>
    7512:	9d04      	ldr	r5, [sp, #16]
    7514:	2601      	movs	r6, #1
    7516:	3501      	adds	r5, #1
    7518:	9504      	str	r5, [sp, #16]
    751a:	9d06      	ldr	r5, [sp, #24]
    751c:	68ab      	ldr	r3, [r5, #8]
    751e:	9d04      	ldr	r5, [sp, #16]
    7520:	429d      	cmp	r5, r3
    7522:	dd00      	ble.n	7526 <__gethex+0x404>
    7524:	e72e      	b.n	7384 <__gethex+0x262>
    7526:	e00e      	b.n	7546 <__gethex+0x424>
    7528:	251f      	movs	r5, #31
    752a:	403d      	ands	r5, r7
    752c:	2601      	movs	r6, #1
    752e:	2d00      	cmp	r5, #0
    7530:	d009      	beq.n	7546 <__gethex+0x424>
    7532:	9805      	ldr	r0, [sp, #20]
    7534:	1812      	adds	r2, r2, r0
    7536:	3a04      	subs	r2, #4
    7538:	6810      	ldr	r0, [r2, #0]
    753a:	f000 f9f3 	bl	7924 <__hi0bits>
    753e:	2320      	movs	r3, #32
    7540:	1b5d      	subs	r5, r3, r5
    7542:	42a8      	cmp	r0, r5
    7544:	dbe1      	blt.n	750a <__gethex+0x3e8>
    7546:	2320      	movs	r3, #32
    7548:	e000      	b.n	754c <__gethex+0x42a>
    754a:	2310      	movs	r3, #16
    754c:	431e      	orrs	r6, r3
    754e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    7550:	980c      	ldr	r0, [sp, #48]	; 0x30
    7552:	602c      	str	r4, [r5, #0]
    7554:	9d04      	ldr	r5, [sp, #16]
    7556:	6005      	str	r5, [r0, #0]
    7558:	1c30      	adds	r0, r6, #0
    755a:	b00f      	add	sp, #60	; 0x3c
    755c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000755e <L_shift>:
    755e:	2308      	movs	r3, #8
    7560:	1a9a      	subs	r2, r3, r2
    7562:	b570      	push	{r4, r5, r6, lr}
    7564:	0092      	lsls	r2, r2, #2
    7566:	2520      	movs	r5, #32
    7568:	1aad      	subs	r5, r5, r2
    756a:	6843      	ldr	r3, [r0, #4]
    756c:	6806      	ldr	r6, [r0, #0]
    756e:	1c1c      	adds	r4, r3, #0
    7570:	40ac      	lsls	r4, r5
    7572:	4334      	orrs	r4, r6
    7574:	40d3      	lsrs	r3, r2
    7576:	6004      	str	r4, [r0, #0]
    7578:	6043      	str	r3, [r0, #4]
    757a:	3004      	adds	r0, #4
    757c:	4288      	cmp	r0, r1
    757e:	d3f4      	bcc.n	756a <L_shift+0xc>
    7580:	bd70      	pop	{r4, r5, r6, pc}

00007582 <__hexnan>:
    7582:	b5f0      	push	{r4, r5, r6, r7, lr}
    7584:	680b      	ldr	r3, [r1, #0]
    7586:	b089      	sub	sp, #36	; 0x24
    7588:	9201      	str	r2, [sp, #4]
    758a:	9901      	ldr	r1, [sp, #4]
    758c:	115a      	asrs	r2, r3, #5
    758e:	0092      	lsls	r2, r2, #2
    7590:	188a      	adds	r2, r1, r2
    7592:	9203      	str	r2, [sp, #12]
    7594:	221f      	movs	r2, #31
    7596:	4013      	ands	r3, r2
    7598:	9007      	str	r0, [sp, #28]
    759a:	9305      	str	r3, [sp, #20]
    759c:	d002      	beq.n	75a4 <__hexnan+0x22>
    759e:	9a03      	ldr	r2, [sp, #12]
    75a0:	3204      	adds	r2, #4
    75a2:	9203      	str	r2, [sp, #12]
    75a4:	9b07      	ldr	r3, [sp, #28]
    75a6:	9e03      	ldr	r6, [sp, #12]
    75a8:	681b      	ldr	r3, [r3, #0]
    75aa:	3e04      	subs	r6, #4
    75ac:	2500      	movs	r5, #0
    75ae:	6035      	str	r5, [r6, #0]
    75b0:	9304      	str	r3, [sp, #16]
    75b2:	1c37      	adds	r7, r6, #0
    75b4:	1c34      	adds	r4, r6, #0
    75b6:	9506      	str	r5, [sp, #24]
    75b8:	9500      	str	r5, [sp, #0]
    75ba:	9b04      	ldr	r3, [sp, #16]
    75bc:	785b      	ldrb	r3, [r3, #1]
    75be:	9302      	str	r3, [sp, #8]
    75c0:	2b00      	cmp	r3, #0
    75c2:	d03e      	beq.n	7642 <__hexnan+0xc0>
    75c4:	9802      	ldr	r0, [sp, #8]
    75c6:	f7ff fd97 	bl	70f8 <__hexdig_fun>
    75ca:	2800      	cmp	r0, #0
    75cc:	d122      	bne.n	7614 <__hexnan+0x92>
    75ce:	9902      	ldr	r1, [sp, #8]
    75d0:	2920      	cmp	r1, #32
    75d2:	d817      	bhi.n	7604 <__hexnan+0x82>
    75d4:	9a06      	ldr	r2, [sp, #24]
    75d6:	9b00      	ldr	r3, [sp, #0]
    75d8:	429a      	cmp	r2, r3
    75da:	da2e      	bge.n	763a <__hexnan+0xb8>
    75dc:	42bc      	cmp	r4, r7
    75de:	d206      	bcs.n	75ee <__hexnan+0x6c>
    75e0:	2d07      	cmp	r5, #7
    75e2:	dc04      	bgt.n	75ee <__hexnan+0x6c>
    75e4:	1c20      	adds	r0, r4, #0
    75e6:	1c39      	adds	r1, r7, #0
    75e8:	1c2a      	adds	r2, r5, #0
    75ea:	f7ff ffb8 	bl	755e <L_shift>
    75ee:	9901      	ldr	r1, [sp, #4]
    75f0:	2508      	movs	r5, #8
    75f2:	428c      	cmp	r4, r1
    75f4:	d921      	bls.n	763a <__hexnan+0xb8>
    75f6:	9a00      	ldr	r2, [sp, #0]
    75f8:	1f27      	subs	r7, r4, #4
    75fa:	2500      	movs	r5, #0
    75fc:	603d      	str	r5, [r7, #0]
    75fe:	9206      	str	r2, [sp, #24]
    7600:	1c3c      	adds	r4, r7, #0
    7602:	e01a      	b.n	763a <__hexnan+0xb8>
    7604:	9b02      	ldr	r3, [sp, #8]
    7606:	2b29      	cmp	r3, #41	; 0x29
    7608:	d14f      	bne.n	76aa <__hexnan+0x128>
    760a:	9b04      	ldr	r3, [sp, #16]
    760c:	9907      	ldr	r1, [sp, #28]
    760e:	3302      	adds	r3, #2
    7610:	600b      	str	r3, [r1, #0]
    7612:	e016      	b.n	7642 <__hexnan+0xc0>
    7614:	9a00      	ldr	r2, [sp, #0]
    7616:	3501      	adds	r5, #1
    7618:	3201      	adds	r2, #1
    761a:	9200      	str	r2, [sp, #0]
    761c:	2d08      	cmp	r5, #8
    761e:	dd06      	ble.n	762e <__hexnan+0xac>
    7620:	9b01      	ldr	r3, [sp, #4]
    7622:	429c      	cmp	r4, r3
    7624:	d909      	bls.n	763a <__hexnan+0xb8>
    7626:	3c04      	subs	r4, #4
    7628:	2300      	movs	r3, #0
    762a:	6023      	str	r3, [r4, #0]
    762c:	2501      	movs	r5, #1
    762e:	6821      	ldr	r1, [r4, #0]
    7630:	220f      	movs	r2, #15
    7632:	010b      	lsls	r3, r1, #4
    7634:	4010      	ands	r0, r2
    7636:	4318      	orrs	r0, r3
    7638:	6020      	str	r0, [r4, #0]
    763a:	9a04      	ldr	r2, [sp, #16]
    763c:	3201      	adds	r2, #1
    763e:	9204      	str	r2, [sp, #16]
    7640:	e7bb      	b.n	75ba <__hexnan+0x38>
    7642:	9900      	ldr	r1, [sp, #0]
    7644:	2900      	cmp	r1, #0
    7646:	d030      	beq.n	76aa <__hexnan+0x128>
    7648:	42bc      	cmp	r4, r7
    764a:	d206      	bcs.n	765a <__hexnan+0xd8>
    764c:	2d07      	cmp	r5, #7
    764e:	dc04      	bgt.n	765a <__hexnan+0xd8>
    7650:	1c20      	adds	r0, r4, #0
    7652:	1c39      	adds	r1, r7, #0
    7654:	1c2a      	adds	r2, r5, #0
    7656:	f7ff ff82 	bl	755e <L_shift>
    765a:	9a01      	ldr	r2, [sp, #4]
    765c:	4294      	cmp	r4, r2
    765e:	d90b      	bls.n	7678 <__hexnan+0xf6>
    7660:	1c13      	adds	r3, r2, #0
    7662:	3304      	adds	r3, #4
    7664:	cc02      	ldmia	r4!, {r1}
    7666:	1f1a      	subs	r2, r3, #4
    7668:	6011      	str	r1, [r2, #0]
    766a:	42a6      	cmp	r6, r4
    766c:	d2f9      	bcs.n	7662 <__hexnan+0xe0>
    766e:	2200      	movs	r2, #0
    7670:	c304      	stmia	r3!, {r2}
    7672:	429e      	cmp	r6, r3
    7674:	d2fb      	bcs.n	766e <__hexnan+0xec>
    7676:	e00d      	b.n	7694 <__hexnan+0x112>
    7678:	9b05      	ldr	r3, [sp, #20]
    767a:	2b00      	cmp	r3, #0
    767c:	d00a      	beq.n	7694 <__hexnan+0x112>
    767e:	9a05      	ldr	r2, [sp, #20]
    7680:	9b03      	ldr	r3, [sp, #12]
    7682:	2120      	movs	r1, #32
    7684:	1a89      	subs	r1, r1, r2
    7686:	2201      	movs	r2, #1
    7688:	3b04      	subs	r3, #4
    768a:	4252      	negs	r2, r2
    768c:	40ca      	lsrs	r2, r1
    768e:	6819      	ldr	r1, [r3, #0]
    7690:	400a      	ands	r2, r1
    7692:	601a      	str	r2, [r3, #0]
    7694:	6832      	ldr	r2, [r6, #0]
    7696:	2a00      	cmp	r2, #0
    7698:	d109      	bne.n	76ae <__hexnan+0x12c>
    769a:	9b01      	ldr	r3, [sp, #4]
    769c:	429e      	cmp	r6, r3
    769e:	d102      	bne.n	76a6 <__hexnan+0x124>
    76a0:	2301      	movs	r3, #1
    76a2:	6033      	str	r3, [r6, #0]
    76a4:	e003      	b.n	76ae <__hexnan+0x12c>
    76a6:	3e04      	subs	r6, #4
    76a8:	e7f4      	b.n	7694 <__hexnan+0x112>
    76aa:	2004      	movs	r0, #4
    76ac:	e000      	b.n	76b0 <__hexnan+0x12e>
    76ae:	2005      	movs	r0, #5
    76b0:	b009      	add	sp, #36	; 0x24
    76b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000076b4 <_localeconv_r>:
    76b4:	4800      	ldr	r0, [pc, #0]	; (76b8 <_localeconv_r+0x4>)
    76b6:	4770      	bx	lr
    76b8:	20000174 	.word	0x20000174

000076bc <__smakebuf_r>:
    76bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    76be:	898b      	ldrh	r3, [r1, #12]
    76c0:	b091      	sub	sp, #68	; 0x44
    76c2:	1c05      	adds	r5, r0, #0
    76c4:	1c0c      	adds	r4, r1, #0
    76c6:	079a      	lsls	r2, r3, #30
    76c8:	d425      	bmi.n	7716 <__smakebuf_r+0x5a>
    76ca:	230e      	movs	r3, #14
    76cc:	5ec9      	ldrsh	r1, [r1, r3]
    76ce:	2900      	cmp	r1, #0
    76d0:	da06      	bge.n	76e0 <__smakebuf_r+0x24>
    76d2:	89a7      	ldrh	r7, [r4, #12]
    76d4:	2380      	movs	r3, #128	; 0x80
    76d6:	401f      	ands	r7, r3
    76d8:	d00f      	beq.n	76fa <__smakebuf_r+0x3e>
    76da:	2700      	movs	r7, #0
    76dc:	2640      	movs	r6, #64	; 0x40
    76de:	e00e      	b.n	76fe <__smakebuf_r+0x42>
    76e0:	aa01      	add	r2, sp, #4
    76e2:	f000 fd93 	bl	820c <_fstat_r>
    76e6:	2800      	cmp	r0, #0
    76e8:	dbf3      	blt.n	76d2 <__smakebuf_r+0x16>
    76ea:	9b02      	ldr	r3, [sp, #8]
    76ec:	27f0      	movs	r7, #240	; 0xf0
    76ee:	023f      	lsls	r7, r7, #8
    76f0:	4a18      	ldr	r2, [pc, #96]	; (7754 <__smakebuf_r+0x98>)
    76f2:	401f      	ands	r7, r3
    76f4:	18bf      	adds	r7, r7, r2
    76f6:	427b      	negs	r3, r7
    76f8:	415f      	adcs	r7, r3
    76fa:	2680      	movs	r6, #128	; 0x80
    76fc:	00f6      	lsls	r6, r6, #3
    76fe:	1c28      	adds	r0, r5, #0
    7700:	1c31      	adds	r1, r6, #0
    7702:	f000 fc95 	bl	8030 <_malloc_r>
    7706:	2800      	cmp	r0, #0
    7708:	d10c      	bne.n	7724 <__smakebuf_r+0x68>
    770a:	89a3      	ldrh	r3, [r4, #12]
    770c:	059a      	lsls	r2, r3, #22
    770e:	d41f      	bmi.n	7750 <__smakebuf_r+0x94>
    7710:	2202      	movs	r2, #2
    7712:	4313      	orrs	r3, r2
    7714:	81a3      	strh	r3, [r4, #12]
    7716:	1c23      	adds	r3, r4, #0
    7718:	3347      	adds	r3, #71	; 0x47
    771a:	6023      	str	r3, [r4, #0]
    771c:	6123      	str	r3, [r4, #16]
    771e:	2301      	movs	r3, #1
    7720:	6163      	str	r3, [r4, #20]
    7722:	e015      	b.n	7750 <__smakebuf_r+0x94>
    7724:	4b0c      	ldr	r3, [pc, #48]	; (7758 <__smakebuf_r+0x9c>)
    7726:	2280      	movs	r2, #128	; 0x80
    7728:	62ab      	str	r3, [r5, #40]	; 0x28
    772a:	89a3      	ldrh	r3, [r4, #12]
    772c:	6020      	str	r0, [r4, #0]
    772e:	4313      	orrs	r3, r2
    7730:	81a3      	strh	r3, [r4, #12]
    7732:	6120      	str	r0, [r4, #16]
    7734:	6166      	str	r6, [r4, #20]
    7736:	2f00      	cmp	r7, #0
    7738:	d00a      	beq.n	7750 <__smakebuf_r+0x94>
    773a:	230e      	movs	r3, #14
    773c:	5ee1      	ldrsh	r1, [r4, r3]
    773e:	1c28      	adds	r0, r5, #0
    7740:	f000 fd76 	bl	8230 <_isatty_r>
    7744:	2800      	cmp	r0, #0
    7746:	d003      	beq.n	7750 <__smakebuf_r+0x94>
    7748:	89a3      	ldrh	r3, [r4, #12]
    774a:	2201      	movs	r2, #1
    774c:	4313      	orrs	r3, r2
    774e:	81a3      	strh	r3, [r4, #12]
    7750:	b011      	add	sp, #68	; 0x44
    7752:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7754:	ffffe000 	.word	0xffffe000
    7758:	00006f05 	.word	0x00006f05

0000775c <malloc>:
    775c:	b508      	push	{r3, lr}
    775e:	4b03      	ldr	r3, [pc, #12]	; (776c <malloc+0x10>)
    7760:	1c01      	adds	r1, r0, #0
    7762:	6818      	ldr	r0, [r3, #0]
    7764:	f000 fc64 	bl	8030 <_malloc_r>
    7768:	bd08      	pop	{r3, pc}
    776a:	46c0      	nop			; (mov r8, r8)
    776c:	2000016c 	.word	0x2000016c

00007770 <memchr>:
    7770:	b2c9      	uxtb	r1, r1
    7772:	1882      	adds	r2, r0, r2
    7774:	4290      	cmp	r0, r2
    7776:	d004      	beq.n	7782 <memchr+0x12>
    7778:	7803      	ldrb	r3, [r0, #0]
    777a:	428b      	cmp	r3, r1
    777c:	d002      	beq.n	7784 <memchr+0x14>
    777e:	3001      	adds	r0, #1
    7780:	e7f8      	b.n	7774 <memchr+0x4>
    7782:	2000      	movs	r0, #0
    7784:	4770      	bx	lr

00007786 <_Balloc>:
    7786:	b570      	push	{r4, r5, r6, lr}
    7788:	6a45      	ldr	r5, [r0, #36]	; 0x24
    778a:	1c04      	adds	r4, r0, #0
    778c:	1c0e      	adds	r6, r1, #0
    778e:	2d00      	cmp	r5, #0
    7790:	d107      	bne.n	77a2 <_Balloc+0x1c>
    7792:	2010      	movs	r0, #16
    7794:	f7ff ffe2 	bl	775c <malloc>
    7798:	6260      	str	r0, [r4, #36]	; 0x24
    779a:	6045      	str	r5, [r0, #4]
    779c:	6085      	str	r5, [r0, #8]
    779e:	6005      	str	r5, [r0, #0]
    77a0:	60c5      	str	r5, [r0, #12]
    77a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
    77a4:	68eb      	ldr	r3, [r5, #12]
    77a6:	2b00      	cmp	r3, #0
    77a8:	d009      	beq.n	77be <_Balloc+0x38>
    77aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
    77ac:	00b2      	lsls	r2, r6, #2
    77ae:	68db      	ldr	r3, [r3, #12]
    77b0:	189a      	adds	r2, r3, r2
    77b2:	6810      	ldr	r0, [r2, #0]
    77b4:	2800      	cmp	r0, #0
    77b6:	d00e      	beq.n	77d6 <_Balloc+0x50>
    77b8:	6803      	ldr	r3, [r0, #0]
    77ba:	6013      	str	r3, [r2, #0]
    77bc:	e017      	b.n	77ee <_Balloc+0x68>
    77be:	1c20      	adds	r0, r4, #0
    77c0:	2104      	movs	r1, #4
    77c2:	2221      	movs	r2, #33	; 0x21
    77c4:	f000 fbde 	bl	7f84 <_calloc_r>
    77c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    77ca:	60e8      	str	r0, [r5, #12]
    77cc:	68db      	ldr	r3, [r3, #12]
    77ce:	2b00      	cmp	r3, #0
    77d0:	d1eb      	bne.n	77aa <_Balloc+0x24>
    77d2:	2000      	movs	r0, #0
    77d4:	e00e      	b.n	77f4 <_Balloc+0x6e>
    77d6:	2101      	movs	r1, #1
    77d8:	1c0d      	adds	r5, r1, #0
    77da:	40b5      	lsls	r5, r6
    77dc:	1d6a      	adds	r2, r5, #5
    77de:	0092      	lsls	r2, r2, #2
    77e0:	1c20      	adds	r0, r4, #0
    77e2:	f000 fbcf 	bl	7f84 <_calloc_r>
    77e6:	2800      	cmp	r0, #0
    77e8:	d0f3      	beq.n	77d2 <_Balloc+0x4c>
    77ea:	6046      	str	r6, [r0, #4]
    77ec:	6085      	str	r5, [r0, #8]
    77ee:	2200      	movs	r2, #0
    77f0:	6102      	str	r2, [r0, #16]
    77f2:	60c2      	str	r2, [r0, #12]
    77f4:	bd70      	pop	{r4, r5, r6, pc}

000077f6 <_Bfree>:
    77f6:	b570      	push	{r4, r5, r6, lr}
    77f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
    77fa:	1c06      	adds	r6, r0, #0
    77fc:	1c0d      	adds	r5, r1, #0
    77fe:	2c00      	cmp	r4, #0
    7800:	d107      	bne.n	7812 <_Bfree+0x1c>
    7802:	2010      	movs	r0, #16
    7804:	f7ff ffaa 	bl	775c <malloc>
    7808:	6270      	str	r0, [r6, #36]	; 0x24
    780a:	6044      	str	r4, [r0, #4]
    780c:	6084      	str	r4, [r0, #8]
    780e:	6004      	str	r4, [r0, #0]
    7810:	60c4      	str	r4, [r0, #12]
    7812:	2d00      	cmp	r5, #0
    7814:	d007      	beq.n	7826 <_Bfree+0x30>
    7816:	6a72      	ldr	r2, [r6, #36]	; 0x24
    7818:	6869      	ldr	r1, [r5, #4]
    781a:	68d2      	ldr	r2, [r2, #12]
    781c:	008b      	lsls	r3, r1, #2
    781e:	18d3      	adds	r3, r2, r3
    7820:	681a      	ldr	r2, [r3, #0]
    7822:	602a      	str	r2, [r5, #0]
    7824:	601d      	str	r5, [r3, #0]
    7826:	bd70      	pop	{r4, r5, r6, pc}

00007828 <__multadd>:
    7828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    782a:	1c0c      	adds	r4, r1, #0
    782c:	1c1e      	adds	r6, r3, #0
    782e:	690d      	ldr	r5, [r1, #16]
    7830:	1c07      	adds	r7, r0, #0
    7832:	3114      	adds	r1, #20
    7834:	2300      	movs	r3, #0
    7836:	6808      	ldr	r0, [r1, #0]
    7838:	3301      	adds	r3, #1
    783a:	b280      	uxth	r0, r0
    783c:	4350      	muls	r0, r2
    783e:	1980      	adds	r0, r0, r6
    7840:	4684      	mov	ip, r0
    7842:	0c06      	lsrs	r6, r0, #16
    7844:	6808      	ldr	r0, [r1, #0]
    7846:	0c00      	lsrs	r0, r0, #16
    7848:	4350      	muls	r0, r2
    784a:	1830      	adds	r0, r6, r0
    784c:	0c06      	lsrs	r6, r0, #16
    784e:	0400      	lsls	r0, r0, #16
    7850:	9001      	str	r0, [sp, #4]
    7852:	4660      	mov	r0, ip
    7854:	b280      	uxth	r0, r0
    7856:	4684      	mov	ip, r0
    7858:	9801      	ldr	r0, [sp, #4]
    785a:	4484      	add	ip, r0
    785c:	4660      	mov	r0, ip
    785e:	c101      	stmia	r1!, {r0}
    7860:	42ab      	cmp	r3, r5
    7862:	dbe8      	blt.n	7836 <__multadd+0xe>
    7864:	2e00      	cmp	r6, #0
    7866:	d01b      	beq.n	78a0 <__multadd+0x78>
    7868:	68a3      	ldr	r3, [r4, #8]
    786a:	429d      	cmp	r5, r3
    786c:	db12      	blt.n	7894 <__multadd+0x6c>
    786e:	6861      	ldr	r1, [r4, #4]
    7870:	1c38      	adds	r0, r7, #0
    7872:	3101      	adds	r1, #1
    7874:	f7ff ff87 	bl	7786 <_Balloc>
    7878:	6922      	ldr	r2, [r4, #16]
    787a:	1c21      	adds	r1, r4, #0
    787c:	3202      	adds	r2, #2
    787e:	9001      	str	r0, [sp, #4]
    7880:	310c      	adds	r1, #12
    7882:	0092      	lsls	r2, r2, #2
    7884:	300c      	adds	r0, #12
    7886:	f7fc fde9 	bl	445c <memcpy>
    788a:	1c21      	adds	r1, r4, #0
    788c:	1c38      	adds	r0, r7, #0
    788e:	f7ff ffb2 	bl	77f6 <_Bfree>
    7892:	9c01      	ldr	r4, [sp, #4]
    7894:	1d2b      	adds	r3, r5, #4
    7896:	009b      	lsls	r3, r3, #2
    7898:	18e3      	adds	r3, r4, r3
    789a:	3501      	adds	r5, #1
    789c:	605e      	str	r6, [r3, #4]
    789e:	6125      	str	r5, [r4, #16]
    78a0:	1c20      	adds	r0, r4, #0
    78a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000078a4 <__s2b>:
    78a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    78a6:	1c06      	adds	r6, r0, #0
    78a8:	1c18      	adds	r0, r3, #0
    78aa:	1c0f      	adds	r7, r1, #0
    78ac:	3008      	adds	r0, #8
    78ae:	2109      	movs	r1, #9
    78b0:	9301      	str	r3, [sp, #4]
    78b2:	1c14      	adds	r4, r2, #0
    78b4:	f000 fd4e 	bl	8354 <__aeabi_idiv>
    78b8:	2301      	movs	r3, #1
    78ba:	2100      	movs	r1, #0
    78bc:	4298      	cmp	r0, r3
    78be:	dd02      	ble.n	78c6 <__s2b+0x22>
    78c0:	005b      	lsls	r3, r3, #1
    78c2:	3101      	adds	r1, #1
    78c4:	e7fa      	b.n	78bc <__s2b+0x18>
    78c6:	1c30      	adds	r0, r6, #0
    78c8:	f7ff ff5d 	bl	7786 <_Balloc>
    78cc:	9b08      	ldr	r3, [sp, #32]
    78ce:	1c01      	adds	r1, r0, #0
    78d0:	6143      	str	r3, [r0, #20]
    78d2:	2301      	movs	r3, #1
    78d4:	6103      	str	r3, [r0, #16]
    78d6:	2c09      	cmp	r4, #9
    78d8:	dd12      	ble.n	7900 <__s2b+0x5c>
    78da:	1c3b      	adds	r3, r7, #0
    78dc:	3309      	adds	r3, #9
    78de:	9300      	str	r3, [sp, #0]
    78e0:	1c1d      	adds	r5, r3, #0
    78e2:	193f      	adds	r7, r7, r4
    78e4:	782b      	ldrb	r3, [r5, #0]
    78e6:	1c30      	adds	r0, r6, #0
    78e8:	3b30      	subs	r3, #48	; 0x30
    78ea:	220a      	movs	r2, #10
    78ec:	f7ff ff9c 	bl	7828 <__multadd>
    78f0:	3501      	adds	r5, #1
    78f2:	1c01      	adds	r1, r0, #0
    78f4:	42bd      	cmp	r5, r7
    78f6:	d1f5      	bne.n	78e4 <__s2b+0x40>
    78f8:	9b00      	ldr	r3, [sp, #0]
    78fa:	191f      	adds	r7, r3, r4
    78fc:	3f08      	subs	r7, #8
    78fe:	e001      	b.n	7904 <__s2b+0x60>
    7900:	370a      	adds	r7, #10
    7902:	2409      	movs	r4, #9
    7904:	1c25      	adds	r5, r4, #0
    7906:	9b01      	ldr	r3, [sp, #4]
    7908:	429d      	cmp	r5, r3
    790a:	da09      	bge.n	7920 <__s2b+0x7c>
    790c:	1b3b      	subs	r3, r7, r4
    790e:	5d5b      	ldrb	r3, [r3, r5]
    7910:	1c30      	adds	r0, r6, #0
    7912:	3b30      	subs	r3, #48	; 0x30
    7914:	220a      	movs	r2, #10
    7916:	f7ff ff87 	bl	7828 <__multadd>
    791a:	3501      	adds	r5, #1
    791c:	1c01      	adds	r1, r0, #0
    791e:	e7f2      	b.n	7906 <__s2b+0x62>
    7920:	1c08      	adds	r0, r1, #0
    7922:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007924 <__hi0bits>:
    7924:	2200      	movs	r2, #0
    7926:	1c03      	adds	r3, r0, #0
    7928:	0c01      	lsrs	r1, r0, #16
    792a:	4291      	cmp	r1, r2
    792c:	d101      	bne.n	7932 <__hi0bits+0xe>
    792e:	0403      	lsls	r3, r0, #16
    7930:	2210      	movs	r2, #16
    7932:	0e19      	lsrs	r1, r3, #24
    7934:	d101      	bne.n	793a <__hi0bits+0x16>
    7936:	3208      	adds	r2, #8
    7938:	021b      	lsls	r3, r3, #8
    793a:	0f19      	lsrs	r1, r3, #28
    793c:	d101      	bne.n	7942 <__hi0bits+0x1e>
    793e:	3204      	adds	r2, #4
    7940:	011b      	lsls	r3, r3, #4
    7942:	0f99      	lsrs	r1, r3, #30
    7944:	d101      	bne.n	794a <__hi0bits+0x26>
    7946:	3202      	adds	r2, #2
    7948:	009b      	lsls	r3, r3, #2
    794a:	2b00      	cmp	r3, #0
    794c:	db04      	blt.n	7958 <__hi0bits+0x34>
    794e:	2020      	movs	r0, #32
    7950:	0059      	lsls	r1, r3, #1
    7952:	d502      	bpl.n	795a <__hi0bits+0x36>
    7954:	1c50      	adds	r0, r2, #1
    7956:	e000      	b.n	795a <__hi0bits+0x36>
    7958:	1c10      	adds	r0, r2, #0
    795a:	4770      	bx	lr

0000795c <__lo0bits>:
    795c:	6803      	ldr	r3, [r0, #0]
    795e:	2207      	movs	r2, #7
    7960:	1c01      	adds	r1, r0, #0
    7962:	401a      	ands	r2, r3
    7964:	d00b      	beq.n	797e <__lo0bits+0x22>
    7966:	2201      	movs	r2, #1
    7968:	2000      	movs	r0, #0
    796a:	4213      	tst	r3, r2
    796c:	d122      	bne.n	79b4 <__lo0bits+0x58>
    796e:	2002      	movs	r0, #2
    7970:	4203      	tst	r3, r0
    7972:	d001      	beq.n	7978 <__lo0bits+0x1c>
    7974:	40d3      	lsrs	r3, r2
    7976:	e01b      	b.n	79b0 <__lo0bits+0x54>
    7978:	089b      	lsrs	r3, r3, #2
    797a:	600b      	str	r3, [r1, #0]
    797c:	e01a      	b.n	79b4 <__lo0bits+0x58>
    797e:	b298      	uxth	r0, r3
    7980:	2800      	cmp	r0, #0
    7982:	d101      	bne.n	7988 <__lo0bits+0x2c>
    7984:	0c1b      	lsrs	r3, r3, #16
    7986:	2210      	movs	r2, #16
    7988:	b2d8      	uxtb	r0, r3
    798a:	2800      	cmp	r0, #0
    798c:	d101      	bne.n	7992 <__lo0bits+0x36>
    798e:	3208      	adds	r2, #8
    7990:	0a1b      	lsrs	r3, r3, #8
    7992:	0718      	lsls	r0, r3, #28
    7994:	d101      	bne.n	799a <__lo0bits+0x3e>
    7996:	3204      	adds	r2, #4
    7998:	091b      	lsrs	r3, r3, #4
    799a:	0798      	lsls	r0, r3, #30
    799c:	d101      	bne.n	79a2 <__lo0bits+0x46>
    799e:	3202      	adds	r2, #2
    79a0:	089b      	lsrs	r3, r3, #2
    79a2:	07d8      	lsls	r0, r3, #31
    79a4:	d404      	bmi.n	79b0 <__lo0bits+0x54>
    79a6:	085b      	lsrs	r3, r3, #1
    79a8:	2020      	movs	r0, #32
    79aa:	2b00      	cmp	r3, #0
    79ac:	d002      	beq.n	79b4 <__lo0bits+0x58>
    79ae:	3201      	adds	r2, #1
    79b0:	600b      	str	r3, [r1, #0]
    79b2:	1c10      	adds	r0, r2, #0
    79b4:	4770      	bx	lr

000079b6 <__i2b>:
    79b6:	b510      	push	{r4, lr}
    79b8:	1c0c      	adds	r4, r1, #0
    79ba:	2101      	movs	r1, #1
    79bc:	f7ff fee3 	bl	7786 <_Balloc>
    79c0:	2301      	movs	r3, #1
    79c2:	6144      	str	r4, [r0, #20]
    79c4:	6103      	str	r3, [r0, #16]
    79c6:	bd10      	pop	{r4, pc}

000079c8 <__multiply>:
    79c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    79ca:	1c0c      	adds	r4, r1, #0
    79cc:	1c15      	adds	r5, r2, #0
    79ce:	6909      	ldr	r1, [r1, #16]
    79d0:	6912      	ldr	r2, [r2, #16]
    79d2:	b08b      	sub	sp, #44	; 0x2c
    79d4:	4291      	cmp	r1, r2
    79d6:	da02      	bge.n	79de <__multiply+0x16>
    79d8:	1c23      	adds	r3, r4, #0
    79da:	1c2c      	adds	r4, r5, #0
    79dc:	1c1d      	adds	r5, r3, #0
    79de:	6927      	ldr	r7, [r4, #16]
    79e0:	692e      	ldr	r6, [r5, #16]
    79e2:	68a2      	ldr	r2, [r4, #8]
    79e4:	19bb      	adds	r3, r7, r6
    79e6:	6861      	ldr	r1, [r4, #4]
    79e8:	9302      	str	r3, [sp, #8]
    79ea:	4293      	cmp	r3, r2
    79ec:	dd00      	ble.n	79f0 <__multiply+0x28>
    79ee:	3101      	adds	r1, #1
    79f0:	f7ff fec9 	bl	7786 <_Balloc>
    79f4:	1c03      	adds	r3, r0, #0
    79f6:	9003      	str	r0, [sp, #12]
    79f8:	9802      	ldr	r0, [sp, #8]
    79fa:	3314      	adds	r3, #20
    79fc:	0082      	lsls	r2, r0, #2
    79fe:	189a      	adds	r2, r3, r2
    7a00:	1c19      	adds	r1, r3, #0
    7a02:	4291      	cmp	r1, r2
    7a04:	d202      	bcs.n	7a0c <__multiply+0x44>
    7a06:	2000      	movs	r0, #0
    7a08:	c101      	stmia	r1!, {r0}
    7a0a:	e7fa      	b.n	7a02 <__multiply+0x3a>
    7a0c:	3514      	adds	r5, #20
    7a0e:	3414      	adds	r4, #20
    7a10:	00bf      	lsls	r7, r7, #2
    7a12:	46ac      	mov	ip, r5
    7a14:	00b6      	lsls	r6, r6, #2
    7a16:	19e7      	adds	r7, r4, r7
    7a18:	4466      	add	r6, ip
    7a1a:	9404      	str	r4, [sp, #16]
    7a1c:	9707      	str	r7, [sp, #28]
    7a1e:	9609      	str	r6, [sp, #36]	; 0x24
    7a20:	9e09      	ldr	r6, [sp, #36]	; 0x24
    7a22:	45b4      	cmp	ip, r6
    7a24:	d256      	bcs.n	7ad4 <__multiply+0x10c>
    7a26:	4665      	mov	r5, ip
    7a28:	882d      	ldrh	r5, [r5, #0]
    7a2a:	9505      	str	r5, [sp, #20]
    7a2c:	2d00      	cmp	r5, #0
    7a2e:	d01f      	beq.n	7a70 <__multiply+0xa8>
    7a30:	9c04      	ldr	r4, [sp, #16]
    7a32:	1c19      	adds	r1, r3, #0
    7a34:	2000      	movs	r0, #0
    7a36:	680f      	ldr	r7, [r1, #0]
    7a38:	cc40      	ldmia	r4!, {r6}
    7a3a:	b2bf      	uxth	r7, r7
    7a3c:	9d05      	ldr	r5, [sp, #20]
    7a3e:	9706      	str	r7, [sp, #24]
    7a40:	b2b7      	uxth	r7, r6
    7a42:	436f      	muls	r7, r5
    7a44:	9d06      	ldr	r5, [sp, #24]
    7a46:	0c36      	lsrs	r6, r6, #16
    7a48:	19ef      	adds	r7, r5, r7
    7a4a:	183f      	adds	r7, r7, r0
    7a4c:	6808      	ldr	r0, [r1, #0]
    7a4e:	9108      	str	r1, [sp, #32]
    7a50:	0c05      	lsrs	r5, r0, #16
    7a52:	9805      	ldr	r0, [sp, #20]
    7a54:	4346      	muls	r6, r0
    7a56:	0c38      	lsrs	r0, r7, #16
    7a58:	19ad      	adds	r5, r5, r6
    7a5a:	182d      	adds	r5, r5, r0
    7a5c:	0c28      	lsrs	r0, r5, #16
    7a5e:	b2bf      	uxth	r7, r7
    7a60:	042d      	lsls	r5, r5, #16
    7a62:	433d      	orrs	r5, r7
    7a64:	c120      	stmia	r1!, {r5}
    7a66:	9d07      	ldr	r5, [sp, #28]
    7a68:	42ac      	cmp	r4, r5
    7a6a:	d3e4      	bcc.n	7a36 <__multiply+0x6e>
    7a6c:	9e08      	ldr	r6, [sp, #32]
    7a6e:	6070      	str	r0, [r6, #4]
    7a70:	4667      	mov	r7, ip
    7a72:	887d      	ldrh	r5, [r7, #2]
    7a74:	2d00      	cmp	r5, #0
    7a76:	d022      	beq.n	7abe <__multiply+0xf6>
    7a78:	2600      	movs	r6, #0
    7a7a:	6818      	ldr	r0, [r3, #0]
    7a7c:	9c04      	ldr	r4, [sp, #16]
    7a7e:	1c19      	adds	r1, r3, #0
    7a80:	9601      	str	r6, [sp, #4]
    7a82:	8827      	ldrh	r7, [r4, #0]
    7a84:	b280      	uxth	r0, r0
    7a86:	436f      	muls	r7, r5
    7a88:	9706      	str	r7, [sp, #24]
    7a8a:	9e06      	ldr	r6, [sp, #24]
    7a8c:	884f      	ldrh	r7, [r1, #2]
    7a8e:	9105      	str	r1, [sp, #20]
    7a90:	19f6      	adds	r6, r6, r7
    7a92:	9f01      	ldr	r7, [sp, #4]
    7a94:	19f7      	adds	r7, r6, r7
    7a96:	9706      	str	r7, [sp, #24]
    7a98:	043f      	lsls	r7, r7, #16
    7a9a:	4338      	orrs	r0, r7
    7a9c:	6008      	str	r0, [r1, #0]
    7a9e:	cc01      	ldmia	r4!, {r0}
    7aa0:	888f      	ldrh	r7, [r1, #4]
    7aa2:	0c00      	lsrs	r0, r0, #16
    7aa4:	4368      	muls	r0, r5
    7aa6:	19c0      	adds	r0, r0, r7
    7aa8:	9f06      	ldr	r7, [sp, #24]
    7aaa:	3104      	adds	r1, #4
    7aac:	0c3e      	lsrs	r6, r7, #16
    7aae:	1980      	adds	r0, r0, r6
    7ab0:	9f07      	ldr	r7, [sp, #28]
    7ab2:	0c06      	lsrs	r6, r0, #16
    7ab4:	9601      	str	r6, [sp, #4]
    7ab6:	42a7      	cmp	r7, r4
    7ab8:	d8e3      	bhi.n	7a82 <__multiply+0xba>
    7aba:	9905      	ldr	r1, [sp, #20]
    7abc:	6048      	str	r0, [r1, #4]
    7abe:	2504      	movs	r5, #4
    7ac0:	44ac      	add	ip, r5
    7ac2:	195b      	adds	r3, r3, r5
    7ac4:	e7ac      	b.n	7a20 <__multiply+0x58>
    7ac6:	3a04      	subs	r2, #4
    7ac8:	6810      	ldr	r0, [r2, #0]
    7aca:	2800      	cmp	r0, #0
    7acc:	d105      	bne.n	7ada <__multiply+0x112>
    7ace:	9f02      	ldr	r7, [sp, #8]
    7ad0:	3f01      	subs	r7, #1
    7ad2:	9702      	str	r7, [sp, #8]
    7ad4:	9d02      	ldr	r5, [sp, #8]
    7ad6:	2d00      	cmp	r5, #0
    7ad8:	dcf5      	bgt.n	7ac6 <__multiply+0xfe>
    7ada:	9f03      	ldr	r7, [sp, #12]
    7adc:	9e02      	ldr	r6, [sp, #8]
    7ade:	1c38      	adds	r0, r7, #0
    7ae0:	613e      	str	r6, [r7, #16]
    7ae2:	b00b      	add	sp, #44	; 0x2c
    7ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007ae8 <__pow5mult>:
    7ae8:	2303      	movs	r3, #3
    7aea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7aec:	4013      	ands	r3, r2
    7aee:	1c05      	adds	r5, r0, #0
    7af0:	1c0e      	adds	r6, r1, #0
    7af2:	1c14      	adds	r4, r2, #0
    7af4:	2b00      	cmp	r3, #0
    7af6:	d007      	beq.n	7b08 <__pow5mult+0x20>
    7af8:	4a22      	ldr	r2, [pc, #136]	; (7b84 <__pow5mult+0x9c>)
    7afa:	3b01      	subs	r3, #1
    7afc:	009b      	lsls	r3, r3, #2
    7afe:	589a      	ldr	r2, [r3, r2]
    7b00:	2300      	movs	r3, #0
    7b02:	f7ff fe91 	bl	7828 <__multadd>
    7b06:	1c06      	adds	r6, r0, #0
    7b08:	10a4      	asrs	r4, r4, #2
    7b0a:	9401      	str	r4, [sp, #4]
    7b0c:	d037      	beq.n	7b7e <__pow5mult+0x96>
    7b0e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    7b10:	2c00      	cmp	r4, #0
    7b12:	d107      	bne.n	7b24 <__pow5mult+0x3c>
    7b14:	2010      	movs	r0, #16
    7b16:	f7ff fe21 	bl	775c <malloc>
    7b1a:	6268      	str	r0, [r5, #36]	; 0x24
    7b1c:	6044      	str	r4, [r0, #4]
    7b1e:	6084      	str	r4, [r0, #8]
    7b20:	6004      	str	r4, [r0, #0]
    7b22:	60c4      	str	r4, [r0, #12]
    7b24:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    7b26:	68bc      	ldr	r4, [r7, #8]
    7b28:	2c00      	cmp	r4, #0
    7b2a:	d110      	bne.n	7b4e <__pow5mult+0x66>
    7b2c:	1c28      	adds	r0, r5, #0
    7b2e:	4916      	ldr	r1, [pc, #88]	; (7b88 <__pow5mult+0xa0>)
    7b30:	f7ff ff41 	bl	79b6 <__i2b>
    7b34:	2300      	movs	r3, #0
    7b36:	60b8      	str	r0, [r7, #8]
    7b38:	1c04      	adds	r4, r0, #0
    7b3a:	6003      	str	r3, [r0, #0]
    7b3c:	e007      	b.n	7b4e <__pow5mult+0x66>
    7b3e:	9b01      	ldr	r3, [sp, #4]
    7b40:	105b      	asrs	r3, r3, #1
    7b42:	9301      	str	r3, [sp, #4]
    7b44:	d01b      	beq.n	7b7e <__pow5mult+0x96>
    7b46:	6820      	ldr	r0, [r4, #0]
    7b48:	2800      	cmp	r0, #0
    7b4a:	d00f      	beq.n	7b6c <__pow5mult+0x84>
    7b4c:	1c04      	adds	r4, r0, #0
    7b4e:	9b01      	ldr	r3, [sp, #4]
    7b50:	07db      	lsls	r3, r3, #31
    7b52:	d5f4      	bpl.n	7b3e <__pow5mult+0x56>
    7b54:	1c31      	adds	r1, r6, #0
    7b56:	1c22      	adds	r2, r4, #0
    7b58:	1c28      	adds	r0, r5, #0
    7b5a:	f7ff ff35 	bl	79c8 <__multiply>
    7b5e:	1c31      	adds	r1, r6, #0
    7b60:	1c07      	adds	r7, r0, #0
    7b62:	1c28      	adds	r0, r5, #0
    7b64:	f7ff fe47 	bl	77f6 <_Bfree>
    7b68:	1c3e      	adds	r6, r7, #0
    7b6a:	e7e8      	b.n	7b3e <__pow5mult+0x56>
    7b6c:	1c28      	adds	r0, r5, #0
    7b6e:	1c21      	adds	r1, r4, #0
    7b70:	1c22      	adds	r2, r4, #0
    7b72:	f7ff ff29 	bl	79c8 <__multiply>
    7b76:	2300      	movs	r3, #0
    7b78:	6020      	str	r0, [r4, #0]
    7b7a:	6003      	str	r3, [r0, #0]
    7b7c:	e7e6      	b.n	7b4c <__pow5mult+0x64>
    7b7e:	1c30      	adds	r0, r6, #0
    7b80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7b82:	46c0      	nop			; (mov r8, r8)
    7b84:	0000c750 	.word	0x0000c750
    7b88:	00000271 	.word	0x00000271

00007b8c <__lshift>:
    7b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b8e:	1c0c      	adds	r4, r1, #0
    7b90:	b085      	sub	sp, #20
    7b92:	9003      	str	r0, [sp, #12]
    7b94:	6920      	ldr	r0, [r4, #16]
    7b96:	1155      	asrs	r5, r2, #5
    7b98:	1828      	adds	r0, r5, r0
    7b9a:	9002      	str	r0, [sp, #8]
    7b9c:	6849      	ldr	r1, [r1, #4]
    7b9e:	3001      	adds	r0, #1
    7ba0:	68a3      	ldr	r3, [r4, #8]
    7ba2:	1c17      	adds	r7, r2, #0
    7ba4:	9000      	str	r0, [sp, #0]
    7ba6:	9a00      	ldr	r2, [sp, #0]
    7ba8:	429a      	cmp	r2, r3
    7baa:	dd02      	ble.n	7bb2 <__lshift+0x26>
    7bac:	3101      	adds	r1, #1
    7bae:	005b      	lsls	r3, r3, #1
    7bb0:	e7f9      	b.n	7ba6 <__lshift+0x1a>
    7bb2:	9803      	ldr	r0, [sp, #12]
    7bb4:	f7ff fde7 	bl	7786 <_Balloc>
    7bb8:	1c02      	adds	r2, r0, #0
    7bba:	1c06      	adds	r6, r0, #0
    7bbc:	3214      	adds	r2, #20
    7bbe:	2300      	movs	r3, #0
    7bc0:	42ab      	cmp	r3, r5
    7bc2:	da04      	bge.n	7bce <__lshift+0x42>
    7bc4:	0099      	lsls	r1, r3, #2
    7bc6:	2000      	movs	r0, #0
    7bc8:	5050      	str	r0, [r2, r1]
    7bca:	3301      	adds	r3, #1
    7bcc:	e7f8      	b.n	7bc0 <__lshift+0x34>
    7bce:	43eb      	mvns	r3, r5
    7bd0:	17db      	asrs	r3, r3, #31
    7bd2:	401d      	ands	r5, r3
    7bd4:	00ad      	lsls	r5, r5, #2
    7bd6:	6920      	ldr	r0, [r4, #16]
    7bd8:	1955      	adds	r5, r2, r5
    7bda:	1c22      	adds	r2, r4, #0
    7bdc:	3214      	adds	r2, #20
    7bde:	0083      	lsls	r3, r0, #2
    7be0:	189b      	adds	r3, r3, r2
    7be2:	469c      	mov	ip, r3
    7be4:	231f      	movs	r3, #31
    7be6:	401f      	ands	r7, r3
    7be8:	d014      	beq.n	7c14 <__lshift+0x88>
    7bea:	2320      	movs	r3, #32
    7bec:	1bdb      	subs	r3, r3, r7
    7bee:	9301      	str	r3, [sp, #4]
    7bf0:	2300      	movs	r3, #0
    7bf2:	6810      	ldr	r0, [r2, #0]
    7bf4:	1c29      	adds	r1, r5, #0
    7bf6:	40b8      	lsls	r0, r7
    7bf8:	4303      	orrs	r3, r0
    7bfa:	c508      	stmia	r5!, {r3}
    7bfc:	ca08      	ldmia	r2!, {r3}
    7bfe:	9801      	ldr	r0, [sp, #4]
    7c00:	40c3      	lsrs	r3, r0
    7c02:	4594      	cmp	ip, r2
    7c04:	d8f5      	bhi.n	7bf2 <__lshift+0x66>
    7c06:	604b      	str	r3, [r1, #4]
    7c08:	2b00      	cmp	r3, #0
    7c0a:	d007      	beq.n	7c1c <__lshift+0x90>
    7c0c:	9902      	ldr	r1, [sp, #8]
    7c0e:	3102      	adds	r1, #2
    7c10:	9100      	str	r1, [sp, #0]
    7c12:	e003      	b.n	7c1c <__lshift+0x90>
    7c14:	ca08      	ldmia	r2!, {r3}
    7c16:	c508      	stmia	r5!, {r3}
    7c18:	4594      	cmp	ip, r2
    7c1a:	d8fb      	bhi.n	7c14 <__lshift+0x88>
    7c1c:	9b00      	ldr	r3, [sp, #0]
    7c1e:	9803      	ldr	r0, [sp, #12]
    7c20:	3b01      	subs	r3, #1
    7c22:	6133      	str	r3, [r6, #16]
    7c24:	1c21      	adds	r1, r4, #0
    7c26:	f7ff fde6 	bl	77f6 <_Bfree>
    7c2a:	1c30      	adds	r0, r6, #0
    7c2c:	b005      	add	sp, #20
    7c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007c30 <__mcmp>:
    7c30:	b510      	push	{r4, lr}
    7c32:	6902      	ldr	r2, [r0, #16]
    7c34:	690c      	ldr	r4, [r1, #16]
    7c36:	1c03      	adds	r3, r0, #0
    7c38:	1b10      	subs	r0, r2, r4
    7c3a:	d113      	bne.n	7c64 <__mcmp+0x34>
    7c3c:	1c1a      	adds	r2, r3, #0
    7c3e:	00a0      	lsls	r0, r4, #2
    7c40:	3214      	adds	r2, #20
    7c42:	3114      	adds	r1, #20
    7c44:	1813      	adds	r3, r2, r0
    7c46:	1809      	adds	r1, r1, r0
    7c48:	3b04      	subs	r3, #4
    7c4a:	3904      	subs	r1, #4
    7c4c:	681c      	ldr	r4, [r3, #0]
    7c4e:	6808      	ldr	r0, [r1, #0]
    7c50:	4284      	cmp	r4, r0
    7c52:	d004      	beq.n	7c5e <__mcmp+0x2e>
    7c54:	4284      	cmp	r4, r0
    7c56:	4180      	sbcs	r0, r0
    7c58:	2301      	movs	r3, #1
    7c5a:	4318      	orrs	r0, r3
    7c5c:	e002      	b.n	7c64 <__mcmp+0x34>
    7c5e:	4293      	cmp	r3, r2
    7c60:	d8f2      	bhi.n	7c48 <__mcmp+0x18>
    7c62:	2000      	movs	r0, #0
    7c64:	bd10      	pop	{r4, pc}

00007c66 <__mdiff>:
    7c66:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c68:	1c07      	adds	r7, r0, #0
    7c6a:	b085      	sub	sp, #20
    7c6c:	1c08      	adds	r0, r1, #0
    7c6e:	1c0d      	adds	r5, r1, #0
    7c70:	1c11      	adds	r1, r2, #0
    7c72:	1c14      	adds	r4, r2, #0
    7c74:	f7ff ffdc 	bl	7c30 <__mcmp>
    7c78:	1e06      	subs	r6, r0, #0
    7c7a:	d107      	bne.n	7c8c <__mdiff+0x26>
    7c7c:	1c38      	adds	r0, r7, #0
    7c7e:	1c31      	adds	r1, r6, #0
    7c80:	f7ff fd81 	bl	7786 <_Balloc>
    7c84:	2301      	movs	r3, #1
    7c86:	6103      	str	r3, [r0, #16]
    7c88:	6146      	str	r6, [r0, #20]
    7c8a:	e050      	b.n	7d2e <__mdiff+0xc8>
    7c8c:	2800      	cmp	r0, #0
    7c8e:	db01      	blt.n	7c94 <__mdiff+0x2e>
    7c90:	2600      	movs	r6, #0
    7c92:	e003      	b.n	7c9c <__mdiff+0x36>
    7c94:	1c2b      	adds	r3, r5, #0
    7c96:	2601      	movs	r6, #1
    7c98:	1c25      	adds	r5, r4, #0
    7c9a:	1c1c      	adds	r4, r3, #0
    7c9c:	6869      	ldr	r1, [r5, #4]
    7c9e:	1c38      	adds	r0, r7, #0
    7ca0:	f7ff fd71 	bl	7786 <_Balloc>
    7ca4:	692a      	ldr	r2, [r5, #16]
    7ca6:	1c2b      	adds	r3, r5, #0
    7ca8:	3314      	adds	r3, #20
    7caa:	0091      	lsls	r1, r2, #2
    7cac:	1859      	adds	r1, r3, r1
    7cae:	9102      	str	r1, [sp, #8]
    7cb0:	6921      	ldr	r1, [r4, #16]
    7cb2:	1c25      	adds	r5, r4, #0
    7cb4:	3514      	adds	r5, #20
    7cb6:	0089      	lsls	r1, r1, #2
    7cb8:	1869      	adds	r1, r5, r1
    7cba:	1c04      	adds	r4, r0, #0
    7cbc:	9103      	str	r1, [sp, #12]
    7cbe:	60c6      	str	r6, [r0, #12]
    7cc0:	3414      	adds	r4, #20
    7cc2:	2100      	movs	r1, #0
    7cc4:	cb40      	ldmia	r3!, {r6}
    7cc6:	cd80      	ldmia	r5!, {r7}
    7cc8:	46b4      	mov	ip, r6
    7cca:	b2b6      	uxth	r6, r6
    7ccc:	1871      	adds	r1, r6, r1
    7cce:	b2be      	uxth	r6, r7
    7cd0:	1b8e      	subs	r6, r1, r6
    7cd2:	4661      	mov	r1, ip
    7cd4:	9601      	str	r6, [sp, #4]
    7cd6:	0c3f      	lsrs	r7, r7, #16
    7cd8:	0c0e      	lsrs	r6, r1, #16
    7cda:	1bf7      	subs	r7, r6, r7
    7cdc:	9e01      	ldr	r6, [sp, #4]
    7cde:	3404      	adds	r4, #4
    7ce0:	1431      	asrs	r1, r6, #16
    7ce2:	187f      	adds	r7, r7, r1
    7ce4:	1439      	asrs	r1, r7, #16
    7ce6:	043f      	lsls	r7, r7, #16
    7ce8:	9700      	str	r7, [sp, #0]
    7cea:	9f01      	ldr	r7, [sp, #4]
    7cec:	1f26      	subs	r6, r4, #4
    7cee:	46b4      	mov	ip, r6
    7cf0:	b2be      	uxth	r6, r7
    7cf2:	9f00      	ldr	r7, [sp, #0]
    7cf4:	4337      	orrs	r7, r6
    7cf6:	4666      	mov	r6, ip
    7cf8:	6037      	str	r7, [r6, #0]
    7cfa:	9f03      	ldr	r7, [sp, #12]
    7cfc:	42bd      	cmp	r5, r7
    7cfe:	d3e1      	bcc.n	7cc4 <__mdiff+0x5e>
    7d00:	9e02      	ldr	r6, [sp, #8]
    7d02:	1c25      	adds	r5, r4, #0
    7d04:	42b3      	cmp	r3, r6
    7d06:	d20b      	bcs.n	7d20 <__mdiff+0xba>
    7d08:	cb80      	ldmia	r3!, {r7}
    7d0a:	b2bd      	uxth	r5, r7
    7d0c:	186d      	adds	r5, r5, r1
    7d0e:	142e      	asrs	r6, r5, #16
    7d10:	0c3f      	lsrs	r7, r7, #16
    7d12:	19f6      	adds	r6, r6, r7
    7d14:	1431      	asrs	r1, r6, #16
    7d16:	b2ad      	uxth	r5, r5
    7d18:	0436      	lsls	r6, r6, #16
    7d1a:	4335      	orrs	r5, r6
    7d1c:	c420      	stmia	r4!, {r5}
    7d1e:	e7ef      	b.n	7d00 <__mdiff+0x9a>
    7d20:	3d04      	subs	r5, #4
    7d22:	682f      	ldr	r7, [r5, #0]
    7d24:	2f00      	cmp	r7, #0
    7d26:	d101      	bne.n	7d2c <__mdiff+0xc6>
    7d28:	3a01      	subs	r2, #1
    7d2a:	e7f9      	b.n	7d20 <__mdiff+0xba>
    7d2c:	6102      	str	r2, [r0, #16]
    7d2e:	b005      	add	sp, #20
    7d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007d34 <__ulp>:
    7d34:	4b0e      	ldr	r3, [pc, #56]	; (7d70 <__ulp+0x3c>)
    7d36:	4a0f      	ldr	r2, [pc, #60]	; (7d74 <__ulp+0x40>)
    7d38:	400b      	ands	r3, r1
    7d3a:	189b      	adds	r3, r3, r2
    7d3c:	b510      	push	{r4, lr}
    7d3e:	2b00      	cmp	r3, #0
    7d40:	dd01      	ble.n	7d46 <__ulp+0x12>
    7d42:	1c19      	adds	r1, r3, #0
    7d44:	e009      	b.n	7d5a <__ulp+0x26>
    7d46:	425b      	negs	r3, r3
    7d48:	151b      	asrs	r3, r3, #20
    7d4a:	2000      	movs	r0, #0
    7d4c:	2100      	movs	r1, #0
    7d4e:	2b13      	cmp	r3, #19
    7d50:	dc05      	bgt.n	7d5e <__ulp+0x2a>
    7d52:	2280      	movs	r2, #128	; 0x80
    7d54:	0312      	lsls	r2, r2, #12
    7d56:	1c11      	adds	r1, r2, #0
    7d58:	4119      	asrs	r1, r3
    7d5a:	2000      	movs	r0, #0
    7d5c:	e006      	b.n	7d6c <__ulp+0x38>
    7d5e:	2201      	movs	r2, #1
    7d60:	2b32      	cmp	r3, #50	; 0x32
    7d62:	dc02      	bgt.n	7d6a <__ulp+0x36>
    7d64:	2433      	movs	r4, #51	; 0x33
    7d66:	1ae3      	subs	r3, r4, r3
    7d68:	409a      	lsls	r2, r3
    7d6a:	1c10      	adds	r0, r2, #0
    7d6c:	bd10      	pop	{r4, pc}
    7d6e:	46c0      	nop			; (mov r8, r8)
    7d70:	7ff00000 	.word	0x7ff00000
    7d74:	fcc00000 	.word	0xfcc00000

00007d78 <__b2d>:
    7d78:	6903      	ldr	r3, [r0, #16]
    7d7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7d7c:	1c06      	adds	r6, r0, #0
    7d7e:	3614      	adds	r6, #20
    7d80:	009b      	lsls	r3, r3, #2
    7d82:	18f3      	adds	r3, r6, r3
    7d84:	1c1c      	adds	r4, r3, #0
    7d86:	3c04      	subs	r4, #4
    7d88:	6825      	ldr	r5, [r4, #0]
    7d8a:	1c0f      	adds	r7, r1, #0
    7d8c:	1c28      	adds	r0, r5, #0
    7d8e:	9301      	str	r3, [sp, #4]
    7d90:	f7ff fdc8 	bl	7924 <__hi0bits>
    7d94:	2320      	movs	r3, #32
    7d96:	1a1b      	subs	r3, r3, r0
    7d98:	603b      	str	r3, [r7, #0]
    7d9a:	491f      	ldr	r1, [pc, #124]	; (7e18 <__b2d+0xa0>)
    7d9c:	280a      	cmp	r0, #10
    7d9e:	dc13      	bgt.n	7dc8 <__b2d+0x50>
    7da0:	230b      	movs	r3, #11
    7da2:	1a1b      	subs	r3, r3, r0
    7da4:	1c2f      	adds	r7, r5, #0
    7da6:	40df      	lsrs	r7, r3
    7da8:	469c      	mov	ip, r3
    7daa:	1c0b      	adds	r3, r1, #0
    7dac:	433b      	orrs	r3, r7
    7dae:	2100      	movs	r1, #0
    7db0:	42b4      	cmp	r4, r6
    7db2:	d902      	bls.n	7dba <__b2d+0x42>
    7db4:	9901      	ldr	r1, [sp, #4]
    7db6:	3908      	subs	r1, #8
    7db8:	6809      	ldr	r1, [r1, #0]
    7dba:	4664      	mov	r4, ip
    7dbc:	40e1      	lsrs	r1, r4
    7dbe:	3015      	adds	r0, #21
    7dc0:	4085      	lsls	r5, r0
    7dc2:	1c0a      	adds	r2, r1, #0
    7dc4:	432a      	orrs	r2, r5
    7dc6:	e022      	b.n	7e0e <__b2d+0x96>
    7dc8:	2700      	movs	r7, #0
    7dca:	42b4      	cmp	r4, r6
    7dcc:	d902      	bls.n	7dd4 <__b2d+0x5c>
    7dce:	9c01      	ldr	r4, [sp, #4]
    7dd0:	3c08      	subs	r4, #8
    7dd2:	6827      	ldr	r7, [r4, #0]
    7dd4:	230b      	movs	r3, #11
    7dd6:	425b      	negs	r3, r3
    7dd8:	181b      	adds	r3, r3, r0
    7dda:	469c      	mov	ip, r3
    7ddc:	2b00      	cmp	r3, #0
    7dde:	d013      	beq.n	7e08 <__b2d+0x90>
    7de0:	232b      	movs	r3, #43	; 0x2b
    7de2:	1a18      	subs	r0, r3, r0
    7de4:	4663      	mov	r3, ip
    7de6:	409d      	lsls	r5, r3
    7de8:	4329      	orrs	r1, r5
    7dea:	1c3d      	adds	r5, r7, #0
    7dec:	1c0b      	adds	r3, r1, #0
    7dee:	40c5      	lsrs	r5, r0
    7df0:	432b      	orrs	r3, r5
    7df2:	2100      	movs	r1, #0
    7df4:	42b4      	cmp	r4, r6
    7df6:	d901      	bls.n	7dfc <__b2d+0x84>
    7df8:	3c04      	subs	r4, #4
    7dfa:	6821      	ldr	r1, [r4, #0]
    7dfc:	40c1      	lsrs	r1, r0
    7dfe:	4664      	mov	r4, ip
    7e00:	40a7      	lsls	r7, r4
    7e02:	1c0a      	adds	r2, r1, #0
    7e04:	433a      	orrs	r2, r7
    7e06:	e002      	b.n	7e0e <__b2d+0x96>
    7e08:	1c0b      	adds	r3, r1, #0
    7e0a:	432b      	orrs	r3, r5
    7e0c:	1c3a      	adds	r2, r7, #0
    7e0e:	1c10      	adds	r0, r2, #0
    7e10:	1c19      	adds	r1, r3, #0
    7e12:	b003      	add	sp, #12
    7e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e16:	46c0      	nop			; (mov r8, r8)
    7e18:	3ff00000 	.word	0x3ff00000

00007e1c <__d2b>:
    7e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7e1e:	2101      	movs	r1, #1
    7e20:	1c1d      	adds	r5, r3, #0
    7e22:	1c14      	adds	r4, r2, #0
    7e24:	f7ff fcaf 	bl	7786 <_Balloc>
    7e28:	006f      	lsls	r7, r5, #1
    7e2a:	032b      	lsls	r3, r5, #12
    7e2c:	1c06      	adds	r6, r0, #0
    7e2e:	0b1b      	lsrs	r3, r3, #12
    7e30:	0d7f      	lsrs	r7, r7, #21
    7e32:	d002      	beq.n	7e3a <__d2b+0x1e>
    7e34:	2280      	movs	r2, #128	; 0x80
    7e36:	0352      	lsls	r2, r2, #13
    7e38:	4313      	orrs	r3, r2
    7e3a:	9301      	str	r3, [sp, #4]
    7e3c:	2c00      	cmp	r4, #0
    7e3e:	d019      	beq.n	7e74 <__d2b+0x58>
    7e40:	4668      	mov	r0, sp
    7e42:	9400      	str	r4, [sp, #0]
    7e44:	f7ff fd8a 	bl	795c <__lo0bits>
    7e48:	9a00      	ldr	r2, [sp, #0]
    7e4a:	2800      	cmp	r0, #0
    7e4c:	d009      	beq.n	7e62 <__d2b+0x46>
    7e4e:	9b01      	ldr	r3, [sp, #4]
    7e50:	2120      	movs	r1, #32
    7e52:	1c1c      	adds	r4, r3, #0
    7e54:	1a09      	subs	r1, r1, r0
    7e56:	408c      	lsls	r4, r1
    7e58:	4322      	orrs	r2, r4
    7e5a:	40c3      	lsrs	r3, r0
    7e5c:	6172      	str	r2, [r6, #20]
    7e5e:	9301      	str	r3, [sp, #4]
    7e60:	e000      	b.n	7e64 <__d2b+0x48>
    7e62:	6172      	str	r2, [r6, #20]
    7e64:	9c01      	ldr	r4, [sp, #4]
    7e66:	61b4      	str	r4, [r6, #24]
    7e68:	4263      	negs	r3, r4
    7e6a:	4163      	adcs	r3, r4
    7e6c:	2402      	movs	r4, #2
    7e6e:	1ae4      	subs	r4, r4, r3
    7e70:	6134      	str	r4, [r6, #16]
    7e72:	e007      	b.n	7e84 <__d2b+0x68>
    7e74:	a801      	add	r0, sp, #4
    7e76:	f7ff fd71 	bl	795c <__lo0bits>
    7e7a:	9901      	ldr	r1, [sp, #4]
    7e7c:	2401      	movs	r4, #1
    7e7e:	6171      	str	r1, [r6, #20]
    7e80:	6134      	str	r4, [r6, #16]
    7e82:	3020      	adds	r0, #32
    7e84:	2f00      	cmp	r7, #0
    7e86:	d009      	beq.n	7e9c <__d2b+0x80>
    7e88:	4a0d      	ldr	r2, [pc, #52]	; (7ec0 <__d2b+0xa4>)
    7e8a:	9c08      	ldr	r4, [sp, #32]
    7e8c:	18bf      	adds	r7, r7, r2
    7e8e:	183f      	adds	r7, r7, r0
    7e90:	6027      	str	r7, [r4, #0]
    7e92:	2335      	movs	r3, #53	; 0x35
    7e94:	9c09      	ldr	r4, [sp, #36]	; 0x24
    7e96:	1a18      	subs	r0, r3, r0
    7e98:	6020      	str	r0, [r4, #0]
    7e9a:	e00e      	b.n	7eba <__d2b+0x9e>
    7e9c:	4909      	ldr	r1, [pc, #36]	; (7ec4 <__d2b+0xa8>)
    7e9e:	9a08      	ldr	r2, [sp, #32]
    7ea0:	1840      	adds	r0, r0, r1
    7ea2:	4909      	ldr	r1, [pc, #36]	; (7ec8 <__d2b+0xac>)
    7ea4:	6010      	str	r0, [r2, #0]
    7ea6:	1863      	adds	r3, r4, r1
    7ea8:	009b      	lsls	r3, r3, #2
    7eaa:	18f3      	adds	r3, r6, r3
    7eac:	6958      	ldr	r0, [r3, #20]
    7eae:	f7ff fd39 	bl	7924 <__hi0bits>
    7eb2:	0164      	lsls	r4, r4, #5
    7eb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7eb6:	1a24      	subs	r4, r4, r0
    7eb8:	6014      	str	r4, [r2, #0]
    7eba:	1c30      	adds	r0, r6, #0
    7ebc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7ebe:	46c0      	nop			; (mov r8, r8)
    7ec0:	fffffbcd 	.word	0xfffffbcd
    7ec4:	fffffbce 	.word	0xfffffbce
    7ec8:	3fffffff 	.word	0x3fffffff

00007ecc <__ratio>:
    7ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7ece:	1c0e      	adds	r6, r1, #0
    7ed0:	4669      	mov	r1, sp
    7ed2:	1c07      	adds	r7, r0, #0
    7ed4:	f7ff ff50 	bl	7d78 <__b2d>
    7ed8:	1c04      	adds	r4, r0, #0
    7eda:	1c0d      	adds	r5, r1, #0
    7edc:	1c30      	adds	r0, r6, #0
    7ede:	a901      	add	r1, sp, #4
    7ee0:	f7ff ff4a 	bl	7d78 <__b2d>
    7ee4:	1c02      	adds	r2, r0, #0
    7ee6:	1c0b      	adds	r3, r1, #0
    7ee8:	9800      	ldr	r0, [sp, #0]
    7eea:	9901      	ldr	r1, [sp, #4]
    7eec:	693f      	ldr	r7, [r7, #16]
    7eee:	1a40      	subs	r0, r0, r1
    7ef0:	6931      	ldr	r1, [r6, #16]
    7ef2:	4684      	mov	ip, r0
    7ef4:	1a79      	subs	r1, r7, r1
    7ef6:	0149      	lsls	r1, r1, #5
    7ef8:	4461      	add	r1, ip
    7efa:	2900      	cmp	r1, #0
    7efc:	dd02      	ble.n	7f04 <__ratio+0x38>
    7efe:	0509      	lsls	r1, r1, #20
    7f00:	194d      	adds	r5, r1, r5
    7f02:	e001      	b.n	7f08 <__ratio+0x3c>
    7f04:	0509      	lsls	r1, r1, #20
    7f06:	1a5b      	subs	r3, r3, r1
    7f08:	1c20      	adds	r0, r4, #0
    7f0a:	1c29      	adds	r1, r5, #0
    7f0c:	f001 f92a 	bl	9164 <__aeabi_ddiv>
    7f10:	b003      	add	sp, #12
    7f12:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007f14 <__copybits>:
    7f14:	3901      	subs	r1, #1
    7f16:	b510      	push	{r4, lr}
    7f18:	1c13      	adds	r3, r2, #0
    7f1a:	1149      	asrs	r1, r1, #5
    7f1c:	6912      	ldr	r2, [r2, #16]
    7f1e:	3101      	adds	r1, #1
    7f20:	0089      	lsls	r1, r1, #2
    7f22:	3314      	adds	r3, #20
    7f24:	0092      	lsls	r2, r2, #2
    7f26:	1841      	adds	r1, r0, r1
    7f28:	189a      	adds	r2, r3, r2
    7f2a:	4293      	cmp	r3, r2
    7f2c:	d202      	bcs.n	7f34 <__copybits+0x20>
    7f2e:	cb10      	ldmia	r3!, {r4}
    7f30:	c010      	stmia	r0!, {r4}
    7f32:	e7fa      	b.n	7f2a <__copybits+0x16>
    7f34:	4288      	cmp	r0, r1
    7f36:	d202      	bcs.n	7f3e <__copybits+0x2a>
    7f38:	2300      	movs	r3, #0
    7f3a:	c008      	stmia	r0!, {r3}
    7f3c:	e7fa      	b.n	7f34 <__copybits+0x20>
    7f3e:	bd10      	pop	{r4, pc}

00007f40 <__any_on>:
    7f40:	1c02      	adds	r2, r0, #0
    7f42:	6900      	ldr	r0, [r0, #16]
    7f44:	b510      	push	{r4, lr}
    7f46:	3214      	adds	r2, #20
    7f48:	114b      	asrs	r3, r1, #5
    7f4a:	4283      	cmp	r3, r0
    7f4c:	dc0d      	bgt.n	7f6a <__any_on+0x2a>
    7f4e:	da0d      	bge.n	7f6c <__any_on+0x2c>
    7f50:	201f      	movs	r0, #31
    7f52:	4001      	ands	r1, r0
    7f54:	d00a      	beq.n	7f6c <__any_on+0x2c>
    7f56:	0098      	lsls	r0, r3, #2
    7f58:	5884      	ldr	r4, [r0, r2]
    7f5a:	1c20      	adds	r0, r4, #0
    7f5c:	40c8      	lsrs	r0, r1
    7f5e:	4088      	lsls	r0, r1
    7f60:	1c01      	adds	r1, r0, #0
    7f62:	2001      	movs	r0, #1
    7f64:	42a1      	cmp	r1, r4
    7f66:	d10c      	bne.n	7f82 <__any_on+0x42>
    7f68:	e000      	b.n	7f6c <__any_on+0x2c>
    7f6a:	1c03      	adds	r3, r0, #0
    7f6c:	009b      	lsls	r3, r3, #2
    7f6e:	18d3      	adds	r3, r2, r3
    7f70:	4293      	cmp	r3, r2
    7f72:	d905      	bls.n	7f80 <__any_on+0x40>
    7f74:	3b04      	subs	r3, #4
    7f76:	6819      	ldr	r1, [r3, #0]
    7f78:	2900      	cmp	r1, #0
    7f7a:	d0f9      	beq.n	7f70 <__any_on+0x30>
    7f7c:	2001      	movs	r0, #1
    7f7e:	e000      	b.n	7f82 <__any_on+0x42>
    7f80:	2000      	movs	r0, #0
    7f82:	bd10      	pop	{r4, pc}

00007f84 <_calloc_r>:
    7f84:	b538      	push	{r3, r4, r5, lr}
    7f86:	1c15      	adds	r5, r2, #0
    7f88:	434d      	muls	r5, r1
    7f8a:	1c29      	adds	r1, r5, #0
    7f8c:	f000 f850 	bl	8030 <_malloc_r>
    7f90:	1e04      	subs	r4, r0, #0
    7f92:	d003      	beq.n	7f9c <_calloc_r+0x18>
    7f94:	2100      	movs	r1, #0
    7f96:	1c2a      	adds	r2, r5, #0
    7f98:	f7fc fa69 	bl	446e <memset>
    7f9c:	1c20      	adds	r0, r4, #0
    7f9e:	bd38      	pop	{r3, r4, r5, pc}

00007fa0 <_free_r>:
    7fa0:	b530      	push	{r4, r5, lr}
    7fa2:	2900      	cmp	r1, #0
    7fa4:	d040      	beq.n	8028 <_free_r+0x88>
    7fa6:	3904      	subs	r1, #4
    7fa8:	680b      	ldr	r3, [r1, #0]
    7faa:	2b00      	cmp	r3, #0
    7fac:	da00      	bge.n	7fb0 <_free_r+0x10>
    7fae:	18c9      	adds	r1, r1, r3
    7fb0:	4a1e      	ldr	r2, [pc, #120]	; (802c <_free_r+0x8c>)
    7fb2:	6813      	ldr	r3, [r2, #0]
    7fb4:	1c14      	adds	r4, r2, #0
    7fb6:	2b00      	cmp	r3, #0
    7fb8:	d102      	bne.n	7fc0 <_free_r+0x20>
    7fba:	604b      	str	r3, [r1, #4]
    7fbc:	6011      	str	r1, [r2, #0]
    7fbe:	e033      	b.n	8028 <_free_r+0x88>
    7fc0:	4299      	cmp	r1, r3
    7fc2:	d20f      	bcs.n	7fe4 <_free_r+0x44>
    7fc4:	6808      	ldr	r0, [r1, #0]
    7fc6:	180a      	adds	r2, r1, r0
    7fc8:	429a      	cmp	r2, r3
    7fca:	d105      	bne.n	7fd8 <_free_r+0x38>
    7fcc:	6813      	ldr	r3, [r2, #0]
    7fce:	6852      	ldr	r2, [r2, #4]
    7fd0:	18c0      	adds	r0, r0, r3
    7fd2:	6008      	str	r0, [r1, #0]
    7fd4:	604a      	str	r2, [r1, #4]
    7fd6:	e000      	b.n	7fda <_free_r+0x3a>
    7fd8:	604b      	str	r3, [r1, #4]
    7fda:	6021      	str	r1, [r4, #0]
    7fdc:	e024      	b.n	8028 <_free_r+0x88>
    7fde:	428a      	cmp	r2, r1
    7fe0:	d803      	bhi.n	7fea <_free_r+0x4a>
    7fe2:	1c13      	adds	r3, r2, #0
    7fe4:	685a      	ldr	r2, [r3, #4]
    7fe6:	2a00      	cmp	r2, #0
    7fe8:	d1f9      	bne.n	7fde <_free_r+0x3e>
    7fea:	681d      	ldr	r5, [r3, #0]
    7fec:	195c      	adds	r4, r3, r5
    7fee:	428c      	cmp	r4, r1
    7ff0:	d10b      	bne.n	800a <_free_r+0x6a>
    7ff2:	6809      	ldr	r1, [r1, #0]
    7ff4:	1869      	adds	r1, r5, r1
    7ff6:	1858      	adds	r0, r3, r1
    7ff8:	6019      	str	r1, [r3, #0]
    7ffa:	4290      	cmp	r0, r2
    7ffc:	d114      	bne.n	8028 <_free_r+0x88>
    7ffe:	6814      	ldr	r4, [r2, #0]
    8000:	6852      	ldr	r2, [r2, #4]
    8002:	1909      	adds	r1, r1, r4
    8004:	6019      	str	r1, [r3, #0]
    8006:	605a      	str	r2, [r3, #4]
    8008:	e00e      	b.n	8028 <_free_r+0x88>
    800a:	428c      	cmp	r4, r1
    800c:	d902      	bls.n	8014 <_free_r+0x74>
    800e:	230c      	movs	r3, #12
    8010:	6003      	str	r3, [r0, #0]
    8012:	e009      	b.n	8028 <_free_r+0x88>
    8014:	6808      	ldr	r0, [r1, #0]
    8016:	180c      	adds	r4, r1, r0
    8018:	4294      	cmp	r4, r2
    801a:	d103      	bne.n	8024 <_free_r+0x84>
    801c:	6814      	ldr	r4, [r2, #0]
    801e:	6852      	ldr	r2, [r2, #4]
    8020:	1900      	adds	r0, r0, r4
    8022:	6008      	str	r0, [r1, #0]
    8024:	604a      	str	r2, [r1, #4]
    8026:	6059      	str	r1, [r3, #4]
    8028:	bd30      	pop	{r4, r5, pc}
    802a:	46c0      	nop			; (mov r8, r8)
    802c:	20000220 	.word	0x20000220

00008030 <_malloc_r>:
    8030:	b570      	push	{r4, r5, r6, lr}
    8032:	2303      	movs	r3, #3
    8034:	1ccd      	adds	r5, r1, #3
    8036:	439d      	bics	r5, r3
    8038:	3508      	adds	r5, #8
    803a:	1c06      	adds	r6, r0, #0
    803c:	2d0c      	cmp	r5, #12
    803e:	d201      	bcs.n	8044 <_malloc_r+0x14>
    8040:	250c      	movs	r5, #12
    8042:	e001      	b.n	8048 <_malloc_r+0x18>
    8044:	2d00      	cmp	r5, #0
    8046:	db3f      	blt.n	80c8 <_malloc_r+0x98>
    8048:	428d      	cmp	r5, r1
    804a:	d33d      	bcc.n	80c8 <_malloc_r+0x98>
    804c:	4b20      	ldr	r3, [pc, #128]	; (80d0 <_malloc_r+0xa0>)
    804e:	681c      	ldr	r4, [r3, #0]
    8050:	1c1a      	adds	r2, r3, #0
    8052:	1c21      	adds	r1, r4, #0
    8054:	2900      	cmp	r1, #0
    8056:	d013      	beq.n	8080 <_malloc_r+0x50>
    8058:	6808      	ldr	r0, [r1, #0]
    805a:	1b43      	subs	r3, r0, r5
    805c:	d40d      	bmi.n	807a <_malloc_r+0x4a>
    805e:	2b0b      	cmp	r3, #11
    8060:	d902      	bls.n	8068 <_malloc_r+0x38>
    8062:	600b      	str	r3, [r1, #0]
    8064:	18cc      	adds	r4, r1, r3
    8066:	e01e      	b.n	80a6 <_malloc_r+0x76>
    8068:	428c      	cmp	r4, r1
    806a:	d102      	bne.n	8072 <_malloc_r+0x42>
    806c:	6863      	ldr	r3, [r4, #4]
    806e:	6013      	str	r3, [r2, #0]
    8070:	e01a      	b.n	80a8 <_malloc_r+0x78>
    8072:	6848      	ldr	r0, [r1, #4]
    8074:	6060      	str	r0, [r4, #4]
    8076:	1c0c      	adds	r4, r1, #0
    8078:	e016      	b.n	80a8 <_malloc_r+0x78>
    807a:	1c0c      	adds	r4, r1, #0
    807c:	6849      	ldr	r1, [r1, #4]
    807e:	e7e9      	b.n	8054 <_malloc_r+0x24>
    8080:	4c14      	ldr	r4, [pc, #80]	; (80d4 <_malloc_r+0xa4>)
    8082:	6820      	ldr	r0, [r4, #0]
    8084:	2800      	cmp	r0, #0
    8086:	d103      	bne.n	8090 <_malloc_r+0x60>
    8088:	1c30      	adds	r0, r6, #0
    808a:	f000 f825 	bl	80d8 <_sbrk_r>
    808e:	6020      	str	r0, [r4, #0]
    8090:	1c30      	adds	r0, r6, #0
    8092:	1c29      	adds	r1, r5, #0
    8094:	f000 f820 	bl	80d8 <_sbrk_r>
    8098:	1c43      	adds	r3, r0, #1
    809a:	d015      	beq.n	80c8 <_malloc_r+0x98>
    809c:	1cc4      	adds	r4, r0, #3
    809e:	2303      	movs	r3, #3
    80a0:	439c      	bics	r4, r3
    80a2:	4284      	cmp	r4, r0
    80a4:	d10a      	bne.n	80bc <_malloc_r+0x8c>
    80a6:	6025      	str	r5, [r4, #0]
    80a8:	1c20      	adds	r0, r4, #0
    80aa:	300b      	adds	r0, #11
    80ac:	2207      	movs	r2, #7
    80ae:	1d23      	adds	r3, r4, #4
    80b0:	4390      	bics	r0, r2
    80b2:	1ac3      	subs	r3, r0, r3
    80b4:	d00b      	beq.n	80ce <_malloc_r+0x9e>
    80b6:	425a      	negs	r2, r3
    80b8:	50e2      	str	r2, [r4, r3]
    80ba:	e008      	b.n	80ce <_malloc_r+0x9e>
    80bc:	1a21      	subs	r1, r4, r0
    80be:	1c30      	adds	r0, r6, #0
    80c0:	f000 f80a 	bl	80d8 <_sbrk_r>
    80c4:	3001      	adds	r0, #1
    80c6:	d1ee      	bne.n	80a6 <_malloc_r+0x76>
    80c8:	230c      	movs	r3, #12
    80ca:	6033      	str	r3, [r6, #0]
    80cc:	2000      	movs	r0, #0
    80ce:	bd70      	pop	{r4, r5, r6, pc}
    80d0:	20000220 	.word	0x20000220
    80d4:	2000021c 	.word	0x2000021c

000080d8 <_sbrk_r>:
    80d8:	b538      	push	{r3, r4, r5, lr}
    80da:	4c07      	ldr	r4, [pc, #28]	; (80f8 <_sbrk_r+0x20>)
    80dc:	2300      	movs	r3, #0
    80de:	1c05      	adds	r5, r0, #0
    80e0:	1c08      	adds	r0, r1, #0
    80e2:	6023      	str	r3, [r4, #0]
    80e4:	f7fc f8b8 	bl	4258 <_sbrk>
    80e8:	1c43      	adds	r3, r0, #1
    80ea:	d103      	bne.n	80f4 <_sbrk_r+0x1c>
    80ec:	6823      	ldr	r3, [r4, #0]
    80ee:	2b00      	cmp	r3, #0
    80f0:	d000      	beq.n	80f4 <_sbrk_r+0x1c>
    80f2:	602b      	str	r3, [r5, #0]
    80f4:	bd38      	pop	{r3, r4, r5, pc}
    80f6:	46c0      	nop			; (mov r8, r8)
    80f8:	200029a4 	.word	0x200029a4

000080fc <__sread>:
    80fc:	b538      	push	{r3, r4, r5, lr}
    80fe:	1c0c      	adds	r4, r1, #0
    8100:	250e      	movs	r5, #14
    8102:	5f49      	ldrsh	r1, [r1, r5]
    8104:	f000 f8ba 	bl	827c <_read_r>
    8108:	2800      	cmp	r0, #0
    810a:	db03      	blt.n	8114 <__sread+0x18>
    810c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    810e:	1813      	adds	r3, r2, r0
    8110:	6563      	str	r3, [r4, #84]	; 0x54
    8112:	e003      	b.n	811c <__sread+0x20>
    8114:	89a2      	ldrh	r2, [r4, #12]
    8116:	4b02      	ldr	r3, [pc, #8]	; (8120 <__sread+0x24>)
    8118:	4013      	ands	r3, r2
    811a:	81a3      	strh	r3, [r4, #12]
    811c:	bd38      	pop	{r3, r4, r5, pc}
    811e:	46c0      	nop			; (mov r8, r8)
    8120:	ffffefff 	.word	0xffffefff

00008124 <__swrite>:
    8124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8126:	1c1e      	adds	r6, r3, #0
    8128:	898b      	ldrh	r3, [r1, #12]
    812a:	1c05      	adds	r5, r0, #0
    812c:	1c0c      	adds	r4, r1, #0
    812e:	1c17      	adds	r7, r2, #0
    8130:	05da      	lsls	r2, r3, #23
    8132:	d505      	bpl.n	8140 <__swrite+0x1c>
    8134:	230e      	movs	r3, #14
    8136:	5ec9      	ldrsh	r1, [r1, r3]
    8138:	2200      	movs	r2, #0
    813a:	2302      	movs	r3, #2
    813c:	f000 f88a 	bl	8254 <_lseek_r>
    8140:	89a2      	ldrh	r2, [r4, #12]
    8142:	4b05      	ldr	r3, [pc, #20]	; (8158 <__swrite+0x34>)
    8144:	1c28      	adds	r0, r5, #0
    8146:	4013      	ands	r3, r2
    8148:	81a3      	strh	r3, [r4, #12]
    814a:	220e      	movs	r2, #14
    814c:	5ea1      	ldrsh	r1, [r4, r2]
    814e:	1c33      	adds	r3, r6, #0
    8150:	1c3a      	adds	r2, r7, #0
    8152:	f000 f835 	bl	81c0 <_write_r>
    8156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8158:	ffffefff 	.word	0xffffefff

0000815c <__sseek>:
    815c:	b538      	push	{r3, r4, r5, lr}
    815e:	1c0c      	adds	r4, r1, #0
    8160:	250e      	movs	r5, #14
    8162:	5f49      	ldrsh	r1, [r1, r5]
    8164:	f000 f876 	bl	8254 <_lseek_r>
    8168:	89a3      	ldrh	r3, [r4, #12]
    816a:	1c42      	adds	r2, r0, #1
    816c:	d103      	bne.n	8176 <__sseek+0x1a>
    816e:	4a05      	ldr	r2, [pc, #20]	; (8184 <__sseek+0x28>)
    8170:	4013      	ands	r3, r2
    8172:	81a3      	strh	r3, [r4, #12]
    8174:	e004      	b.n	8180 <__sseek+0x24>
    8176:	2280      	movs	r2, #128	; 0x80
    8178:	0152      	lsls	r2, r2, #5
    817a:	4313      	orrs	r3, r2
    817c:	81a3      	strh	r3, [r4, #12]
    817e:	6560      	str	r0, [r4, #84]	; 0x54
    8180:	bd38      	pop	{r3, r4, r5, pc}
    8182:	46c0      	nop			; (mov r8, r8)
    8184:	ffffefff 	.word	0xffffefff

00008188 <__sclose>:
    8188:	b508      	push	{r3, lr}
    818a:	230e      	movs	r3, #14
    818c:	5ec9      	ldrsh	r1, [r1, r3]
    818e:	f000 f82b 	bl	81e8 <_close_r>
    8192:	bd08      	pop	{r3, pc}

00008194 <strncmp>:
    8194:	1c03      	adds	r3, r0, #0
    8196:	2000      	movs	r0, #0
    8198:	b510      	push	{r4, lr}
    819a:	4282      	cmp	r2, r0
    819c:	d00f      	beq.n	81be <strncmp+0x2a>
    819e:	781c      	ldrb	r4, [r3, #0]
    81a0:	7808      	ldrb	r0, [r1, #0]
    81a2:	42a0      	cmp	r0, r4
    81a4:	d101      	bne.n	81aa <strncmp+0x16>
    81a6:	2a01      	cmp	r2, #1
    81a8:	d103      	bne.n	81b2 <strncmp+0x1e>
    81aa:	7818      	ldrb	r0, [r3, #0]
    81ac:	780b      	ldrb	r3, [r1, #0]
    81ae:	1ac0      	subs	r0, r0, r3
    81b0:	e005      	b.n	81be <strncmp+0x2a>
    81b2:	3a01      	subs	r2, #1
    81b4:	2800      	cmp	r0, #0
    81b6:	d0f8      	beq.n	81aa <strncmp+0x16>
    81b8:	3301      	adds	r3, #1
    81ba:	3101      	adds	r1, #1
    81bc:	e7ef      	b.n	819e <strncmp+0xa>
    81be:	bd10      	pop	{r4, pc}

000081c0 <_write_r>:
    81c0:	b538      	push	{r3, r4, r5, lr}
    81c2:	4c08      	ldr	r4, [pc, #32]	; (81e4 <_write_r+0x24>)
    81c4:	1c05      	adds	r5, r0, #0
    81c6:	2000      	movs	r0, #0
    81c8:	6020      	str	r0, [r4, #0]
    81ca:	1c08      	adds	r0, r1, #0
    81cc:	1c11      	adds	r1, r2, #0
    81ce:	1c1a      	adds	r2, r3, #0
    81d0:	f7fc f818 	bl	4204 <_write>
    81d4:	1c43      	adds	r3, r0, #1
    81d6:	d103      	bne.n	81e0 <_write_r+0x20>
    81d8:	6823      	ldr	r3, [r4, #0]
    81da:	2b00      	cmp	r3, #0
    81dc:	d000      	beq.n	81e0 <_write_r+0x20>
    81de:	602b      	str	r3, [r5, #0]
    81e0:	bd38      	pop	{r3, r4, r5, pc}
    81e2:	46c0      	nop			; (mov r8, r8)
    81e4:	200029a4 	.word	0x200029a4

000081e8 <_close_r>:
    81e8:	b538      	push	{r3, r4, r5, lr}
    81ea:	4c07      	ldr	r4, [pc, #28]	; (8208 <_close_r+0x20>)
    81ec:	2300      	movs	r3, #0
    81ee:	1c05      	adds	r5, r0, #0
    81f0:	1c08      	adds	r0, r1, #0
    81f2:	6023      	str	r3, [r4, #0]
    81f4:	f7fc f842 	bl	427c <_close>
    81f8:	1c43      	adds	r3, r0, #1
    81fa:	d103      	bne.n	8204 <_close_r+0x1c>
    81fc:	6823      	ldr	r3, [r4, #0]
    81fe:	2b00      	cmp	r3, #0
    8200:	d000      	beq.n	8204 <_close_r+0x1c>
    8202:	602b      	str	r3, [r5, #0]
    8204:	bd38      	pop	{r3, r4, r5, pc}
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	200029a4 	.word	0x200029a4

0000820c <_fstat_r>:
    820c:	b538      	push	{r3, r4, r5, lr}
    820e:	4c07      	ldr	r4, [pc, #28]	; (822c <_fstat_r+0x20>)
    8210:	2300      	movs	r3, #0
    8212:	1c05      	adds	r5, r0, #0
    8214:	1c08      	adds	r0, r1, #0
    8216:	1c11      	adds	r1, r2, #0
    8218:	6023      	str	r3, [r4, #0]
    821a:	f7fc f833 	bl	4284 <_fstat>
    821e:	1c43      	adds	r3, r0, #1
    8220:	d103      	bne.n	822a <_fstat_r+0x1e>
    8222:	6823      	ldr	r3, [r4, #0]
    8224:	2b00      	cmp	r3, #0
    8226:	d000      	beq.n	822a <_fstat_r+0x1e>
    8228:	602b      	str	r3, [r5, #0]
    822a:	bd38      	pop	{r3, r4, r5, pc}
    822c:	200029a4 	.word	0x200029a4

00008230 <_isatty_r>:
    8230:	b538      	push	{r3, r4, r5, lr}
    8232:	4c07      	ldr	r4, [pc, #28]	; (8250 <_isatty_r+0x20>)
    8234:	2300      	movs	r3, #0
    8236:	1c05      	adds	r5, r0, #0
    8238:	1c08      	adds	r0, r1, #0
    823a:	6023      	str	r3, [r4, #0]
    823c:	f7fc f828 	bl	4290 <_isatty>
    8240:	1c43      	adds	r3, r0, #1
    8242:	d103      	bne.n	824c <_isatty_r+0x1c>
    8244:	6823      	ldr	r3, [r4, #0]
    8246:	2b00      	cmp	r3, #0
    8248:	d000      	beq.n	824c <_isatty_r+0x1c>
    824a:	602b      	str	r3, [r5, #0]
    824c:	bd38      	pop	{r3, r4, r5, pc}
    824e:	46c0      	nop			; (mov r8, r8)
    8250:	200029a4 	.word	0x200029a4

00008254 <_lseek_r>:
    8254:	b538      	push	{r3, r4, r5, lr}
    8256:	4c08      	ldr	r4, [pc, #32]	; (8278 <_lseek_r+0x24>)
    8258:	1c05      	adds	r5, r0, #0
    825a:	2000      	movs	r0, #0
    825c:	6020      	str	r0, [r4, #0]
    825e:	1c08      	adds	r0, r1, #0
    8260:	1c11      	adds	r1, r2, #0
    8262:	1c1a      	adds	r2, r3, #0
    8264:	f7fc f816 	bl	4294 <_lseek>
    8268:	1c43      	adds	r3, r0, #1
    826a:	d103      	bne.n	8274 <_lseek_r+0x20>
    826c:	6823      	ldr	r3, [r4, #0]
    826e:	2b00      	cmp	r3, #0
    8270:	d000      	beq.n	8274 <_lseek_r+0x20>
    8272:	602b      	str	r3, [r5, #0]
    8274:	bd38      	pop	{r3, r4, r5, pc}
    8276:	46c0      	nop			; (mov r8, r8)
    8278:	200029a4 	.word	0x200029a4

0000827c <_read_r>:
    827c:	b538      	push	{r3, r4, r5, lr}
    827e:	4c08      	ldr	r4, [pc, #32]	; (82a0 <_read_r+0x24>)
    8280:	1c05      	adds	r5, r0, #0
    8282:	2000      	movs	r0, #0
    8284:	6020      	str	r0, [r4, #0]
    8286:	1c08      	adds	r0, r1, #0
    8288:	1c11      	adds	r1, r2, #0
    828a:	1c1a      	adds	r2, r3, #0
    828c:	f7fb ff98 	bl	41c0 <_read>
    8290:	1c43      	adds	r3, r0, #1
    8292:	d103      	bne.n	829c <_read_r+0x20>
    8294:	6823      	ldr	r3, [r4, #0]
    8296:	2b00      	cmp	r3, #0
    8298:	d000      	beq.n	829c <_read_r+0x20>
    829a:	602b      	str	r3, [r5, #0]
    829c:	bd38      	pop	{r3, r4, r5, pc}
    829e:	46c0      	nop			; (mov r8, r8)
    82a0:	200029a4 	.word	0x200029a4

000082a4 <__gnu_thumb1_case_uqi>:
    82a4:	b402      	push	{r1}
    82a6:	4671      	mov	r1, lr
    82a8:	0849      	lsrs	r1, r1, #1
    82aa:	0049      	lsls	r1, r1, #1
    82ac:	5c09      	ldrb	r1, [r1, r0]
    82ae:	0049      	lsls	r1, r1, #1
    82b0:	448e      	add	lr, r1
    82b2:	bc02      	pop	{r1}
    82b4:	4770      	bx	lr
    82b6:	46c0      	nop			; (mov r8, r8)

000082b8 <__aeabi_uidiv>:
    82b8:	2900      	cmp	r1, #0
    82ba:	d034      	beq.n	8326 <.udivsi3_skip_div0_test+0x6a>

000082bc <.udivsi3_skip_div0_test>:
    82bc:	2301      	movs	r3, #1
    82be:	2200      	movs	r2, #0
    82c0:	b410      	push	{r4}
    82c2:	4288      	cmp	r0, r1
    82c4:	d32c      	bcc.n	8320 <.udivsi3_skip_div0_test+0x64>
    82c6:	2401      	movs	r4, #1
    82c8:	0724      	lsls	r4, r4, #28
    82ca:	42a1      	cmp	r1, r4
    82cc:	d204      	bcs.n	82d8 <.udivsi3_skip_div0_test+0x1c>
    82ce:	4281      	cmp	r1, r0
    82d0:	d202      	bcs.n	82d8 <.udivsi3_skip_div0_test+0x1c>
    82d2:	0109      	lsls	r1, r1, #4
    82d4:	011b      	lsls	r3, r3, #4
    82d6:	e7f8      	b.n	82ca <.udivsi3_skip_div0_test+0xe>
    82d8:	00e4      	lsls	r4, r4, #3
    82da:	42a1      	cmp	r1, r4
    82dc:	d204      	bcs.n	82e8 <.udivsi3_skip_div0_test+0x2c>
    82de:	4281      	cmp	r1, r0
    82e0:	d202      	bcs.n	82e8 <.udivsi3_skip_div0_test+0x2c>
    82e2:	0049      	lsls	r1, r1, #1
    82e4:	005b      	lsls	r3, r3, #1
    82e6:	e7f8      	b.n	82da <.udivsi3_skip_div0_test+0x1e>
    82e8:	4288      	cmp	r0, r1
    82ea:	d301      	bcc.n	82f0 <.udivsi3_skip_div0_test+0x34>
    82ec:	1a40      	subs	r0, r0, r1
    82ee:	431a      	orrs	r2, r3
    82f0:	084c      	lsrs	r4, r1, #1
    82f2:	42a0      	cmp	r0, r4
    82f4:	d302      	bcc.n	82fc <.udivsi3_skip_div0_test+0x40>
    82f6:	1b00      	subs	r0, r0, r4
    82f8:	085c      	lsrs	r4, r3, #1
    82fa:	4322      	orrs	r2, r4
    82fc:	088c      	lsrs	r4, r1, #2
    82fe:	42a0      	cmp	r0, r4
    8300:	d302      	bcc.n	8308 <.udivsi3_skip_div0_test+0x4c>
    8302:	1b00      	subs	r0, r0, r4
    8304:	089c      	lsrs	r4, r3, #2
    8306:	4322      	orrs	r2, r4
    8308:	08cc      	lsrs	r4, r1, #3
    830a:	42a0      	cmp	r0, r4
    830c:	d302      	bcc.n	8314 <.udivsi3_skip_div0_test+0x58>
    830e:	1b00      	subs	r0, r0, r4
    8310:	08dc      	lsrs	r4, r3, #3
    8312:	4322      	orrs	r2, r4
    8314:	2800      	cmp	r0, #0
    8316:	d003      	beq.n	8320 <.udivsi3_skip_div0_test+0x64>
    8318:	091b      	lsrs	r3, r3, #4
    831a:	d001      	beq.n	8320 <.udivsi3_skip_div0_test+0x64>
    831c:	0909      	lsrs	r1, r1, #4
    831e:	e7e3      	b.n	82e8 <.udivsi3_skip_div0_test+0x2c>
    8320:	1c10      	adds	r0, r2, #0
    8322:	bc10      	pop	{r4}
    8324:	4770      	bx	lr
    8326:	2800      	cmp	r0, #0
    8328:	d001      	beq.n	832e <.udivsi3_skip_div0_test+0x72>
    832a:	2000      	movs	r0, #0
    832c:	43c0      	mvns	r0, r0
    832e:	b407      	push	{r0, r1, r2}
    8330:	4802      	ldr	r0, [pc, #8]	; (833c <.udivsi3_skip_div0_test+0x80>)
    8332:	a102      	add	r1, pc, #8	; (adr r1, 833c <.udivsi3_skip_div0_test+0x80>)
    8334:	1840      	adds	r0, r0, r1
    8336:	9002      	str	r0, [sp, #8]
    8338:	bd03      	pop	{r0, r1, pc}
    833a:	46c0      	nop			; (mov r8, r8)
    833c:	000000d9 	.word	0x000000d9

00008340 <__aeabi_uidivmod>:
    8340:	2900      	cmp	r1, #0
    8342:	d0f0      	beq.n	8326 <.udivsi3_skip_div0_test+0x6a>
    8344:	b503      	push	{r0, r1, lr}
    8346:	f7ff ffb9 	bl	82bc <.udivsi3_skip_div0_test>
    834a:	bc0e      	pop	{r1, r2, r3}
    834c:	4342      	muls	r2, r0
    834e:	1a89      	subs	r1, r1, r2
    8350:	4718      	bx	r3
    8352:	46c0      	nop			; (mov r8, r8)

00008354 <__aeabi_idiv>:
    8354:	2900      	cmp	r1, #0
    8356:	d041      	beq.n	83dc <.divsi3_skip_div0_test+0x84>

00008358 <.divsi3_skip_div0_test>:
    8358:	b410      	push	{r4}
    835a:	1c04      	adds	r4, r0, #0
    835c:	404c      	eors	r4, r1
    835e:	46a4      	mov	ip, r4
    8360:	2301      	movs	r3, #1
    8362:	2200      	movs	r2, #0
    8364:	2900      	cmp	r1, #0
    8366:	d500      	bpl.n	836a <.divsi3_skip_div0_test+0x12>
    8368:	4249      	negs	r1, r1
    836a:	2800      	cmp	r0, #0
    836c:	d500      	bpl.n	8370 <.divsi3_skip_div0_test+0x18>
    836e:	4240      	negs	r0, r0
    8370:	4288      	cmp	r0, r1
    8372:	d32c      	bcc.n	83ce <.divsi3_skip_div0_test+0x76>
    8374:	2401      	movs	r4, #1
    8376:	0724      	lsls	r4, r4, #28
    8378:	42a1      	cmp	r1, r4
    837a:	d204      	bcs.n	8386 <.divsi3_skip_div0_test+0x2e>
    837c:	4281      	cmp	r1, r0
    837e:	d202      	bcs.n	8386 <.divsi3_skip_div0_test+0x2e>
    8380:	0109      	lsls	r1, r1, #4
    8382:	011b      	lsls	r3, r3, #4
    8384:	e7f8      	b.n	8378 <.divsi3_skip_div0_test+0x20>
    8386:	00e4      	lsls	r4, r4, #3
    8388:	42a1      	cmp	r1, r4
    838a:	d204      	bcs.n	8396 <.divsi3_skip_div0_test+0x3e>
    838c:	4281      	cmp	r1, r0
    838e:	d202      	bcs.n	8396 <.divsi3_skip_div0_test+0x3e>
    8390:	0049      	lsls	r1, r1, #1
    8392:	005b      	lsls	r3, r3, #1
    8394:	e7f8      	b.n	8388 <.divsi3_skip_div0_test+0x30>
    8396:	4288      	cmp	r0, r1
    8398:	d301      	bcc.n	839e <.divsi3_skip_div0_test+0x46>
    839a:	1a40      	subs	r0, r0, r1
    839c:	431a      	orrs	r2, r3
    839e:	084c      	lsrs	r4, r1, #1
    83a0:	42a0      	cmp	r0, r4
    83a2:	d302      	bcc.n	83aa <.divsi3_skip_div0_test+0x52>
    83a4:	1b00      	subs	r0, r0, r4
    83a6:	085c      	lsrs	r4, r3, #1
    83a8:	4322      	orrs	r2, r4
    83aa:	088c      	lsrs	r4, r1, #2
    83ac:	42a0      	cmp	r0, r4
    83ae:	d302      	bcc.n	83b6 <.divsi3_skip_div0_test+0x5e>
    83b0:	1b00      	subs	r0, r0, r4
    83b2:	089c      	lsrs	r4, r3, #2
    83b4:	4322      	orrs	r2, r4
    83b6:	08cc      	lsrs	r4, r1, #3
    83b8:	42a0      	cmp	r0, r4
    83ba:	d302      	bcc.n	83c2 <.divsi3_skip_div0_test+0x6a>
    83bc:	1b00      	subs	r0, r0, r4
    83be:	08dc      	lsrs	r4, r3, #3
    83c0:	4322      	orrs	r2, r4
    83c2:	2800      	cmp	r0, #0
    83c4:	d003      	beq.n	83ce <.divsi3_skip_div0_test+0x76>
    83c6:	091b      	lsrs	r3, r3, #4
    83c8:	d001      	beq.n	83ce <.divsi3_skip_div0_test+0x76>
    83ca:	0909      	lsrs	r1, r1, #4
    83cc:	e7e3      	b.n	8396 <.divsi3_skip_div0_test+0x3e>
    83ce:	1c10      	adds	r0, r2, #0
    83d0:	4664      	mov	r4, ip
    83d2:	2c00      	cmp	r4, #0
    83d4:	d500      	bpl.n	83d8 <.divsi3_skip_div0_test+0x80>
    83d6:	4240      	negs	r0, r0
    83d8:	bc10      	pop	{r4}
    83da:	4770      	bx	lr
    83dc:	2800      	cmp	r0, #0
    83de:	d006      	beq.n	83ee <.divsi3_skip_div0_test+0x96>
    83e0:	db03      	blt.n	83ea <.divsi3_skip_div0_test+0x92>
    83e2:	2000      	movs	r0, #0
    83e4:	43c0      	mvns	r0, r0
    83e6:	0840      	lsrs	r0, r0, #1
    83e8:	e001      	b.n	83ee <.divsi3_skip_div0_test+0x96>
    83ea:	2080      	movs	r0, #128	; 0x80
    83ec:	0600      	lsls	r0, r0, #24
    83ee:	b407      	push	{r0, r1, r2}
    83f0:	4802      	ldr	r0, [pc, #8]	; (83fc <.divsi3_skip_div0_test+0xa4>)
    83f2:	a102      	add	r1, pc, #8	; (adr r1, 83fc <.divsi3_skip_div0_test+0xa4>)
    83f4:	1840      	adds	r0, r0, r1
    83f6:	9002      	str	r0, [sp, #8]
    83f8:	bd03      	pop	{r0, r1, pc}
    83fa:	46c0      	nop			; (mov r8, r8)
    83fc:	00000019 	.word	0x00000019

00008400 <__aeabi_idivmod>:
    8400:	2900      	cmp	r1, #0
    8402:	d0eb      	beq.n	83dc <.divsi3_skip_div0_test+0x84>
    8404:	b503      	push	{r0, r1, lr}
    8406:	f7ff ffa7 	bl	8358 <.divsi3_skip_div0_test>
    840a:	bc0e      	pop	{r1, r2, r3}
    840c:	4342      	muls	r2, r0
    840e:	1a89      	subs	r1, r1, r2
    8410:	4718      	bx	r3
    8412:	46c0      	nop			; (mov r8, r8)

00008414 <__aeabi_idiv0>:
    8414:	4770      	bx	lr
    8416:	46c0      	nop			; (mov r8, r8)

00008418 <__aeabi_cdrcmple>:
    8418:	4684      	mov	ip, r0
    841a:	1c10      	adds	r0, r2, #0
    841c:	4662      	mov	r2, ip
    841e:	468c      	mov	ip, r1
    8420:	1c19      	adds	r1, r3, #0
    8422:	4663      	mov	r3, ip
    8424:	e000      	b.n	8428 <__aeabi_cdcmpeq>
    8426:	46c0      	nop			; (mov r8, r8)

00008428 <__aeabi_cdcmpeq>:
    8428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    842a:	f001 fa87 	bl	993c <__ledf2>
    842e:	2800      	cmp	r0, #0
    8430:	d401      	bmi.n	8436 <__aeabi_cdcmpeq+0xe>
    8432:	2100      	movs	r1, #0
    8434:	42c8      	cmn	r0, r1
    8436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00008438 <__aeabi_dcmpeq>:
    8438:	b510      	push	{r4, lr}
    843a:	f001 f9b7 	bl	97ac <__eqdf2>
    843e:	4240      	negs	r0, r0
    8440:	3001      	adds	r0, #1
    8442:	bd10      	pop	{r4, pc}

00008444 <__aeabi_dcmplt>:
    8444:	b510      	push	{r4, lr}
    8446:	f001 fa79 	bl	993c <__ledf2>
    844a:	2800      	cmp	r0, #0
    844c:	db01      	blt.n	8452 <__aeabi_dcmplt+0xe>
    844e:	2000      	movs	r0, #0
    8450:	bd10      	pop	{r4, pc}
    8452:	2001      	movs	r0, #1
    8454:	bd10      	pop	{r4, pc}
    8456:	46c0      	nop			; (mov r8, r8)

00008458 <__aeabi_dcmple>:
    8458:	b510      	push	{r4, lr}
    845a:	f001 fa6f 	bl	993c <__ledf2>
    845e:	2800      	cmp	r0, #0
    8460:	dd01      	ble.n	8466 <__aeabi_dcmple+0xe>
    8462:	2000      	movs	r0, #0
    8464:	bd10      	pop	{r4, pc}
    8466:	2001      	movs	r0, #1
    8468:	bd10      	pop	{r4, pc}
    846a:	46c0      	nop			; (mov r8, r8)

0000846c <__aeabi_dcmpgt>:
    846c:	b510      	push	{r4, lr}
    846e:	f001 f9e7 	bl	9840 <__gedf2>
    8472:	2800      	cmp	r0, #0
    8474:	dc01      	bgt.n	847a <__aeabi_dcmpgt+0xe>
    8476:	2000      	movs	r0, #0
    8478:	bd10      	pop	{r4, pc}
    847a:	2001      	movs	r0, #1
    847c:	bd10      	pop	{r4, pc}
    847e:	46c0      	nop			; (mov r8, r8)

00008480 <__aeabi_dcmpge>:
    8480:	b510      	push	{r4, lr}
    8482:	f001 f9dd 	bl	9840 <__gedf2>
    8486:	2800      	cmp	r0, #0
    8488:	da01      	bge.n	848e <__aeabi_dcmpge+0xe>
    848a:	2000      	movs	r0, #0
    848c:	bd10      	pop	{r4, pc}
    848e:	2001      	movs	r0, #1
    8490:	bd10      	pop	{r4, pc}
    8492:	46c0      	nop			; (mov r8, r8)

00008494 <__aeabi_cfrcmple>:
    8494:	4684      	mov	ip, r0
    8496:	1c08      	adds	r0, r1, #0
    8498:	4661      	mov	r1, ip
    849a:	e7ff      	b.n	849c <__aeabi_cfcmpeq>

0000849c <__aeabi_cfcmpeq>:
    849c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    849e:	f000 f901 	bl	86a4 <__lesf2>
    84a2:	2800      	cmp	r0, #0
    84a4:	d401      	bmi.n	84aa <__aeabi_cfcmpeq+0xe>
    84a6:	2100      	movs	r1, #0
    84a8:	42c8      	cmn	r0, r1
    84aa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000084ac <__aeabi_fcmpeq>:
    84ac:	b510      	push	{r4, lr}
    84ae:	f000 f887 	bl	85c0 <__eqsf2>
    84b2:	4240      	negs	r0, r0
    84b4:	3001      	adds	r0, #1
    84b6:	bd10      	pop	{r4, pc}

000084b8 <__aeabi_fcmplt>:
    84b8:	b510      	push	{r4, lr}
    84ba:	f000 f8f3 	bl	86a4 <__lesf2>
    84be:	2800      	cmp	r0, #0
    84c0:	db01      	blt.n	84c6 <__aeabi_fcmplt+0xe>
    84c2:	2000      	movs	r0, #0
    84c4:	bd10      	pop	{r4, pc}
    84c6:	2001      	movs	r0, #1
    84c8:	bd10      	pop	{r4, pc}
    84ca:	46c0      	nop			; (mov r8, r8)

000084cc <__aeabi_fcmple>:
    84cc:	b510      	push	{r4, lr}
    84ce:	f000 f8e9 	bl	86a4 <__lesf2>
    84d2:	2800      	cmp	r0, #0
    84d4:	dd01      	ble.n	84da <__aeabi_fcmple+0xe>
    84d6:	2000      	movs	r0, #0
    84d8:	bd10      	pop	{r4, pc}
    84da:	2001      	movs	r0, #1
    84dc:	bd10      	pop	{r4, pc}
    84de:	46c0      	nop			; (mov r8, r8)

000084e0 <__aeabi_fcmpgt>:
    84e0:	b510      	push	{r4, lr}
    84e2:	f000 f897 	bl	8614 <__gesf2>
    84e6:	2800      	cmp	r0, #0
    84e8:	dc01      	bgt.n	84ee <__aeabi_fcmpgt+0xe>
    84ea:	2000      	movs	r0, #0
    84ec:	bd10      	pop	{r4, pc}
    84ee:	2001      	movs	r0, #1
    84f0:	bd10      	pop	{r4, pc}
    84f2:	46c0      	nop			; (mov r8, r8)

000084f4 <__aeabi_fcmpge>:
    84f4:	b510      	push	{r4, lr}
    84f6:	f000 f88d 	bl	8614 <__gesf2>
    84fa:	2800      	cmp	r0, #0
    84fc:	da01      	bge.n	8502 <__aeabi_fcmpge+0xe>
    84fe:	2000      	movs	r0, #0
    8500:	bd10      	pop	{r4, pc}
    8502:	2001      	movs	r0, #1
    8504:	bd10      	pop	{r4, pc}
    8506:	46c0      	nop			; (mov r8, r8)

00008508 <__aeabi_lmul>:
    8508:	469c      	mov	ip, r3
    850a:	0403      	lsls	r3, r0, #16
    850c:	b5f0      	push	{r4, r5, r6, r7, lr}
    850e:	0c1b      	lsrs	r3, r3, #16
    8510:	0417      	lsls	r7, r2, #16
    8512:	0c3f      	lsrs	r7, r7, #16
    8514:	0c15      	lsrs	r5, r2, #16
    8516:	1c1e      	adds	r6, r3, #0
    8518:	1c04      	adds	r4, r0, #0
    851a:	0c00      	lsrs	r0, r0, #16
    851c:	437e      	muls	r6, r7
    851e:	436b      	muls	r3, r5
    8520:	4347      	muls	r7, r0
    8522:	4345      	muls	r5, r0
    8524:	18fb      	adds	r3, r7, r3
    8526:	0c30      	lsrs	r0, r6, #16
    8528:	1818      	adds	r0, r3, r0
    852a:	4287      	cmp	r7, r0
    852c:	d902      	bls.n	8534 <__aeabi_lmul+0x2c>
    852e:	2380      	movs	r3, #128	; 0x80
    8530:	025b      	lsls	r3, r3, #9
    8532:	18ed      	adds	r5, r5, r3
    8534:	0c03      	lsrs	r3, r0, #16
    8536:	18ed      	adds	r5, r5, r3
    8538:	4663      	mov	r3, ip
    853a:	435c      	muls	r4, r3
    853c:	434a      	muls	r2, r1
    853e:	0436      	lsls	r6, r6, #16
    8540:	0c36      	lsrs	r6, r6, #16
    8542:	18a1      	adds	r1, r4, r2
    8544:	0400      	lsls	r0, r0, #16
    8546:	1980      	adds	r0, r0, r6
    8548:	1949      	adds	r1, r1, r5
    854a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000854c <__aeabi_f2uiz>:
    854c:	219e      	movs	r1, #158	; 0x9e
    854e:	b510      	push	{r4, lr}
    8550:	05c9      	lsls	r1, r1, #23
    8552:	1c04      	adds	r4, r0, #0
    8554:	f7ff ffce 	bl	84f4 <__aeabi_fcmpge>
    8558:	2800      	cmp	r0, #0
    855a:	d103      	bne.n	8564 <__aeabi_f2uiz+0x18>
    855c:	1c20      	adds	r0, r4, #0
    855e:	f000 fa63 	bl	8a28 <__aeabi_f2iz>
    8562:	bd10      	pop	{r4, pc}
    8564:	219e      	movs	r1, #158	; 0x9e
    8566:	05c9      	lsls	r1, r1, #23
    8568:	1c20      	adds	r0, r4, #0
    856a:	f000 f8e7 	bl	873c <__aeabi_fsub>
    856e:	f000 fa5b 	bl	8a28 <__aeabi_f2iz>
    8572:	2380      	movs	r3, #128	; 0x80
    8574:	061b      	lsls	r3, r3, #24
    8576:	18c0      	adds	r0, r0, r3
    8578:	e7f3      	b.n	8562 <__aeabi_f2uiz+0x16>
    857a:	46c0      	nop			; (mov r8, r8)
    857c:	0000      	movs	r0, r0
	...

00008580 <__aeabi_d2uiz>:
    8580:	b538      	push	{r3, r4, r5, lr}
    8582:	4b0e      	ldr	r3, [pc, #56]	; (85bc <__aeabi_d2uiz+0x3c>)
    8584:	4a0c      	ldr	r2, [pc, #48]	; (85b8 <__aeabi_d2uiz+0x38>)
    8586:	1c04      	adds	r4, r0, #0
    8588:	1c0d      	adds	r5, r1, #0
    858a:	f7ff ff79 	bl	8480 <__aeabi_dcmpge>
    858e:	2800      	cmp	r0, #0
    8590:	d104      	bne.n	859c <__aeabi_d2uiz+0x1c>
    8592:	1c20      	adds	r0, r4, #0
    8594:	1c29      	adds	r1, r5, #0
    8596:	f002 f813 	bl	a5c0 <__aeabi_d2iz>
    859a:	bd38      	pop	{r3, r4, r5, pc}
    859c:	4b07      	ldr	r3, [pc, #28]	; (85bc <__aeabi_d2uiz+0x3c>)
    859e:	4a06      	ldr	r2, [pc, #24]	; (85b8 <__aeabi_d2uiz+0x38>)
    85a0:	1c20      	adds	r0, r4, #0
    85a2:	1c29      	adds	r1, r5, #0
    85a4:	f001 fcd8 	bl	9f58 <__aeabi_dsub>
    85a8:	f002 f80a 	bl	a5c0 <__aeabi_d2iz>
    85ac:	2380      	movs	r3, #128	; 0x80
    85ae:	061b      	lsls	r3, r3, #24
    85b0:	18c0      	adds	r0, r0, r3
    85b2:	e7f2      	b.n	859a <__aeabi_d2uiz+0x1a>
    85b4:	46c0      	nop			; (mov r8, r8)
    85b6:	46c0      	nop			; (mov r8, r8)
    85b8:	00000000 	.word	0x00000000
    85bc:	41e00000 	.word	0x41e00000

000085c0 <__eqsf2>:
    85c0:	024a      	lsls	r2, r1, #9
    85c2:	0243      	lsls	r3, r0, #9
    85c4:	b570      	push	{r4, r5, r6, lr}
    85c6:	0a5c      	lsrs	r4, r3, #9
    85c8:	0a55      	lsrs	r5, r2, #9
    85ca:	0043      	lsls	r3, r0, #1
    85cc:	004a      	lsls	r2, r1, #1
    85ce:	0e1b      	lsrs	r3, r3, #24
    85d0:	0fc6      	lsrs	r6, r0, #31
    85d2:	0e12      	lsrs	r2, r2, #24
    85d4:	0fc9      	lsrs	r1, r1, #31
    85d6:	2bff      	cmp	r3, #255	; 0xff
    85d8:	d005      	beq.n	85e6 <__eqsf2+0x26>
    85da:	2aff      	cmp	r2, #255	; 0xff
    85dc:	d008      	beq.n	85f0 <__eqsf2+0x30>
    85de:	2001      	movs	r0, #1
    85e0:	4293      	cmp	r3, r2
    85e2:	d00b      	beq.n	85fc <__eqsf2+0x3c>
    85e4:	bd70      	pop	{r4, r5, r6, pc}
    85e6:	2001      	movs	r0, #1
    85e8:	2c00      	cmp	r4, #0
    85ea:	d1fb      	bne.n	85e4 <__eqsf2+0x24>
    85ec:	2aff      	cmp	r2, #255	; 0xff
    85ee:	d1f6      	bne.n	85de <__eqsf2+0x1e>
    85f0:	2001      	movs	r0, #1
    85f2:	2d00      	cmp	r5, #0
    85f4:	d1f6      	bne.n	85e4 <__eqsf2+0x24>
    85f6:	2001      	movs	r0, #1
    85f8:	4293      	cmp	r3, r2
    85fa:	d1f3      	bne.n	85e4 <__eqsf2+0x24>
    85fc:	42ac      	cmp	r4, r5
    85fe:	d1f1      	bne.n	85e4 <__eqsf2+0x24>
    8600:	428e      	cmp	r6, r1
    8602:	d005      	beq.n	8610 <__eqsf2+0x50>
    8604:	2b00      	cmp	r3, #0
    8606:	d1ed      	bne.n	85e4 <__eqsf2+0x24>
    8608:	1c20      	adds	r0, r4, #0
    860a:	1e44      	subs	r4, r0, #1
    860c:	41a0      	sbcs	r0, r4
    860e:	e7e9      	b.n	85e4 <__eqsf2+0x24>
    8610:	2000      	movs	r0, #0
    8612:	e7e7      	b.n	85e4 <__eqsf2+0x24>

00008614 <__gesf2>:
    8614:	024a      	lsls	r2, r1, #9
    8616:	0243      	lsls	r3, r0, #9
    8618:	b5f0      	push	{r4, r5, r6, r7, lr}
    861a:	0a5c      	lsrs	r4, r3, #9
    861c:	0a55      	lsrs	r5, r2, #9
    861e:	0043      	lsls	r3, r0, #1
    8620:	004a      	lsls	r2, r1, #1
    8622:	0e1b      	lsrs	r3, r3, #24
    8624:	0fc6      	lsrs	r6, r0, #31
    8626:	0e12      	lsrs	r2, r2, #24
    8628:	0fc9      	lsrs	r1, r1, #31
    862a:	2bff      	cmp	r3, #255	; 0xff
    862c:	d031      	beq.n	8692 <__gesf2+0x7e>
    862e:	2aff      	cmp	r2, #255	; 0xff
    8630:	d034      	beq.n	869c <__gesf2+0x88>
    8632:	2b00      	cmp	r3, #0
    8634:	d116      	bne.n	8664 <__gesf2+0x50>
    8636:	4260      	negs	r0, r4
    8638:	4160      	adcs	r0, r4
    863a:	4684      	mov	ip, r0
    863c:	2a00      	cmp	r2, #0
    863e:	d014      	beq.n	866a <__gesf2+0x56>
    8640:	2800      	cmp	r0, #0
    8642:	d120      	bne.n	8686 <__gesf2+0x72>
    8644:	428e      	cmp	r6, r1
    8646:	d117      	bne.n	8678 <__gesf2+0x64>
    8648:	4293      	cmp	r3, r2
    864a:	dc15      	bgt.n	8678 <__gesf2+0x64>
    864c:	db04      	blt.n	8658 <__gesf2+0x44>
    864e:	42ac      	cmp	r4, r5
    8650:	d812      	bhi.n	8678 <__gesf2+0x64>
    8652:	2000      	movs	r0, #0
    8654:	42ac      	cmp	r4, r5
    8656:	d212      	bcs.n	867e <__gesf2+0x6a>
    8658:	4270      	negs	r0, r6
    865a:	4170      	adcs	r0, r6
    865c:	4240      	negs	r0, r0
    865e:	2301      	movs	r3, #1
    8660:	4318      	orrs	r0, r3
    8662:	e00c      	b.n	867e <__gesf2+0x6a>
    8664:	2a00      	cmp	r2, #0
    8666:	d1ed      	bne.n	8644 <__gesf2+0x30>
    8668:	4694      	mov	ip, r2
    866a:	426f      	negs	r7, r5
    866c:	416f      	adcs	r7, r5
    866e:	4660      	mov	r0, ip
    8670:	2800      	cmp	r0, #0
    8672:	d105      	bne.n	8680 <__gesf2+0x6c>
    8674:	2f00      	cmp	r7, #0
    8676:	d0e5      	beq.n	8644 <__gesf2+0x30>
    8678:	4270      	negs	r0, r6
    867a:	2301      	movs	r3, #1
    867c:	4318      	orrs	r0, r3
    867e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8680:	2000      	movs	r0, #0
    8682:	2f00      	cmp	r7, #0
    8684:	d1fb      	bne.n	867e <__gesf2+0x6a>
    8686:	4248      	negs	r0, r1
    8688:	4148      	adcs	r0, r1
    868a:	4240      	negs	r0, r0
    868c:	2301      	movs	r3, #1
    868e:	4318      	orrs	r0, r3
    8690:	e7f5      	b.n	867e <__gesf2+0x6a>
    8692:	2c00      	cmp	r4, #0
    8694:	d0cb      	beq.n	862e <__gesf2+0x1a>
    8696:	2002      	movs	r0, #2
    8698:	4240      	negs	r0, r0
    869a:	e7f0      	b.n	867e <__gesf2+0x6a>
    869c:	2d00      	cmp	r5, #0
    869e:	d0c8      	beq.n	8632 <__gesf2+0x1e>
    86a0:	e7f9      	b.n	8696 <__gesf2+0x82>
    86a2:	46c0      	nop			; (mov r8, r8)

000086a4 <__lesf2>:
    86a4:	024a      	lsls	r2, r1, #9
    86a6:	0243      	lsls	r3, r0, #9
    86a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    86aa:	0a5c      	lsrs	r4, r3, #9
    86ac:	0a55      	lsrs	r5, r2, #9
    86ae:	0043      	lsls	r3, r0, #1
    86b0:	004a      	lsls	r2, r1, #1
    86b2:	0e1b      	lsrs	r3, r3, #24
    86b4:	0fc6      	lsrs	r6, r0, #31
    86b6:	0e12      	lsrs	r2, r2, #24
    86b8:	0fc9      	lsrs	r1, r1, #31
    86ba:	2bff      	cmp	r3, #255	; 0xff
    86bc:	d027      	beq.n	870e <__lesf2+0x6a>
    86be:	2aff      	cmp	r2, #255	; 0xff
    86c0:	d029      	beq.n	8716 <__lesf2+0x72>
    86c2:	2b00      	cmp	r3, #0
    86c4:	d010      	beq.n	86e8 <__lesf2+0x44>
    86c6:	2a00      	cmp	r2, #0
    86c8:	d115      	bne.n	86f6 <__lesf2+0x52>
    86ca:	4694      	mov	ip, r2
    86cc:	426f      	negs	r7, r5
    86ce:	416f      	adcs	r7, r5
    86d0:	4660      	mov	r0, ip
    86d2:	2800      	cmp	r0, #0
    86d4:	d015      	beq.n	8702 <__lesf2+0x5e>
    86d6:	2000      	movs	r0, #0
    86d8:	2f00      	cmp	r7, #0
    86da:	d104      	bne.n	86e6 <__lesf2+0x42>
    86dc:	4248      	negs	r0, r1
    86de:	4148      	adcs	r0, r1
    86e0:	4240      	negs	r0, r0
    86e2:	2301      	movs	r3, #1
    86e4:	4318      	orrs	r0, r3
    86e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    86e8:	4260      	negs	r0, r4
    86ea:	4160      	adcs	r0, r4
    86ec:	4684      	mov	ip, r0
    86ee:	2a00      	cmp	r2, #0
    86f0:	d0ec      	beq.n	86cc <__lesf2+0x28>
    86f2:	2800      	cmp	r0, #0
    86f4:	d1f2      	bne.n	86dc <__lesf2+0x38>
    86f6:	428e      	cmp	r6, r1
    86f8:	d011      	beq.n	871e <__lesf2+0x7a>
    86fa:	4270      	negs	r0, r6
    86fc:	2301      	movs	r3, #1
    86fe:	4318      	orrs	r0, r3
    8700:	e7f1      	b.n	86e6 <__lesf2+0x42>
    8702:	2f00      	cmp	r7, #0
    8704:	d0f7      	beq.n	86f6 <__lesf2+0x52>
    8706:	4270      	negs	r0, r6
    8708:	2301      	movs	r3, #1
    870a:	4318      	orrs	r0, r3
    870c:	e7eb      	b.n	86e6 <__lesf2+0x42>
    870e:	2002      	movs	r0, #2
    8710:	2c00      	cmp	r4, #0
    8712:	d1e8      	bne.n	86e6 <__lesf2+0x42>
    8714:	e7d3      	b.n	86be <__lesf2+0x1a>
    8716:	2002      	movs	r0, #2
    8718:	2d00      	cmp	r5, #0
    871a:	d1e4      	bne.n	86e6 <__lesf2+0x42>
    871c:	e7d1      	b.n	86c2 <__lesf2+0x1e>
    871e:	4293      	cmp	r3, r2
    8720:	dceb      	bgt.n	86fa <__lesf2+0x56>
    8722:	db04      	blt.n	872e <__lesf2+0x8a>
    8724:	42ac      	cmp	r4, r5
    8726:	d8e8      	bhi.n	86fa <__lesf2+0x56>
    8728:	2000      	movs	r0, #0
    872a:	42ac      	cmp	r4, r5
    872c:	d2db      	bcs.n	86e6 <__lesf2+0x42>
    872e:	4270      	negs	r0, r6
    8730:	4170      	adcs	r0, r6
    8732:	4240      	negs	r0, r0
    8734:	2301      	movs	r3, #1
    8736:	4318      	orrs	r0, r3
    8738:	e7d5      	b.n	86e6 <__lesf2+0x42>
    873a:	46c0      	nop			; (mov r8, r8)

0000873c <__aeabi_fsub>:
    873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    873e:	0fc2      	lsrs	r2, r0, #31
    8740:	0243      	lsls	r3, r0, #9
    8742:	0044      	lsls	r4, r0, #1
    8744:	024d      	lsls	r5, r1, #9
    8746:	0048      	lsls	r0, r1, #1
    8748:	0e24      	lsrs	r4, r4, #24
    874a:	1c16      	adds	r6, r2, #0
    874c:	099b      	lsrs	r3, r3, #6
    874e:	0e00      	lsrs	r0, r0, #24
    8750:	0fc9      	lsrs	r1, r1, #31
    8752:	09ad      	lsrs	r5, r5, #6
    8754:	28ff      	cmp	r0, #255	; 0xff
    8756:	d100      	bne.n	875a <__aeabi_fsub+0x1e>
    8758:	e083      	b.n	8862 <__aeabi_fsub+0x126>
    875a:	2701      	movs	r7, #1
    875c:	4079      	eors	r1, r7
    875e:	428a      	cmp	r2, r1
    8760:	d05c      	beq.n	881c <__aeabi_fsub+0xe0>
    8762:	1a22      	subs	r2, r4, r0
    8764:	2a00      	cmp	r2, #0
    8766:	dc00      	bgt.n	876a <__aeabi_fsub+0x2e>
    8768:	e08e      	b.n	8888 <__aeabi_fsub+0x14c>
    876a:	2800      	cmp	r0, #0
    876c:	d11e      	bne.n	87ac <__aeabi_fsub+0x70>
    876e:	2d00      	cmp	r5, #0
    8770:	d000      	beq.n	8774 <__aeabi_fsub+0x38>
    8772:	e07a      	b.n	886a <__aeabi_fsub+0x12e>
    8774:	0758      	lsls	r0, r3, #29
    8776:	d004      	beq.n	8782 <__aeabi_fsub+0x46>
    8778:	220f      	movs	r2, #15
    877a:	401a      	ands	r2, r3
    877c:	2a04      	cmp	r2, #4
    877e:	d000      	beq.n	8782 <__aeabi_fsub+0x46>
    8780:	3304      	adds	r3, #4
    8782:	2180      	movs	r1, #128	; 0x80
    8784:	04c9      	lsls	r1, r1, #19
    8786:	2201      	movs	r2, #1
    8788:	4019      	ands	r1, r3
    878a:	4032      	ands	r2, r6
    878c:	2900      	cmp	r1, #0
    878e:	d03a      	beq.n	8806 <__aeabi_fsub+0xca>
    8790:	3401      	adds	r4, #1
    8792:	2cff      	cmp	r4, #255	; 0xff
    8794:	d100      	bne.n	8798 <__aeabi_fsub+0x5c>
    8796:	e083      	b.n	88a0 <__aeabi_fsub+0x164>
    8798:	019b      	lsls	r3, r3, #6
    879a:	0a5b      	lsrs	r3, r3, #9
    879c:	025b      	lsls	r3, r3, #9
    879e:	b2e4      	uxtb	r4, r4
    87a0:	05e4      	lsls	r4, r4, #23
    87a2:	0a58      	lsrs	r0, r3, #9
    87a4:	07d2      	lsls	r2, r2, #31
    87a6:	4320      	orrs	r0, r4
    87a8:	4310      	orrs	r0, r2
    87aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    87ac:	2cff      	cmp	r4, #255	; 0xff
    87ae:	d0e1      	beq.n	8774 <__aeabi_fsub+0x38>
    87b0:	2180      	movs	r1, #128	; 0x80
    87b2:	04c9      	lsls	r1, r1, #19
    87b4:	430d      	orrs	r5, r1
    87b6:	2a1b      	cmp	r2, #27
    87b8:	dd00      	ble.n	87bc <__aeabi_fsub+0x80>
    87ba:	e131      	b.n	8a20 <__aeabi_fsub+0x2e4>
    87bc:	1c29      	adds	r1, r5, #0
    87be:	2020      	movs	r0, #32
    87c0:	40d1      	lsrs	r1, r2
    87c2:	1a82      	subs	r2, r0, r2
    87c4:	4095      	lsls	r5, r2
    87c6:	1e6a      	subs	r2, r5, #1
    87c8:	4195      	sbcs	r5, r2
    87ca:	430d      	orrs	r5, r1
    87cc:	1b5b      	subs	r3, r3, r5
    87ce:	0158      	lsls	r0, r3, #5
    87d0:	d5d0      	bpl.n	8774 <__aeabi_fsub+0x38>
    87d2:	019b      	lsls	r3, r3, #6
    87d4:	099f      	lsrs	r7, r3, #6
    87d6:	1c38      	adds	r0, r7, #0
    87d8:	f002 f824 	bl	a824 <__clzsi2>
    87dc:	1f42      	subs	r2, r0, #5
    87de:	4097      	lsls	r7, r2
    87e0:	4294      	cmp	r4, r2
    87e2:	dc5f      	bgt.n	88a4 <__aeabi_fsub+0x168>
    87e4:	1b14      	subs	r4, r2, r4
    87e6:	231f      	movs	r3, #31
    87e8:	1b1b      	subs	r3, r3, r4
    87ea:	1c3a      	adds	r2, r7, #0
    87ec:	409f      	lsls	r7, r3
    87ee:	1c61      	adds	r1, r4, #1
    87f0:	1c3b      	adds	r3, r7, #0
    87f2:	40ca      	lsrs	r2, r1
    87f4:	1e5f      	subs	r7, r3, #1
    87f6:	41bb      	sbcs	r3, r7
    87f8:	4313      	orrs	r3, r2
    87fa:	2400      	movs	r4, #0
    87fc:	e7ba      	b.n	8774 <__aeabi_fsub+0x38>
    87fe:	1e13      	subs	r3, r2, #0
    8800:	d1b8      	bne.n	8774 <__aeabi_fsub+0x38>
    8802:	2300      	movs	r3, #0
    8804:	2200      	movs	r2, #0
    8806:	08db      	lsrs	r3, r3, #3
    8808:	2cff      	cmp	r4, #255	; 0xff
    880a:	d104      	bne.n	8816 <__aeabi_fsub+0xda>
    880c:	2b00      	cmp	r3, #0
    880e:	d047      	beq.n	88a0 <__aeabi_fsub+0x164>
    8810:	2080      	movs	r0, #128	; 0x80
    8812:	03c0      	lsls	r0, r0, #15
    8814:	4303      	orrs	r3, r0
    8816:	025b      	lsls	r3, r3, #9
    8818:	0a5b      	lsrs	r3, r3, #9
    881a:	e7bf      	b.n	879c <__aeabi_fsub+0x60>
    881c:	1a21      	subs	r1, r4, r0
    881e:	2900      	cmp	r1, #0
    8820:	dd44      	ble.n	88ac <__aeabi_fsub+0x170>
    8822:	2800      	cmp	r0, #0
    8824:	d027      	beq.n	8876 <__aeabi_fsub+0x13a>
    8826:	2cff      	cmp	r4, #255	; 0xff
    8828:	d0a4      	beq.n	8774 <__aeabi_fsub+0x38>
    882a:	2080      	movs	r0, #128	; 0x80
    882c:	04c0      	lsls	r0, r0, #19
    882e:	4305      	orrs	r5, r0
    8830:	291b      	cmp	r1, #27
    8832:	dd00      	ble.n	8836 <__aeabi_fsub+0xfa>
    8834:	e0f2      	b.n	8a1c <__aeabi_fsub+0x2e0>
    8836:	1c28      	adds	r0, r5, #0
    8838:	2720      	movs	r7, #32
    883a:	40c8      	lsrs	r0, r1
    883c:	1a79      	subs	r1, r7, r1
    883e:	408d      	lsls	r5, r1
    8840:	1e69      	subs	r1, r5, #1
    8842:	418d      	sbcs	r5, r1
    8844:	4305      	orrs	r5, r0
    8846:	195b      	adds	r3, r3, r5
    8848:	0159      	lsls	r1, r3, #5
    884a:	d400      	bmi.n	884e <__aeabi_fsub+0x112>
    884c:	e792      	b.n	8774 <__aeabi_fsub+0x38>
    884e:	3401      	adds	r4, #1
    8850:	2cff      	cmp	r4, #255	; 0xff
    8852:	d059      	beq.n	8908 <__aeabi_fsub+0x1cc>
    8854:	4973      	ldr	r1, [pc, #460]	; (8a24 <__aeabi_fsub+0x2e8>)
    8856:	2201      	movs	r2, #1
    8858:	401a      	ands	r2, r3
    885a:	400b      	ands	r3, r1
    885c:	085b      	lsrs	r3, r3, #1
    885e:	4313      	orrs	r3, r2
    8860:	e788      	b.n	8774 <__aeabi_fsub+0x38>
    8862:	2d00      	cmp	r5, #0
    8864:	d000      	beq.n	8868 <__aeabi_fsub+0x12c>
    8866:	e77a      	b.n	875e <__aeabi_fsub+0x22>
    8868:	e777      	b.n	875a <__aeabi_fsub+0x1e>
    886a:	3a01      	subs	r2, #1
    886c:	2a00      	cmp	r2, #0
    886e:	d0ad      	beq.n	87cc <__aeabi_fsub+0x90>
    8870:	2cff      	cmp	r4, #255	; 0xff
    8872:	d1a0      	bne.n	87b6 <__aeabi_fsub+0x7a>
    8874:	e77e      	b.n	8774 <__aeabi_fsub+0x38>
    8876:	2d00      	cmp	r5, #0
    8878:	d100      	bne.n	887c <__aeabi_fsub+0x140>
    887a:	e77b      	b.n	8774 <__aeabi_fsub+0x38>
    887c:	3901      	subs	r1, #1
    887e:	2900      	cmp	r1, #0
    8880:	d0e1      	beq.n	8846 <__aeabi_fsub+0x10a>
    8882:	2cff      	cmp	r4, #255	; 0xff
    8884:	d1d4      	bne.n	8830 <__aeabi_fsub+0xf4>
    8886:	e775      	b.n	8774 <__aeabi_fsub+0x38>
    8888:	2a00      	cmp	r2, #0
    888a:	d11b      	bne.n	88c4 <__aeabi_fsub+0x188>
    888c:	1c62      	adds	r2, r4, #1
    888e:	b2d2      	uxtb	r2, r2
    8890:	2a01      	cmp	r2, #1
    8892:	dd4b      	ble.n	892c <__aeabi_fsub+0x1f0>
    8894:	1b5f      	subs	r7, r3, r5
    8896:	017a      	lsls	r2, r7, #5
    8898:	d523      	bpl.n	88e2 <__aeabi_fsub+0x1a6>
    889a:	1aef      	subs	r7, r5, r3
    889c:	1c0e      	adds	r6, r1, #0
    889e:	e79a      	b.n	87d6 <__aeabi_fsub+0x9a>
    88a0:	2300      	movs	r3, #0
    88a2:	e77b      	b.n	879c <__aeabi_fsub+0x60>
    88a4:	4b5f      	ldr	r3, [pc, #380]	; (8a24 <__aeabi_fsub+0x2e8>)
    88a6:	1aa4      	subs	r4, r4, r2
    88a8:	403b      	ands	r3, r7
    88aa:	e763      	b.n	8774 <__aeabi_fsub+0x38>
    88ac:	2900      	cmp	r1, #0
    88ae:	d146      	bne.n	893e <__aeabi_fsub+0x202>
    88b0:	1c61      	adds	r1, r4, #1
    88b2:	b2c8      	uxtb	r0, r1
    88b4:	2801      	cmp	r0, #1
    88b6:	dd29      	ble.n	890c <__aeabi_fsub+0x1d0>
    88b8:	29ff      	cmp	r1, #255	; 0xff
    88ba:	d024      	beq.n	8906 <__aeabi_fsub+0x1ca>
    88bc:	18eb      	adds	r3, r5, r3
    88be:	085b      	lsrs	r3, r3, #1
    88c0:	1c0c      	adds	r4, r1, #0
    88c2:	e757      	b.n	8774 <__aeabi_fsub+0x38>
    88c4:	2c00      	cmp	r4, #0
    88c6:	d013      	beq.n	88f0 <__aeabi_fsub+0x1b4>
    88c8:	28ff      	cmp	r0, #255	; 0xff
    88ca:	d018      	beq.n	88fe <__aeabi_fsub+0x1c2>
    88cc:	2480      	movs	r4, #128	; 0x80
    88ce:	04e4      	lsls	r4, r4, #19
    88d0:	4252      	negs	r2, r2
    88d2:	4323      	orrs	r3, r4
    88d4:	2a1b      	cmp	r2, #27
    88d6:	dd4d      	ble.n	8974 <__aeabi_fsub+0x238>
    88d8:	2301      	movs	r3, #1
    88da:	1aeb      	subs	r3, r5, r3
    88dc:	1c04      	adds	r4, r0, #0
    88de:	1c0e      	adds	r6, r1, #0
    88e0:	e775      	b.n	87ce <__aeabi_fsub+0x92>
    88e2:	2f00      	cmp	r7, #0
    88e4:	d000      	beq.n	88e8 <__aeabi_fsub+0x1ac>
    88e6:	e776      	b.n	87d6 <__aeabi_fsub+0x9a>
    88e8:	2300      	movs	r3, #0
    88ea:	2200      	movs	r2, #0
    88ec:	2400      	movs	r4, #0
    88ee:	e78a      	b.n	8806 <__aeabi_fsub+0xca>
    88f0:	2b00      	cmp	r3, #0
    88f2:	d03b      	beq.n	896c <__aeabi_fsub+0x230>
    88f4:	43d2      	mvns	r2, r2
    88f6:	2a00      	cmp	r2, #0
    88f8:	d0ef      	beq.n	88da <__aeabi_fsub+0x19e>
    88fa:	28ff      	cmp	r0, #255	; 0xff
    88fc:	d1ea      	bne.n	88d4 <__aeabi_fsub+0x198>
    88fe:	1c2b      	adds	r3, r5, #0
    8900:	24ff      	movs	r4, #255	; 0xff
    8902:	1c0e      	adds	r6, r1, #0
    8904:	e736      	b.n	8774 <__aeabi_fsub+0x38>
    8906:	24ff      	movs	r4, #255	; 0xff
    8908:	2300      	movs	r3, #0
    890a:	e77c      	b.n	8806 <__aeabi_fsub+0xca>
    890c:	2c00      	cmp	r4, #0
    890e:	d15c      	bne.n	89ca <__aeabi_fsub+0x28e>
    8910:	2b00      	cmp	r3, #0
    8912:	d100      	bne.n	8916 <__aeabi_fsub+0x1da>
    8914:	e080      	b.n	8a18 <__aeabi_fsub+0x2dc>
    8916:	2d00      	cmp	r5, #0
    8918:	d100      	bne.n	891c <__aeabi_fsub+0x1e0>
    891a:	e72b      	b.n	8774 <__aeabi_fsub+0x38>
    891c:	195b      	adds	r3, r3, r5
    891e:	0158      	lsls	r0, r3, #5
    8920:	d400      	bmi.n	8924 <__aeabi_fsub+0x1e8>
    8922:	e727      	b.n	8774 <__aeabi_fsub+0x38>
    8924:	4a3f      	ldr	r2, [pc, #252]	; (8a24 <__aeabi_fsub+0x2e8>)
    8926:	2401      	movs	r4, #1
    8928:	4013      	ands	r3, r2
    892a:	e723      	b.n	8774 <__aeabi_fsub+0x38>
    892c:	2c00      	cmp	r4, #0
    892e:	d115      	bne.n	895c <__aeabi_fsub+0x220>
    8930:	2b00      	cmp	r3, #0
    8932:	d140      	bne.n	89b6 <__aeabi_fsub+0x27a>
    8934:	2d00      	cmp	r5, #0
    8936:	d063      	beq.n	8a00 <__aeabi_fsub+0x2c4>
    8938:	1c2b      	adds	r3, r5, #0
    893a:	1c0e      	adds	r6, r1, #0
    893c:	e71a      	b.n	8774 <__aeabi_fsub+0x38>
    893e:	2c00      	cmp	r4, #0
    8940:	d121      	bne.n	8986 <__aeabi_fsub+0x24a>
    8942:	2b00      	cmp	r3, #0
    8944:	d054      	beq.n	89f0 <__aeabi_fsub+0x2b4>
    8946:	43c9      	mvns	r1, r1
    8948:	2900      	cmp	r1, #0
    894a:	d004      	beq.n	8956 <__aeabi_fsub+0x21a>
    894c:	28ff      	cmp	r0, #255	; 0xff
    894e:	d04c      	beq.n	89ea <__aeabi_fsub+0x2ae>
    8950:	291b      	cmp	r1, #27
    8952:	dd58      	ble.n	8a06 <__aeabi_fsub+0x2ca>
    8954:	2301      	movs	r3, #1
    8956:	195b      	adds	r3, r3, r5
    8958:	1c04      	adds	r4, r0, #0
    895a:	e775      	b.n	8848 <__aeabi_fsub+0x10c>
    895c:	2b00      	cmp	r3, #0
    895e:	d119      	bne.n	8994 <__aeabi_fsub+0x258>
    8960:	2d00      	cmp	r5, #0
    8962:	d048      	beq.n	89f6 <__aeabi_fsub+0x2ba>
    8964:	1c2b      	adds	r3, r5, #0
    8966:	1c0e      	adds	r6, r1, #0
    8968:	24ff      	movs	r4, #255	; 0xff
    896a:	e703      	b.n	8774 <__aeabi_fsub+0x38>
    896c:	1c2b      	adds	r3, r5, #0
    896e:	1c04      	adds	r4, r0, #0
    8970:	1c0e      	adds	r6, r1, #0
    8972:	e6ff      	b.n	8774 <__aeabi_fsub+0x38>
    8974:	1c1c      	adds	r4, r3, #0
    8976:	2620      	movs	r6, #32
    8978:	40d4      	lsrs	r4, r2
    897a:	1ab2      	subs	r2, r6, r2
    897c:	4093      	lsls	r3, r2
    897e:	1e5a      	subs	r2, r3, #1
    8980:	4193      	sbcs	r3, r2
    8982:	4323      	orrs	r3, r4
    8984:	e7a9      	b.n	88da <__aeabi_fsub+0x19e>
    8986:	28ff      	cmp	r0, #255	; 0xff
    8988:	d02f      	beq.n	89ea <__aeabi_fsub+0x2ae>
    898a:	2480      	movs	r4, #128	; 0x80
    898c:	04e4      	lsls	r4, r4, #19
    898e:	4249      	negs	r1, r1
    8990:	4323      	orrs	r3, r4
    8992:	e7dd      	b.n	8950 <__aeabi_fsub+0x214>
    8994:	24ff      	movs	r4, #255	; 0xff
    8996:	2d00      	cmp	r5, #0
    8998:	d100      	bne.n	899c <__aeabi_fsub+0x260>
    899a:	e6eb      	b.n	8774 <__aeabi_fsub+0x38>
    899c:	2280      	movs	r2, #128	; 0x80
    899e:	08db      	lsrs	r3, r3, #3
    89a0:	03d2      	lsls	r2, r2, #15
    89a2:	4213      	tst	r3, r2
    89a4:	d004      	beq.n	89b0 <__aeabi_fsub+0x274>
    89a6:	08ed      	lsrs	r5, r5, #3
    89a8:	4215      	tst	r5, r2
    89aa:	d101      	bne.n	89b0 <__aeabi_fsub+0x274>
    89ac:	1c2b      	adds	r3, r5, #0
    89ae:	1c0e      	adds	r6, r1, #0
    89b0:	00db      	lsls	r3, r3, #3
    89b2:	24ff      	movs	r4, #255	; 0xff
    89b4:	e6de      	b.n	8774 <__aeabi_fsub+0x38>
    89b6:	2d00      	cmp	r5, #0
    89b8:	d100      	bne.n	89bc <__aeabi_fsub+0x280>
    89ba:	e6db      	b.n	8774 <__aeabi_fsub+0x38>
    89bc:	1b5a      	subs	r2, r3, r5
    89be:	0150      	lsls	r0, r2, #5
    89c0:	d400      	bmi.n	89c4 <__aeabi_fsub+0x288>
    89c2:	e71c      	b.n	87fe <__aeabi_fsub+0xc2>
    89c4:	1aeb      	subs	r3, r5, r3
    89c6:	1c0e      	adds	r6, r1, #0
    89c8:	e6d4      	b.n	8774 <__aeabi_fsub+0x38>
    89ca:	2b00      	cmp	r3, #0
    89cc:	d00d      	beq.n	89ea <__aeabi_fsub+0x2ae>
    89ce:	24ff      	movs	r4, #255	; 0xff
    89d0:	2d00      	cmp	r5, #0
    89d2:	d100      	bne.n	89d6 <__aeabi_fsub+0x29a>
    89d4:	e6ce      	b.n	8774 <__aeabi_fsub+0x38>
    89d6:	2280      	movs	r2, #128	; 0x80
    89d8:	08db      	lsrs	r3, r3, #3
    89da:	03d2      	lsls	r2, r2, #15
    89dc:	4213      	tst	r3, r2
    89de:	d0e7      	beq.n	89b0 <__aeabi_fsub+0x274>
    89e0:	08ed      	lsrs	r5, r5, #3
    89e2:	4215      	tst	r5, r2
    89e4:	d1e4      	bne.n	89b0 <__aeabi_fsub+0x274>
    89e6:	1c2b      	adds	r3, r5, #0
    89e8:	e7e2      	b.n	89b0 <__aeabi_fsub+0x274>
    89ea:	1c2b      	adds	r3, r5, #0
    89ec:	24ff      	movs	r4, #255	; 0xff
    89ee:	e6c1      	b.n	8774 <__aeabi_fsub+0x38>
    89f0:	1c2b      	adds	r3, r5, #0
    89f2:	1c04      	adds	r4, r0, #0
    89f4:	e6be      	b.n	8774 <__aeabi_fsub+0x38>
    89f6:	2380      	movs	r3, #128	; 0x80
    89f8:	2200      	movs	r2, #0
    89fa:	049b      	lsls	r3, r3, #18
    89fc:	24ff      	movs	r4, #255	; 0xff
    89fe:	e702      	b.n	8806 <__aeabi_fsub+0xca>
    8a00:	1c23      	adds	r3, r4, #0
    8a02:	2200      	movs	r2, #0
    8a04:	e6ff      	b.n	8806 <__aeabi_fsub+0xca>
    8a06:	1c1c      	adds	r4, r3, #0
    8a08:	2720      	movs	r7, #32
    8a0a:	40cc      	lsrs	r4, r1
    8a0c:	1a79      	subs	r1, r7, r1
    8a0e:	408b      	lsls	r3, r1
    8a10:	1e59      	subs	r1, r3, #1
    8a12:	418b      	sbcs	r3, r1
    8a14:	4323      	orrs	r3, r4
    8a16:	e79e      	b.n	8956 <__aeabi_fsub+0x21a>
    8a18:	1c2b      	adds	r3, r5, #0
    8a1a:	e6ab      	b.n	8774 <__aeabi_fsub+0x38>
    8a1c:	2501      	movs	r5, #1
    8a1e:	e712      	b.n	8846 <__aeabi_fsub+0x10a>
    8a20:	2501      	movs	r5, #1
    8a22:	e6d3      	b.n	87cc <__aeabi_fsub+0x90>
    8a24:	fbffffff 	.word	0xfbffffff

00008a28 <__aeabi_f2iz>:
    8a28:	0243      	lsls	r3, r0, #9
    8a2a:	0a59      	lsrs	r1, r3, #9
    8a2c:	0043      	lsls	r3, r0, #1
    8a2e:	0fc2      	lsrs	r2, r0, #31
    8a30:	0e1b      	lsrs	r3, r3, #24
    8a32:	2000      	movs	r0, #0
    8a34:	2b7e      	cmp	r3, #126	; 0x7e
    8a36:	dd0d      	ble.n	8a54 <__aeabi_f2iz+0x2c>
    8a38:	2b9d      	cmp	r3, #157	; 0x9d
    8a3a:	dc0c      	bgt.n	8a56 <__aeabi_f2iz+0x2e>
    8a3c:	2080      	movs	r0, #128	; 0x80
    8a3e:	0400      	lsls	r0, r0, #16
    8a40:	4301      	orrs	r1, r0
    8a42:	2b95      	cmp	r3, #149	; 0x95
    8a44:	dc0a      	bgt.n	8a5c <__aeabi_f2iz+0x34>
    8a46:	2096      	movs	r0, #150	; 0x96
    8a48:	1ac3      	subs	r3, r0, r3
    8a4a:	40d9      	lsrs	r1, r3
    8a4c:	4248      	negs	r0, r1
    8a4e:	2a00      	cmp	r2, #0
    8a50:	d100      	bne.n	8a54 <__aeabi_f2iz+0x2c>
    8a52:	1c08      	adds	r0, r1, #0
    8a54:	4770      	bx	lr
    8a56:	4b03      	ldr	r3, [pc, #12]	; (8a64 <__aeabi_f2iz+0x3c>)
    8a58:	18d0      	adds	r0, r2, r3
    8a5a:	e7fb      	b.n	8a54 <__aeabi_f2iz+0x2c>
    8a5c:	3b96      	subs	r3, #150	; 0x96
    8a5e:	4099      	lsls	r1, r3
    8a60:	e7f4      	b.n	8a4c <__aeabi_f2iz+0x24>
    8a62:	46c0      	nop			; (mov r8, r8)
    8a64:	7fffffff 	.word	0x7fffffff

00008a68 <__aeabi_i2f>:
    8a68:	b570      	push	{r4, r5, r6, lr}
    8a6a:	1e04      	subs	r4, r0, #0
    8a6c:	d03c      	beq.n	8ae8 <__aeabi_i2f+0x80>
    8a6e:	0fc6      	lsrs	r6, r0, #31
    8a70:	d000      	beq.n	8a74 <__aeabi_i2f+0xc>
    8a72:	4244      	negs	r4, r0
    8a74:	1c20      	adds	r0, r4, #0
    8a76:	f001 fed5 	bl	a824 <__clzsi2>
    8a7a:	239e      	movs	r3, #158	; 0x9e
    8a7c:	1c25      	adds	r5, r4, #0
    8a7e:	1a1b      	subs	r3, r3, r0
    8a80:	2b96      	cmp	r3, #150	; 0x96
    8a82:	dc0c      	bgt.n	8a9e <__aeabi_i2f+0x36>
    8a84:	3808      	subs	r0, #8
    8a86:	4084      	lsls	r4, r0
    8a88:	0264      	lsls	r4, r4, #9
    8a8a:	0a64      	lsrs	r4, r4, #9
    8a8c:	b2db      	uxtb	r3, r3
    8a8e:	1c32      	adds	r2, r6, #0
    8a90:	0264      	lsls	r4, r4, #9
    8a92:	05db      	lsls	r3, r3, #23
    8a94:	0a60      	lsrs	r0, r4, #9
    8a96:	07d2      	lsls	r2, r2, #31
    8a98:	4318      	orrs	r0, r3
    8a9a:	4310      	orrs	r0, r2
    8a9c:	bd70      	pop	{r4, r5, r6, pc}
    8a9e:	2b99      	cmp	r3, #153	; 0x99
    8aa0:	dd0a      	ble.n	8ab8 <__aeabi_i2f+0x50>
    8aa2:	2205      	movs	r2, #5
    8aa4:	1a12      	subs	r2, r2, r0
    8aa6:	1c21      	adds	r1, r4, #0
    8aa8:	40d1      	lsrs	r1, r2
    8aaa:	1c0a      	adds	r2, r1, #0
    8aac:	1c01      	adds	r1, r0, #0
    8aae:	311b      	adds	r1, #27
    8ab0:	408d      	lsls	r5, r1
    8ab2:	1e69      	subs	r1, r5, #1
    8ab4:	418d      	sbcs	r5, r1
    8ab6:	4315      	orrs	r5, r2
    8ab8:	2805      	cmp	r0, #5
    8aba:	dd01      	ble.n	8ac0 <__aeabi_i2f+0x58>
    8abc:	1f42      	subs	r2, r0, #5
    8abe:	4095      	lsls	r5, r2
    8ac0:	4c16      	ldr	r4, [pc, #88]	; (8b1c <__aeabi_i2f+0xb4>)
    8ac2:	402c      	ands	r4, r5
    8ac4:	076a      	lsls	r2, r5, #29
    8ac6:	d004      	beq.n	8ad2 <__aeabi_i2f+0x6a>
    8ac8:	220f      	movs	r2, #15
    8aca:	4015      	ands	r5, r2
    8acc:	2d04      	cmp	r5, #4
    8ace:	d000      	beq.n	8ad2 <__aeabi_i2f+0x6a>
    8ad0:	3404      	adds	r4, #4
    8ad2:	0161      	lsls	r1, r4, #5
    8ad4:	d50c      	bpl.n	8af0 <__aeabi_i2f+0x88>
    8ad6:	239f      	movs	r3, #159	; 0x9f
    8ad8:	1a18      	subs	r0, r3, r0
    8ada:	28ff      	cmp	r0, #255	; 0xff
    8adc:	d01a      	beq.n	8b14 <__aeabi_i2f+0xac>
    8ade:	01a4      	lsls	r4, r4, #6
    8ae0:	0a64      	lsrs	r4, r4, #9
    8ae2:	b2c3      	uxtb	r3, r0
    8ae4:	1c32      	adds	r2, r6, #0
    8ae6:	e7d3      	b.n	8a90 <__aeabi_i2f+0x28>
    8ae8:	2200      	movs	r2, #0
    8aea:	2300      	movs	r3, #0
    8aec:	2400      	movs	r4, #0
    8aee:	e7cf      	b.n	8a90 <__aeabi_i2f+0x28>
    8af0:	08e4      	lsrs	r4, r4, #3
    8af2:	2bff      	cmp	r3, #255	; 0xff
    8af4:	d004      	beq.n	8b00 <__aeabi_i2f+0x98>
    8af6:	0264      	lsls	r4, r4, #9
    8af8:	0a64      	lsrs	r4, r4, #9
    8afa:	b2db      	uxtb	r3, r3
    8afc:	1c32      	adds	r2, r6, #0
    8afe:	e7c7      	b.n	8a90 <__aeabi_i2f+0x28>
    8b00:	2c00      	cmp	r4, #0
    8b02:	d004      	beq.n	8b0e <__aeabi_i2f+0xa6>
    8b04:	2080      	movs	r0, #128	; 0x80
    8b06:	03c0      	lsls	r0, r0, #15
    8b08:	4304      	orrs	r4, r0
    8b0a:	0264      	lsls	r4, r4, #9
    8b0c:	0a64      	lsrs	r4, r4, #9
    8b0e:	1c32      	adds	r2, r6, #0
    8b10:	23ff      	movs	r3, #255	; 0xff
    8b12:	e7bd      	b.n	8a90 <__aeabi_i2f+0x28>
    8b14:	1c32      	adds	r2, r6, #0
    8b16:	23ff      	movs	r3, #255	; 0xff
    8b18:	2400      	movs	r4, #0
    8b1a:	e7b9      	b.n	8a90 <__aeabi_i2f+0x28>
    8b1c:	fbffffff 	.word	0xfbffffff

00008b20 <__aeabi_dadd>:
    8b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b22:	465f      	mov	r7, fp
    8b24:	4656      	mov	r6, sl
    8b26:	4644      	mov	r4, r8
    8b28:	464d      	mov	r5, r9
    8b2a:	b4f0      	push	{r4, r5, r6, r7}
    8b2c:	030c      	lsls	r4, r1, #12
    8b2e:	004d      	lsls	r5, r1, #1
    8b30:	0fce      	lsrs	r6, r1, #31
    8b32:	0a61      	lsrs	r1, r4, #9
    8b34:	0f44      	lsrs	r4, r0, #29
    8b36:	4321      	orrs	r1, r4
    8b38:	00c4      	lsls	r4, r0, #3
    8b3a:	0318      	lsls	r0, r3, #12
    8b3c:	4680      	mov	r8, r0
    8b3e:	0058      	lsls	r0, r3, #1
    8b40:	0d40      	lsrs	r0, r0, #21
    8b42:	4682      	mov	sl, r0
    8b44:	0fd8      	lsrs	r0, r3, #31
    8b46:	4684      	mov	ip, r0
    8b48:	4640      	mov	r0, r8
    8b4a:	0a40      	lsrs	r0, r0, #9
    8b4c:	0f53      	lsrs	r3, r2, #29
    8b4e:	4303      	orrs	r3, r0
    8b50:	00d0      	lsls	r0, r2, #3
    8b52:	0d6d      	lsrs	r5, r5, #21
    8b54:	1c37      	adds	r7, r6, #0
    8b56:	4683      	mov	fp, r0
    8b58:	4652      	mov	r2, sl
    8b5a:	4566      	cmp	r6, ip
    8b5c:	d100      	bne.n	8b60 <__aeabi_dadd+0x40>
    8b5e:	e0a4      	b.n	8caa <__aeabi_dadd+0x18a>
    8b60:	1aaf      	subs	r7, r5, r2
    8b62:	2f00      	cmp	r7, #0
    8b64:	dc00      	bgt.n	8b68 <__aeabi_dadd+0x48>
    8b66:	e109      	b.n	8d7c <__aeabi_dadd+0x25c>
    8b68:	2a00      	cmp	r2, #0
    8b6a:	d13b      	bne.n	8be4 <__aeabi_dadd+0xc4>
    8b6c:	4318      	orrs	r0, r3
    8b6e:	d000      	beq.n	8b72 <__aeabi_dadd+0x52>
    8b70:	e0ea      	b.n	8d48 <__aeabi_dadd+0x228>
    8b72:	0763      	lsls	r3, r4, #29
    8b74:	d100      	bne.n	8b78 <__aeabi_dadd+0x58>
    8b76:	e087      	b.n	8c88 <__aeabi_dadd+0x168>
    8b78:	230f      	movs	r3, #15
    8b7a:	4023      	ands	r3, r4
    8b7c:	2b04      	cmp	r3, #4
    8b7e:	d100      	bne.n	8b82 <__aeabi_dadd+0x62>
    8b80:	e082      	b.n	8c88 <__aeabi_dadd+0x168>
    8b82:	1d22      	adds	r2, r4, #4
    8b84:	42a2      	cmp	r2, r4
    8b86:	41a4      	sbcs	r4, r4
    8b88:	4264      	negs	r4, r4
    8b8a:	2380      	movs	r3, #128	; 0x80
    8b8c:	1909      	adds	r1, r1, r4
    8b8e:	041b      	lsls	r3, r3, #16
    8b90:	400b      	ands	r3, r1
    8b92:	1c37      	adds	r7, r6, #0
    8b94:	1c14      	adds	r4, r2, #0
    8b96:	2b00      	cmp	r3, #0
    8b98:	d100      	bne.n	8b9c <__aeabi_dadd+0x7c>
    8b9a:	e07c      	b.n	8c96 <__aeabi_dadd+0x176>
    8b9c:	4bce      	ldr	r3, [pc, #824]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8b9e:	3501      	adds	r5, #1
    8ba0:	429d      	cmp	r5, r3
    8ba2:	d100      	bne.n	8ba6 <__aeabi_dadd+0x86>
    8ba4:	e105      	b.n	8db2 <__aeabi_dadd+0x292>
    8ba6:	4bcd      	ldr	r3, [pc, #820]	; (8edc <__aeabi_dadd+0x3bc>)
    8ba8:	08e4      	lsrs	r4, r4, #3
    8baa:	4019      	ands	r1, r3
    8bac:	0748      	lsls	r0, r1, #29
    8bae:	0249      	lsls	r1, r1, #9
    8bb0:	4304      	orrs	r4, r0
    8bb2:	0b0b      	lsrs	r3, r1, #12
    8bb4:	2000      	movs	r0, #0
    8bb6:	2100      	movs	r1, #0
    8bb8:	031b      	lsls	r3, r3, #12
    8bba:	0b1a      	lsrs	r2, r3, #12
    8bbc:	0d0b      	lsrs	r3, r1, #20
    8bbe:	056d      	lsls	r5, r5, #21
    8bc0:	051b      	lsls	r3, r3, #20
    8bc2:	4313      	orrs	r3, r2
    8bc4:	086a      	lsrs	r2, r5, #1
    8bc6:	4dc6      	ldr	r5, [pc, #792]	; (8ee0 <__aeabi_dadd+0x3c0>)
    8bc8:	07ff      	lsls	r7, r7, #31
    8bca:	401d      	ands	r5, r3
    8bcc:	4315      	orrs	r5, r2
    8bce:	006d      	lsls	r5, r5, #1
    8bd0:	086d      	lsrs	r5, r5, #1
    8bd2:	1c29      	adds	r1, r5, #0
    8bd4:	4339      	orrs	r1, r7
    8bd6:	1c20      	adds	r0, r4, #0
    8bd8:	bc3c      	pop	{r2, r3, r4, r5}
    8bda:	4690      	mov	r8, r2
    8bdc:	4699      	mov	r9, r3
    8bde:	46a2      	mov	sl, r4
    8be0:	46ab      	mov	fp, r5
    8be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8be4:	48bc      	ldr	r0, [pc, #752]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8be6:	4285      	cmp	r5, r0
    8be8:	d0c3      	beq.n	8b72 <__aeabi_dadd+0x52>
    8bea:	2080      	movs	r0, #128	; 0x80
    8bec:	0400      	lsls	r0, r0, #16
    8bee:	4303      	orrs	r3, r0
    8bf0:	2f38      	cmp	r7, #56	; 0x38
    8bf2:	dd00      	ble.n	8bf6 <__aeabi_dadd+0xd6>
    8bf4:	e0f0      	b.n	8dd8 <__aeabi_dadd+0x2b8>
    8bf6:	2f1f      	cmp	r7, #31
    8bf8:	dd00      	ble.n	8bfc <__aeabi_dadd+0xdc>
    8bfa:	e124      	b.n	8e46 <__aeabi_dadd+0x326>
    8bfc:	2020      	movs	r0, #32
    8bfe:	1bc0      	subs	r0, r0, r7
    8c00:	1c1a      	adds	r2, r3, #0
    8c02:	4681      	mov	r9, r0
    8c04:	4082      	lsls	r2, r0
    8c06:	4658      	mov	r0, fp
    8c08:	40f8      	lsrs	r0, r7
    8c0a:	4302      	orrs	r2, r0
    8c0c:	4694      	mov	ip, r2
    8c0e:	4658      	mov	r0, fp
    8c10:	464a      	mov	r2, r9
    8c12:	4090      	lsls	r0, r2
    8c14:	1e42      	subs	r2, r0, #1
    8c16:	4190      	sbcs	r0, r2
    8c18:	40fb      	lsrs	r3, r7
    8c1a:	4662      	mov	r2, ip
    8c1c:	4302      	orrs	r2, r0
    8c1e:	1c1f      	adds	r7, r3, #0
    8c20:	1aa2      	subs	r2, r4, r2
    8c22:	4294      	cmp	r4, r2
    8c24:	41a4      	sbcs	r4, r4
    8c26:	4264      	negs	r4, r4
    8c28:	1bc9      	subs	r1, r1, r7
    8c2a:	1b09      	subs	r1, r1, r4
    8c2c:	1c14      	adds	r4, r2, #0
    8c2e:	020b      	lsls	r3, r1, #8
    8c30:	d59f      	bpl.n	8b72 <__aeabi_dadd+0x52>
    8c32:	0249      	lsls	r1, r1, #9
    8c34:	0a4f      	lsrs	r7, r1, #9
    8c36:	2f00      	cmp	r7, #0
    8c38:	d100      	bne.n	8c3c <__aeabi_dadd+0x11c>
    8c3a:	e0c8      	b.n	8dce <__aeabi_dadd+0x2ae>
    8c3c:	1c38      	adds	r0, r7, #0
    8c3e:	f001 fdf1 	bl	a824 <__clzsi2>
    8c42:	1c02      	adds	r2, r0, #0
    8c44:	3a08      	subs	r2, #8
    8c46:	2a1f      	cmp	r2, #31
    8c48:	dd00      	ble.n	8c4c <__aeabi_dadd+0x12c>
    8c4a:	e0b5      	b.n	8db8 <__aeabi_dadd+0x298>
    8c4c:	2128      	movs	r1, #40	; 0x28
    8c4e:	1a09      	subs	r1, r1, r0
    8c50:	1c20      	adds	r0, r4, #0
    8c52:	4097      	lsls	r7, r2
    8c54:	40c8      	lsrs	r0, r1
    8c56:	4307      	orrs	r7, r0
    8c58:	4094      	lsls	r4, r2
    8c5a:	4295      	cmp	r5, r2
    8c5c:	dd00      	ble.n	8c60 <__aeabi_dadd+0x140>
    8c5e:	e0b2      	b.n	8dc6 <__aeabi_dadd+0x2a6>
    8c60:	1b55      	subs	r5, r2, r5
    8c62:	1c69      	adds	r1, r5, #1
    8c64:	291f      	cmp	r1, #31
    8c66:	dd00      	ble.n	8c6a <__aeabi_dadd+0x14a>
    8c68:	e0dc      	b.n	8e24 <__aeabi_dadd+0x304>
    8c6a:	221f      	movs	r2, #31
    8c6c:	1b55      	subs	r5, r2, r5
    8c6e:	1c3b      	adds	r3, r7, #0
    8c70:	1c22      	adds	r2, r4, #0
    8c72:	40ab      	lsls	r3, r5
    8c74:	40ca      	lsrs	r2, r1
    8c76:	40ac      	lsls	r4, r5
    8c78:	1e65      	subs	r5, r4, #1
    8c7a:	41ac      	sbcs	r4, r5
    8c7c:	4313      	orrs	r3, r2
    8c7e:	40cf      	lsrs	r7, r1
    8c80:	431c      	orrs	r4, r3
    8c82:	1c39      	adds	r1, r7, #0
    8c84:	2500      	movs	r5, #0
    8c86:	e774      	b.n	8b72 <__aeabi_dadd+0x52>
    8c88:	2380      	movs	r3, #128	; 0x80
    8c8a:	041b      	lsls	r3, r3, #16
    8c8c:	400b      	ands	r3, r1
    8c8e:	1c37      	adds	r7, r6, #0
    8c90:	2b00      	cmp	r3, #0
    8c92:	d000      	beq.n	8c96 <__aeabi_dadd+0x176>
    8c94:	e782      	b.n	8b9c <__aeabi_dadd+0x7c>
    8c96:	4b90      	ldr	r3, [pc, #576]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8c98:	0748      	lsls	r0, r1, #29
    8c9a:	08e4      	lsrs	r4, r4, #3
    8c9c:	4304      	orrs	r4, r0
    8c9e:	08c9      	lsrs	r1, r1, #3
    8ca0:	429d      	cmp	r5, r3
    8ca2:	d048      	beq.n	8d36 <__aeabi_dadd+0x216>
    8ca4:	0309      	lsls	r1, r1, #12
    8ca6:	0b0b      	lsrs	r3, r1, #12
    8ca8:	e784      	b.n	8bb4 <__aeabi_dadd+0x94>
    8caa:	1aaa      	subs	r2, r5, r2
    8cac:	4694      	mov	ip, r2
    8cae:	2a00      	cmp	r2, #0
    8cb0:	dc00      	bgt.n	8cb4 <__aeabi_dadd+0x194>
    8cb2:	e098      	b.n	8de6 <__aeabi_dadd+0x2c6>
    8cb4:	4650      	mov	r0, sl
    8cb6:	2800      	cmp	r0, #0
    8cb8:	d052      	beq.n	8d60 <__aeabi_dadd+0x240>
    8cba:	4887      	ldr	r0, [pc, #540]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8cbc:	4285      	cmp	r5, r0
    8cbe:	d100      	bne.n	8cc2 <__aeabi_dadd+0x1a2>
    8cc0:	e757      	b.n	8b72 <__aeabi_dadd+0x52>
    8cc2:	2080      	movs	r0, #128	; 0x80
    8cc4:	0400      	lsls	r0, r0, #16
    8cc6:	4303      	orrs	r3, r0
    8cc8:	4662      	mov	r2, ip
    8cca:	2a38      	cmp	r2, #56	; 0x38
    8ccc:	dd00      	ble.n	8cd0 <__aeabi_dadd+0x1b0>
    8cce:	e0fc      	b.n	8eca <__aeabi_dadd+0x3aa>
    8cd0:	2a1f      	cmp	r2, #31
    8cd2:	dd00      	ble.n	8cd6 <__aeabi_dadd+0x1b6>
    8cd4:	e14a      	b.n	8f6c <__aeabi_dadd+0x44c>
    8cd6:	2220      	movs	r2, #32
    8cd8:	4660      	mov	r0, ip
    8cda:	1a10      	subs	r0, r2, r0
    8cdc:	1c1a      	adds	r2, r3, #0
    8cde:	4082      	lsls	r2, r0
    8ce0:	4682      	mov	sl, r0
    8ce2:	4691      	mov	r9, r2
    8ce4:	4658      	mov	r0, fp
    8ce6:	4662      	mov	r2, ip
    8ce8:	40d0      	lsrs	r0, r2
    8cea:	464a      	mov	r2, r9
    8cec:	4302      	orrs	r2, r0
    8cee:	4690      	mov	r8, r2
    8cf0:	4658      	mov	r0, fp
    8cf2:	4652      	mov	r2, sl
    8cf4:	4090      	lsls	r0, r2
    8cf6:	1e42      	subs	r2, r0, #1
    8cf8:	4190      	sbcs	r0, r2
    8cfa:	4642      	mov	r2, r8
    8cfc:	4302      	orrs	r2, r0
    8cfe:	4660      	mov	r0, ip
    8d00:	40c3      	lsrs	r3, r0
    8d02:	1912      	adds	r2, r2, r4
    8d04:	42a2      	cmp	r2, r4
    8d06:	41a4      	sbcs	r4, r4
    8d08:	4264      	negs	r4, r4
    8d0a:	1859      	adds	r1, r3, r1
    8d0c:	1909      	adds	r1, r1, r4
    8d0e:	1c14      	adds	r4, r2, #0
    8d10:	0208      	lsls	r0, r1, #8
    8d12:	d400      	bmi.n	8d16 <__aeabi_dadd+0x1f6>
    8d14:	e72d      	b.n	8b72 <__aeabi_dadd+0x52>
    8d16:	4b70      	ldr	r3, [pc, #448]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8d18:	3501      	adds	r5, #1
    8d1a:	429d      	cmp	r5, r3
    8d1c:	d100      	bne.n	8d20 <__aeabi_dadd+0x200>
    8d1e:	e122      	b.n	8f66 <__aeabi_dadd+0x446>
    8d20:	4b6e      	ldr	r3, [pc, #440]	; (8edc <__aeabi_dadd+0x3bc>)
    8d22:	0860      	lsrs	r0, r4, #1
    8d24:	4019      	ands	r1, r3
    8d26:	2301      	movs	r3, #1
    8d28:	4023      	ands	r3, r4
    8d2a:	1c1c      	adds	r4, r3, #0
    8d2c:	4304      	orrs	r4, r0
    8d2e:	07cb      	lsls	r3, r1, #31
    8d30:	431c      	orrs	r4, r3
    8d32:	0849      	lsrs	r1, r1, #1
    8d34:	e71d      	b.n	8b72 <__aeabi_dadd+0x52>
    8d36:	1c23      	adds	r3, r4, #0
    8d38:	430b      	orrs	r3, r1
    8d3a:	d03a      	beq.n	8db2 <__aeabi_dadd+0x292>
    8d3c:	2380      	movs	r3, #128	; 0x80
    8d3e:	031b      	lsls	r3, r3, #12
    8d40:	430b      	orrs	r3, r1
    8d42:	031b      	lsls	r3, r3, #12
    8d44:	0b1b      	lsrs	r3, r3, #12
    8d46:	e735      	b.n	8bb4 <__aeabi_dadd+0x94>
    8d48:	3f01      	subs	r7, #1
    8d4a:	2f00      	cmp	r7, #0
    8d4c:	d165      	bne.n	8e1a <__aeabi_dadd+0x2fa>
    8d4e:	4658      	mov	r0, fp
    8d50:	1a22      	subs	r2, r4, r0
    8d52:	4294      	cmp	r4, r2
    8d54:	41a4      	sbcs	r4, r4
    8d56:	4264      	negs	r4, r4
    8d58:	1ac9      	subs	r1, r1, r3
    8d5a:	1b09      	subs	r1, r1, r4
    8d5c:	1c14      	adds	r4, r2, #0
    8d5e:	e766      	b.n	8c2e <__aeabi_dadd+0x10e>
    8d60:	4658      	mov	r0, fp
    8d62:	4318      	orrs	r0, r3
    8d64:	d100      	bne.n	8d68 <__aeabi_dadd+0x248>
    8d66:	e704      	b.n	8b72 <__aeabi_dadd+0x52>
    8d68:	2201      	movs	r2, #1
    8d6a:	4252      	negs	r2, r2
    8d6c:	4494      	add	ip, r2
    8d6e:	4660      	mov	r0, ip
    8d70:	2800      	cmp	r0, #0
    8d72:	d000      	beq.n	8d76 <__aeabi_dadd+0x256>
    8d74:	e0c5      	b.n	8f02 <__aeabi_dadd+0x3e2>
    8d76:	4658      	mov	r0, fp
    8d78:	1902      	adds	r2, r0, r4
    8d7a:	e7c3      	b.n	8d04 <__aeabi_dadd+0x1e4>
    8d7c:	2f00      	cmp	r7, #0
    8d7e:	d173      	bne.n	8e68 <__aeabi_dadd+0x348>
    8d80:	1c68      	adds	r0, r5, #1
    8d82:	0540      	lsls	r0, r0, #21
    8d84:	0d40      	lsrs	r0, r0, #21
    8d86:	2801      	cmp	r0, #1
    8d88:	dc00      	bgt.n	8d8c <__aeabi_dadd+0x26c>
    8d8a:	e0de      	b.n	8f4a <__aeabi_dadd+0x42a>
    8d8c:	465a      	mov	r2, fp
    8d8e:	1aa2      	subs	r2, r4, r2
    8d90:	4294      	cmp	r4, r2
    8d92:	41bf      	sbcs	r7, r7
    8d94:	1ac8      	subs	r0, r1, r3
    8d96:	427f      	negs	r7, r7
    8d98:	1bc7      	subs	r7, r0, r7
    8d9a:	0238      	lsls	r0, r7, #8
    8d9c:	d400      	bmi.n	8da0 <__aeabi_dadd+0x280>
    8d9e:	e089      	b.n	8eb4 <__aeabi_dadd+0x394>
    8da0:	465a      	mov	r2, fp
    8da2:	1b14      	subs	r4, r2, r4
    8da4:	45a3      	cmp	fp, r4
    8da6:	4192      	sbcs	r2, r2
    8da8:	1a59      	subs	r1, r3, r1
    8daa:	4252      	negs	r2, r2
    8dac:	1a8f      	subs	r7, r1, r2
    8dae:	4666      	mov	r6, ip
    8db0:	e741      	b.n	8c36 <__aeabi_dadd+0x116>
    8db2:	2300      	movs	r3, #0
    8db4:	2400      	movs	r4, #0
    8db6:	e6fd      	b.n	8bb4 <__aeabi_dadd+0x94>
    8db8:	1c27      	adds	r7, r4, #0
    8dba:	3828      	subs	r0, #40	; 0x28
    8dbc:	4087      	lsls	r7, r0
    8dbe:	2400      	movs	r4, #0
    8dc0:	4295      	cmp	r5, r2
    8dc2:	dc00      	bgt.n	8dc6 <__aeabi_dadd+0x2a6>
    8dc4:	e74c      	b.n	8c60 <__aeabi_dadd+0x140>
    8dc6:	4945      	ldr	r1, [pc, #276]	; (8edc <__aeabi_dadd+0x3bc>)
    8dc8:	1aad      	subs	r5, r5, r2
    8dca:	4039      	ands	r1, r7
    8dcc:	e6d1      	b.n	8b72 <__aeabi_dadd+0x52>
    8dce:	1c20      	adds	r0, r4, #0
    8dd0:	f001 fd28 	bl	a824 <__clzsi2>
    8dd4:	3020      	adds	r0, #32
    8dd6:	e734      	b.n	8c42 <__aeabi_dadd+0x122>
    8dd8:	465a      	mov	r2, fp
    8dda:	431a      	orrs	r2, r3
    8ddc:	1e53      	subs	r3, r2, #1
    8dde:	419a      	sbcs	r2, r3
    8de0:	b2d2      	uxtb	r2, r2
    8de2:	2700      	movs	r7, #0
    8de4:	e71c      	b.n	8c20 <__aeabi_dadd+0x100>
    8de6:	2a00      	cmp	r2, #0
    8de8:	d000      	beq.n	8dec <__aeabi_dadd+0x2cc>
    8dea:	e0dc      	b.n	8fa6 <__aeabi_dadd+0x486>
    8dec:	1c68      	adds	r0, r5, #1
    8dee:	0542      	lsls	r2, r0, #21
    8df0:	0d52      	lsrs	r2, r2, #21
    8df2:	2a01      	cmp	r2, #1
    8df4:	dc00      	bgt.n	8df8 <__aeabi_dadd+0x2d8>
    8df6:	e08d      	b.n	8f14 <__aeabi_dadd+0x3f4>
    8df8:	4d37      	ldr	r5, [pc, #220]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8dfa:	42a8      	cmp	r0, r5
    8dfc:	d100      	bne.n	8e00 <__aeabi_dadd+0x2e0>
    8dfe:	e0f3      	b.n	8fe8 <__aeabi_dadd+0x4c8>
    8e00:	465d      	mov	r5, fp
    8e02:	192a      	adds	r2, r5, r4
    8e04:	42a2      	cmp	r2, r4
    8e06:	41a4      	sbcs	r4, r4
    8e08:	4264      	negs	r4, r4
    8e0a:	1859      	adds	r1, r3, r1
    8e0c:	1909      	adds	r1, r1, r4
    8e0e:	07cc      	lsls	r4, r1, #31
    8e10:	0852      	lsrs	r2, r2, #1
    8e12:	4314      	orrs	r4, r2
    8e14:	0849      	lsrs	r1, r1, #1
    8e16:	1c05      	adds	r5, r0, #0
    8e18:	e6ab      	b.n	8b72 <__aeabi_dadd+0x52>
    8e1a:	482f      	ldr	r0, [pc, #188]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8e1c:	4285      	cmp	r5, r0
    8e1e:	d000      	beq.n	8e22 <__aeabi_dadd+0x302>
    8e20:	e6e6      	b.n	8bf0 <__aeabi_dadd+0xd0>
    8e22:	e6a6      	b.n	8b72 <__aeabi_dadd+0x52>
    8e24:	1c2b      	adds	r3, r5, #0
    8e26:	3b1f      	subs	r3, #31
    8e28:	1c3a      	adds	r2, r7, #0
    8e2a:	40da      	lsrs	r2, r3
    8e2c:	1c13      	adds	r3, r2, #0
    8e2e:	2920      	cmp	r1, #32
    8e30:	d06c      	beq.n	8f0c <__aeabi_dadd+0x3ec>
    8e32:	223f      	movs	r2, #63	; 0x3f
    8e34:	1b55      	subs	r5, r2, r5
    8e36:	40af      	lsls	r7, r5
    8e38:	433c      	orrs	r4, r7
    8e3a:	1e60      	subs	r0, r4, #1
    8e3c:	4184      	sbcs	r4, r0
    8e3e:	431c      	orrs	r4, r3
    8e40:	2100      	movs	r1, #0
    8e42:	2500      	movs	r5, #0
    8e44:	e695      	b.n	8b72 <__aeabi_dadd+0x52>
    8e46:	1c38      	adds	r0, r7, #0
    8e48:	3820      	subs	r0, #32
    8e4a:	1c1a      	adds	r2, r3, #0
    8e4c:	40c2      	lsrs	r2, r0
    8e4e:	1c10      	adds	r0, r2, #0
    8e50:	2f20      	cmp	r7, #32
    8e52:	d05d      	beq.n	8f10 <__aeabi_dadd+0x3f0>
    8e54:	2240      	movs	r2, #64	; 0x40
    8e56:	1bd7      	subs	r7, r2, r7
    8e58:	40bb      	lsls	r3, r7
    8e5a:	465a      	mov	r2, fp
    8e5c:	431a      	orrs	r2, r3
    8e5e:	1e53      	subs	r3, r2, #1
    8e60:	419a      	sbcs	r2, r3
    8e62:	4302      	orrs	r2, r0
    8e64:	2700      	movs	r7, #0
    8e66:	e6db      	b.n	8c20 <__aeabi_dadd+0x100>
    8e68:	2d00      	cmp	r5, #0
    8e6a:	d03b      	beq.n	8ee4 <__aeabi_dadd+0x3c4>
    8e6c:	4d1a      	ldr	r5, [pc, #104]	; (8ed8 <__aeabi_dadd+0x3b8>)
    8e6e:	45aa      	cmp	sl, r5
    8e70:	d100      	bne.n	8e74 <__aeabi_dadd+0x354>
    8e72:	e093      	b.n	8f9c <__aeabi_dadd+0x47c>
    8e74:	2580      	movs	r5, #128	; 0x80
    8e76:	042d      	lsls	r5, r5, #16
    8e78:	427f      	negs	r7, r7
    8e7a:	4329      	orrs	r1, r5
    8e7c:	2f38      	cmp	r7, #56	; 0x38
    8e7e:	dd00      	ble.n	8e82 <__aeabi_dadd+0x362>
    8e80:	e0ac      	b.n	8fdc <__aeabi_dadd+0x4bc>
    8e82:	2f1f      	cmp	r7, #31
    8e84:	dd00      	ble.n	8e88 <__aeabi_dadd+0x368>
    8e86:	e129      	b.n	90dc <__aeabi_dadd+0x5bc>
    8e88:	2520      	movs	r5, #32
    8e8a:	1bed      	subs	r5, r5, r7
    8e8c:	1c08      	adds	r0, r1, #0
    8e8e:	1c26      	adds	r6, r4, #0
    8e90:	40a8      	lsls	r0, r5
    8e92:	40fe      	lsrs	r6, r7
    8e94:	40ac      	lsls	r4, r5
    8e96:	4306      	orrs	r6, r0
    8e98:	1e65      	subs	r5, r4, #1
    8e9a:	41ac      	sbcs	r4, r5
    8e9c:	4334      	orrs	r4, r6
    8e9e:	40f9      	lsrs	r1, r7
    8ea0:	465d      	mov	r5, fp
    8ea2:	1b2c      	subs	r4, r5, r4
    8ea4:	45a3      	cmp	fp, r4
    8ea6:	4192      	sbcs	r2, r2
    8ea8:	1a5b      	subs	r3, r3, r1
    8eaa:	4252      	negs	r2, r2
    8eac:	1a99      	subs	r1, r3, r2
    8eae:	4655      	mov	r5, sl
    8eb0:	4666      	mov	r6, ip
    8eb2:	e6bc      	b.n	8c2e <__aeabi_dadd+0x10e>
    8eb4:	1c13      	adds	r3, r2, #0
    8eb6:	433b      	orrs	r3, r7
    8eb8:	1c14      	adds	r4, r2, #0
    8eba:	2b00      	cmp	r3, #0
    8ebc:	d000      	beq.n	8ec0 <__aeabi_dadd+0x3a0>
    8ebe:	e6ba      	b.n	8c36 <__aeabi_dadd+0x116>
    8ec0:	2700      	movs	r7, #0
    8ec2:	2100      	movs	r1, #0
    8ec4:	2500      	movs	r5, #0
    8ec6:	2400      	movs	r4, #0
    8ec8:	e6e5      	b.n	8c96 <__aeabi_dadd+0x176>
    8eca:	465a      	mov	r2, fp
    8ecc:	431a      	orrs	r2, r3
    8ece:	1e53      	subs	r3, r2, #1
    8ed0:	419a      	sbcs	r2, r3
    8ed2:	b2d2      	uxtb	r2, r2
    8ed4:	2300      	movs	r3, #0
    8ed6:	e714      	b.n	8d02 <__aeabi_dadd+0x1e2>
    8ed8:	000007ff 	.word	0x000007ff
    8edc:	ff7fffff 	.word	0xff7fffff
    8ee0:	800fffff 	.word	0x800fffff
    8ee4:	1c0d      	adds	r5, r1, #0
    8ee6:	4325      	orrs	r5, r4
    8ee8:	d058      	beq.n	8f9c <__aeabi_dadd+0x47c>
    8eea:	43ff      	mvns	r7, r7
    8eec:	2f00      	cmp	r7, #0
    8eee:	d151      	bne.n	8f94 <__aeabi_dadd+0x474>
    8ef0:	1b04      	subs	r4, r0, r4
    8ef2:	45a3      	cmp	fp, r4
    8ef4:	4192      	sbcs	r2, r2
    8ef6:	1a59      	subs	r1, r3, r1
    8ef8:	4252      	negs	r2, r2
    8efa:	1a89      	subs	r1, r1, r2
    8efc:	4655      	mov	r5, sl
    8efe:	4666      	mov	r6, ip
    8f00:	e695      	b.n	8c2e <__aeabi_dadd+0x10e>
    8f02:	4896      	ldr	r0, [pc, #600]	; (915c <__aeabi_dadd+0x63c>)
    8f04:	4285      	cmp	r5, r0
    8f06:	d000      	beq.n	8f0a <__aeabi_dadd+0x3ea>
    8f08:	e6de      	b.n	8cc8 <__aeabi_dadd+0x1a8>
    8f0a:	e632      	b.n	8b72 <__aeabi_dadd+0x52>
    8f0c:	2700      	movs	r7, #0
    8f0e:	e793      	b.n	8e38 <__aeabi_dadd+0x318>
    8f10:	2300      	movs	r3, #0
    8f12:	e7a2      	b.n	8e5a <__aeabi_dadd+0x33a>
    8f14:	1c08      	adds	r0, r1, #0
    8f16:	4320      	orrs	r0, r4
    8f18:	2d00      	cmp	r5, #0
    8f1a:	d000      	beq.n	8f1e <__aeabi_dadd+0x3fe>
    8f1c:	e0c4      	b.n	90a8 <__aeabi_dadd+0x588>
    8f1e:	2800      	cmp	r0, #0
    8f20:	d100      	bne.n	8f24 <__aeabi_dadd+0x404>
    8f22:	e0f7      	b.n	9114 <__aeabi_dadd+0x5f4>
    8f24:	4658      	mov	r0, fp
    8f26:	4318      	orrs	r0, r3
    8f28:	d100      	bne.n	8f2c <__aeabi_dadd+0x40c>
    8f2a:	e622      	b.n	8b72 <__aeabi_dadd+0x52>
    8f2c:	4658      	mov	r0, fp
    8f2e:	1902      	adds	r2, r0, r4
    8f30:	42a2      	cmp	r2, r4
    8f32:	41a4      	sbcs	r4, r4
    8f34:	4264      	negs	r4, r4
    8f36:	1859      	adds	r1, r3, r1
    8f38:	1909      	adds	r1, r1, r4
    8f3a:	1c14      	adds	r4, r2, #0
    8f3c:	020a      	lsls	r2, r1, #8
    8f3e:	d400      	bmi.n	8f42 <__aeabi_dadd+0x422>
    8f40:	e617      	b.n	8b72 <__aeabi_dadd+0x52>
    8f42:	4b87      	ldr	r3, [pc, #540]	; (9160 <__aeabi_dadd+0x640>)
    8f44:	2501      	movs	r5, #1
    8f46:	4019      	ands	r1, r3
    8f48:	e613      	b.n	8b72 <__aeabi_dadd+0x52>
    8f4a:	1c08      	adds	r0, r1, #0
    8f4c:	4320      	orrs	r0, r4
    8f4e:	2d00      	cmp	r5, #0
    8f50:	d139      	bne.n	8fc6 <__aeabi_dadd+0x4a6>
    8f52:	2800      	cmp	r0, #0
    8f54:	d171      	bne.n	903a <__aeabi_dadd+0x51a>
    8f56:	4659      	mov	r1, fp
    8f58:	4319      	orrs	r1, r3
    8f5a:	d003      	beq.n	8f64 <__aeabi_dadd+0x444>
    8f5c:	1c19      	adds	r1, r3, #0
    8f5e:	465c      	mov	r4, fp
    8f60:	4666      	mov	r6, ip
    8f62:	e606      	b.n	8b72 <__aeabi_dadd+0x52>
    8f64:	2700      	movs	r7, #0
    8f66:	2100      	movs	r1, #0
    8f68:	2400      	movs	r4, #0
    8f6a:	e694      	b.n	8c96 <__aeabi_dadd+0x176>
    8f6c:	4660      	mov	r0, ip
    8f6e:	3820      	subs	r0, #32
    8f70:	1c1a      	adds	r2, r3, #0
    8f72:	40c2      	lsrs	r2, r0
    8f74:	4660      	mov	r0, ip
    8f76:	4691      	mov	r9, r2
    8f78:	2820      	cmp	r0, #32
    8f7a:	d100      	bne.n	8f7e <__aeabi_dadd+0x45e>
    8f7c:	e0ac      	b.n	90d8 <__aeabi_dadd+0x5b8>
    8f7e:	2240      	movs	r2, #64	; 0x40
    8f80:	1a12      	subs	r2, r2, r0
    8f82:	4093      	lsls	r3, r2
    8f84:	465a      	mov	r2, fp
    8f86:	431a      	orrs	r2, r3
    8f88:	1e53      	subs	r3, r2, #1
    8f8a:	419a      	sbcs	r2, r3
    8f8c:	464b      	mov	r3, r9
    8f8e:	431a      	orrs	r2, r3
    8f90:	2300      	movs	r3, #0
    8f92:	e6b6      	b.n	8d02 <__aeabi_dadd+0x1e2>
    8f94:	4d71      	ldr	r5, [pc, #452]	; (915c <__aeabi_dadd+0x63c>)
    8f96:	45aa      	cmp	sl, r5
    8f98:	d000      	beq.n	8f9c <__aeabi_dadd+0x47c>
    8f9a:	e76f      	b.n	8e7c <__aeabi_dadd+0x35c>
    8f9c:	1c19      	adds	r1, r3, #0
    8f9e:	465c      	mov	r4, fp
    8fa0:	4655      	mov	r5, sl
    8fa2:	4666      	mov	r6, ip
    8fa4:	e5e5      	b.n	8b72 <__aeabi_dadd+0x52>
    8fa6:	2d00      	cmp	r5, #0
    8fa8:	d122      	bne.n	8ff0 <__aeabi_dadd+0x4d0>
    8faa:	1c0d      	adds	r5, r1, #0
    8fac:	4325      	orrs	r5, r4
    8fae:	d077      	beq.n	90a0 <__aeabi_dadd+0x580>
    8fb0:	43d5      	mvns	r5, r2
    8fb2:	2d00      	cmp	r5, #0
    8fb4:	d171      	bne.n	909a <__aeabi_dadd+0x57a>
    8fb6:	445c      	add	r4, fp
    8fb8:	455c      	cmp	r4, fp
    8fba:	4192      	sbcs	r2, r2
    8fbc:	1859      	adds	r1, r3, r1
    8fbe:	4252      	negs	r2, r2
    8fc0:	1889      	adds	r1, r1, r2
    8fc2:	4655      	mov	r5, sl
    8fc4:	e6a4      	b.n	8d10 <__aeabi_dadd+0x1f0>
    8fc6:	2800      	cmp	r0, #0
    8fc8:	d14d      	bne.n	9066 <__aeabi_dadd+0x546>
    8fca:	4659      	mov	r1, fp
    8fcc:	4319      	orrs	r1, r3
    8fce:	d100      	bne.n	8fd2 <__aeabi_dadd+0x4b2>
    8fd0:	e094      	b.n	90fc <__aeabi_dadd+0x5dc>
    8fd2:	1c19      	adds	r1, r3, #0
    8fd4:	465c      	mov	r4, fp
    8fd6:	4666      	mov	r6, ip
    8fd8:	4d60      	ldr	r5, [pc, #384]	; (915c <__aeabi_dadd+0x63c>)
    8fda:	e5ca      	b.n	8b72 <__aeabi_dadd+0x52>
    8fdc:	430c      	orrs	r4, r1
    8fde:	1e61      	subs	r1, r4, #1
    8fe0:	418c      	sbcs	r4, r1
    8fe2:	b2e4      	uxtb	r4, r4
    8fe4:	2100      	movs	r1, #0
    8fe6:	e75b      	b.n	8ea0 <__aeabi_dadd+0x380>
    8fe8:	1c05      	adds	r5, r0, #0
    8fea:	2100      	movs	r1, #0
    8fec:	2400      	movs	r4, #0
    8fee:	e652      	b.n	8c96 <__aeabi_dadd+0x176>
    8ff0:	4d5a      	ldr	r5, [pc, #360]	; (915c <__aeabi_dadd+0x63c>)
    8ff2:	45aa      	cmp	sl, r5
    8ff4:	d054      	beq.n	90a0 <__aeabi_dadd+0x580>
    8ff6:	4255      	negs	r5, r2
    8ff8:	2280      	movs	r2, #128	; 0x80
    8ffa:	0410      	lsls	r0, r2, #16
    8ffc:	4301      	orrs	r1, r0
    8ffe:	2d38      	cmp	r5, #56	; 0x38
    9000:	dd00      	ble.n	9004 <__aeabi_dadd+0x4e4>
    9002:	e081      	b.n	9108 <__aeabi_dadd+0x5e8>
    9004:	2d1f      	cmp	r5, #31
    9006:	dd00      	ble.n	900a <__aeabi_dadd+0x4ea>
    9008:	e092      	b.n	9130 <__aeabi_dadd+0x610>
    900a:	2220      	movs	r2, #32
    900c:	1b50      	subs	r0, r2, r5
    900e:	1c0a      	adds	r2, r1, #0
    9010:	4684      	mov	ip, r0
    9012:	4082      	lsls	r2, r0
    9014:	1c20      	adds	r0, r4, #0
    9016:	40e8      	lsrs	r0, r5
    9018:	4302      	orrs	r2, r0
    901a:	4690      	mov	r8, r2
    901c:	4662      	mov	r2, ip
    901e:	4094      	lsls	r4, r2
    9020:	1e60      	subs	r0, r4, #1
    9022:	4184      	sbcs	r4, r0
    9024:	4642      	mov	r2, r8
    9026:	4314      	orrs	r4, r2
    9028:	40e9      	lsrs	r1, r5
    902a:	445c      	add	r4, fp
    902c:	455c      	cmp	r4, fp
    902e:	4192      	sbcs	r2, r2
    9030:	18cb      	adds	r3, r1, r3
    9032:	4252      	negs	r2, r2
    9034:	1899      	adds	r1, r3, r2
    9036:	4655      	mov	r5, sl
    9038:	e66a      	b.n	8d10 <__aeabi_dadd+0x1f0>
    903a:	4658      	mov	r0, fp
    903c:	4318      	orrs	r0, r3
    903e:	d100      	bne.n	9042 <__aeabi_dadd+0x522>
    9040:	e597      	b.n	8b72 <__aeabi_dadd+0x52>
    9042:	4658      	mov	r0, fp
    9044:	1a27      	subs	r7, r4, r0
    9046:	42bc      	cmp	r4, r7
    9048:	4192      	sbcs	r2, r2
    904a:	1ac8      	subs	r0, r1, r3
    904c:	4252      	negs	r2, r2
    904e:	1a80      	subs	r0, r0, r2
    9050:	0202      	lsls	r2, r0, #8
    9052:	d566      	bpl.n	9122 <__aeabi_dadd+0x602>
    9054:	4658      	mov	r0, fp
    9056:	1b04      	subs	r4, r0, r4
    9058:	45a3      	cmp	fp, r4
    905a:	4192      	sbcs	r2, r2
    905c:	1a59      	subs	r1, r3, r1
    905e:	4252      	negs	r2, r2
    9060:	1a89      	subs	r1, r1, r2
    9062:	4666      	mov	r6, ip
    9064:	e585      	b.n	8b72 <__aeabi_dadd+0x52>
    9066:	4658      	mov	r0, fp
    9068:	4318      	orrs	r0, r3
    906a:	d033      	beq.n	90d4 <__aeabi_dadd+0x5b4>
    906c:	0748      	lsls	r0, r1, #29
    906e:	08e4      	lsrs	r4, r4, #3
    9070:	4304      	orrs	r4, r0
    9072:	2080      	movs	r0, #128	; 0x80
    9074:	08c9      	lsrs	r1, r1, #3
    9076:	0300      	lsls	r0, r0, #12
    9078:	4201      	tst	r1, r0
    907a:	d008      	beq.n	908e <__aeabi_dadd+0x56e>
    907c:	08dd      	lsrs	r5, r3, #3
    907e:	4205      	tst	r5, r0
    9080:	d105      	bne.n	908e <__aeabi_dadd+0x56e>
    9082:	4659      	mov	r1, fp
    9084:	08ca      	lsrs	r2, r1, #3
    9086:	075c      	lsls	r4, r3, #29
    9088:	4314      	orrs	r4, r2
    908a:	1c29      	adds	r1, r5, #0
    908c:	4666      	mov	r6, ip
    908e:	0f63      	lsrs	r3, r4, #29
    9090:	00c9      	lsls	r1, r1, #3
    9092:	4319      	orrs	r1, r3
    9094:	00e4      	lsls	r4, r4, #3
    9096:	4d31      	ldr	r5, [pc, #196]	; (915c <__aeabi_dadd+0x63c>)
    9098:	e56b      	b.n	8b72 <__aeabi_dadd+0x52>
    909a:	4a30      	ldr	r2, [pc, #192]	; (915c <__aeabi_dadd+0x63c>)
    909c:	4592      	cmp	sl, r2
    909e:	d1ae      	bne.n	8ffe <__aeabi_dadd+0x4de>
    90a0:	1c19      	adds	r1, r3, #0
    90a2:	465c      	mov	r4, fp
    90a4:	4655      	mov	r5, sl
    90a6:	e564      	b.n	8b72 <__aeabi_dadd+0x52>
    90a8:	2800      	cmp	r0, #0
    90aa:	d036      	beq.n	911a <__aeabi_dadd+0x5fa>
    90ac:	4658      	mov	r0, fp
    90ae:	4318      	orrs	r0, r3
    90b0:	d010      	beq.n	90d4 <__aeabi_dadd+0x5b4>
    90b2:	2580      	movs	r5, #128	; 0x80
    90b4:	0748      	lsls	r0, r1, #29
    90b6:	08e4      	lsrs	r4, r4, #3
    90b8:	08c9      	lsrs	r1, r1, #3
    90ba:	032d      	lsls	r5, r5, #12
    90bc:	4304      	orrs	r4, r0
    90be:	4229      	tst	r1, r5
    90c0:	d0e5      	beq.n	908e <__aeabi_dadd+0x56e>
    90c2:	08d8      	lsrs	r0, r3, #3
    90c4:	4228      	tst	r0, r5
    90c6:	d1e2      	bne.n	908e <__aeabi_dadd+0x56e>
    90c8:	465d      	mov	r5, fp
    90ca:	08ea      	lsrs	r2, r5, #3
    90cc:	075c      	lsls	r4, r3, #29
    90ce:	4314      	orrs	r4, r2
    90d0:	1c01      	adds	r1, r0, #0
    90d2:	e7dc      	b.n	908e <__aeabi_dadd+0x56e>
    90d4:	4d21      	ldr	r5, [pc, #132]	; (915c <__aeabi_dadd+0x63c>)
    90d6:	e54c      	b.n	8b72 <__aeabi_dadd+0x52>
    90d8:	2300      	movs	r3, #0
    90da:	e753      	b.n	8f84 <__aeabi_dadd+0x464>
    90dc:	1c3d      	adds	r5, r7, #0
    90de:	3d20      	subs	r5, #32
    90e0:	1c0a      	adds	r2, r1, #0
    90e2:	40ea      	lsrs	r2, r5
    90e4:	1c15      	adds	r5, r2, #0
    90e6:	2f20      	cmp	r7, #32
    90e8:	d034      	beq.n	9154 <__aeabi_dadd+0x634>
    90ea:	2640      	movs	r6, #64	; 0x40
    90ec:	1bf7      	subs	r7, r6, r7
    90ee:	40b9      	lsls	r1, r7
    90f0:	430c      	orrs	r4, r1
    90f2:	1e61      	subs	r1, r4, #1
    90f4:	418c      	sbcs	r4, r1
    90f6:	432c      	orrs	r4, r5
    90f8:	2100      	movs	r1, #0
    90fa:	e6d1      	b.n	8ea0 <__aeabi_dadd+0x380>
    90fc:	2180      	movs	r1, #128	; 0x80
    90fe:	2700      	movs	r7, #0
    9100:	03c9      	lsls	r1, r1, #15
    9102:	4d16      	ldr	r5, [pc, #88]	; (915c <__aeabi_dadd+0x63c>)
    9104:	2400      	movs	r4, #0
    9106:	e5c6      	b.n	8c96 <__aeabi_dadd+0x176>
    9108:	430c      	orrs	r4, r1
    910a:	1e61      	subs	r1, r4, #1
    910c:	418c      	sbcs	r4, r1
    910e:	b2e4      	uxtb	r4, r4
    9110:	2100      	movs	r1, #0
    9112:	e78a      	b.n	902a <__aeabi_dadd+0x50a>
    9114:	1c19      	adds	r1, r3, #0
    9116:	465c      	mov	r4, fp
    9118:	e52b      	b.n	8b72 <__aeabi_dadd+0x52>
    911a:	1c19      	adds	r1, r3, #0
    911c:	465c      	mov	r4, fp
    911e:	4d0f      	ldr	r5, [pc, #60]	; (915c <__aeabi_dadd+0x63c>)
    9120:	e527      	b.n	8b72 <__aeabi_dadd+0x52>
    9122:	1c03      	adds	r3, r0, #0
    9124:	433b      	orrs	r3, r7
    9126:	d100      	bne.n	912a <__aeabi_dadd+0x60a>
    9128:	e71c      	b.n	8f64 <__aeabi_dadd+0x444>
    912a:	1c01      	adds	r1, r0, #0
    912c:	1c3c      	adds	r4, r7, #0
    912e:	e520      	b.n	8b72 <__aeabi_dadd+0x52>
    9130:	2020      	movs	r0, #32
    9132:	4240      	negs	r0, r0
    9134:	1940      	adds	r0, r0, r5
    9136:	1c0a      	adds	r2, r1, #0
    9138:	40c2      	lsrs	r2, r0
    913a:	4690      	mov	r8, r2
    913c:	2d20      	cmp	r5, #32
    913e:	d00b      	beq.n	9158 <__aeabi_dadd+0x638>
    9140:	2040      	movs	r0, #64	; 0x40
    9142:	1b45      	subs	r5, r0, r5
    9144:	40a9      	lsls	r1, r5
    9146:	430c      	orrs	r4, r1
    9148:	1e61      	subs	r1, r4, #1
    914a:	418c      	sbcs	r4, r1
    914c:	4645      	mov	r5, r8
    914e:	432c      	orrs	r4, r5
    9150:	2100      	movs	r1, #0
    9152:	e76a      	b.n	902a <__aeabi_dadd+0x50a>
    9154:	2100      	movs	r1, #0
    9156:	e7cb      	b.n	90f0 <__aeabi_dadd+0x5d0>
    9158:	2100      	movs	r1, #0
    915a:	e7f4      	b.n	9146 <__aeabi_dadd+0x626>
    915c:	000007ff 	.word	0x000007ff
    9160:	ff7fffff 	.word	0xff7fffff

00009164 <__aeabi_ddiv>:
    9164:	b5f0      	push	{r4, r5, r6, r7, lr}
    9166:	4656      	mov	r6, sl
    9168:	4644      	mov	r4, r8
    916a:	465f      	mov	r7, fp
    916c:	464d      	mov	r5, r9
    916e:	b4f0      	push	{r4, r5, r6, r7}
    9170:	1c1f      	adds	r7, r3, #0
    9172:	030b      	lsls	r3, r1, #12
    9174:	0b1b      	lsrs	r3, r3, #12
    9176:	4698      	mov	r8, r3
    9178:	004b      	lsls	r3, r1, #1
    917a:	b087      	sub	sp, #28
    917c:	1c04      	adds	r4, r0, #0
    917e:	4681      	mov	r9, r0
    9180:	0d5b      	lsrs	r3, r3, #21
    9182:	0fc8      	lsrs	r0, r1, #31
    9184:	1c16      	adds	r6, r2, #0
    9186:	469a      	mov	sl, r3
    9188:	9000      	str	r0, [sp, #0]
    918a:	2b00      	cmp	r3, #0
    918c:	d051      	beq.n	9232 <__aeabi_ddiv+0xce>
    918e:	4b6a      	ldr	r3, [pc, #424]	; (9338 <__aeabi_ddiv+0x1d4>)
    9190:	459a      	cmp	sl, r3
    9192:	d031      	beq.n	91f8 <__aeabi_ddiv+0x94>
    9194:	2280      	movs	r2, #128	; 0x80
    9196:	4641      	mov	r1, r8
    9198:	0352      	lsls	r2, r2, #13
    919a:	430a      	orrs	r2, r1
    919c:	0f63      	lsrs	r3, r4, #29
    919e:	00d2      	lsls	r2, r2, #3
    91a0:	431a      	orrs	r2, r3
    91a2:	4b66      	ldr	r3, [pc, #408]	; (933c <__aeabi_ddiv+0x1d8>)
    91a4:	4690      	mov	r8, r2
    91a6:	2500      	movs	r5, #0
    91a8:	00e2      	lsls	r2, r4, #3
    91aa:	4691      	mov	r9, r2
    91ac:	449a      	add	sl, r3
    91ae:	2400      	movs	r4, #0
    91b0:	9502      	str	r5, [sp, #8]
    91b2:	033b      	lsls	r3, r7, #12
    91b4:	0b1b      	lsrs	r3, r3, #12
    91b6:	469b      	mov	fp, r3
    91b8:	0ffd      	lsrs	r5, r7, #31
    91ba:	007b      	lsls	r3, r7, #1
    91bc:	1c31      	adds	r1, r6, #0
    91be:	0d5b      	lsrs	r3, r3, #21
    91c0:	9501      	str	r5, [sp, #4]
    91c2:	d060      	beq.n	9286 <__aeabi_ddiv+0x122>
    91c4:	4a5c      	ldr	r2, [pc, #368]	; (9338 <__aeabi_ddiv+0x1d4>)
    91c6:	4293      	cmp	r3, r2
    91c8:	d054      	beq.n	9274 <__aeabi_ddiv+0x110>
    91ca:	2180      	movs	r1, #128	; 0x80
    91cc:	4658      	mov	r0, fp
    91ce:	0349      	lsls	r1, r1, #13
    91d0:	4301      	orrs	r1, r0
    91d2:	0f72      	lsrs	r2, r6, #29
    91d4:	00c9      	lsls	r1, r1, #3
    91d6:	4311      	orrs	r1, r2
    91d8:	4a58      	ldr	r2, [pc, #352]	; (933c <__aeabi_ddiv+0x1d8>)
    91da:	468b      	mov	fp, r1
    91dc:	189b      	adds	r3, r3, r2
    91de:	00f1      	lsls	r1, r6, #3
    91e0:	2000      	movs	r0, #0
    91e2:	9a00      	ldr	r2, [sp, #0]
    91e4:	4304      	orrs	r4, r0
    91e6:	406a      	eors	r2, r5
    91e8:	9203      	str	r2, [sp, #12]
    91ea:	2c0f      	cmp	r4, #15
    91ec:	d900      	bls.n	91f0 <__aeabi_ddiv+0x8c>
    91ee:	e0ad      	b.n	934c <__aeabi_ddiv+0x1e8>
    91f0:	4e53      	ldr	r6, [pc, #332]	; (9340 <__aeabi_ddiv+0x1dc>)
    91f2:	00a4      	lsls	r4, r4, #2
    91f4:	5934      	ldr	r4, [r6, r4]
    91f6:	46a7      	mov	pc, r4
    91f8:	4640      	mov	r0, r8
    91fa:	4304      	orrs	r4, r0
    91fc:	d16e      	bne.n	92dc <__aeabi_ddiv+0x178>
    91fe:	2100      	movs	r1, #0
    9200:	2502      	movs	r5, #2
    9202:	2408      	movs	r4, #8
    9204:	4688      	mov	r8, r1
    9206:	4689      	mov	r9, r1
    9208:	9502      	str	r5, [sp, #8]
    920a:	e7d2      	b.n	91b2 <__aeabi_ddiv+0x4e>
    920c:	9c00      	ldr	r4, [sp, #0]
    920e:	9802      	ldr	r0, [sp, #8]
    9210:	46c3      	mov	fp, r8
    9212:	4649      	mov	r1, r9
    9214:	9401      	str	r4, [sp, #4]
    9216:	2802      	cmp	r0, #2
    9218:	d064      	beq.n	92e4 <__aeabi_ddiv+0x180>
    921a:	2803      	cmp	r0, #3
    921c:	d100      	bne.n	9220 <__aeabi_ddiv+0xbc>
    921e:	e2ab      	b.n	9778 <__aeabi_ddiv+0x614>
    9220:	2801      	cmp	r0, #1
    9222:	d000      	beq.n	9226 <__aeabi_ddiv+0xc2>
    9224:	e238      	b.n	9698 <__aeabi_ddiv+0x534>
    9226:	9a01      	ldr	r2, [sp, #4]
    9228:	2400      	movs	r4, #0
    922a:	4002      	ands	r2, r0
    922c:	2500      	movs	r5, #0
    922e:	46a1      	mov	r9, r4
    9230:	e060      	b.n	92f4 <__aeabi_ddiv+0x190>
    9232:	4643      	mov	r3, r8
    9234:	4323      	orrs	r3, r4
    9236:	d04a      	beq.n	92ce <__aeabi_ddiv+0x16a>
    9238:	4640      	mov	r0, r8
    923a:	2800      	cmp	r0, #0
    923c:	d100      	bne.n	9240 <__aeabi_ddiv+0xdc>
    923e:	e1c0      	b.n	95c2 <__aeabi_ddiv+0x45e>
    9240:	f001 faf0 	bl	a824 <__clzsi2>
    9244:	1e03      	subs	r3, r0, #0
    9246:	2b27      	cmp	r3, #39	; 0x27
    9248:	dd00      	ble.n	924c <__aeabi_ddiv+0xe8>
    924a:	e1b3      	b.n	95b4 <__aeabi_ddiv+0x450>
    924c:	2128      	movs	r1, #40	; 0x28
    924e:	1a0d      	subs	r5, r1, r0
    9250:	1c21      	adds	r1, r4, #0
    9252:	3b08      	subs	r3, #8
    9254:	4642      	mov	r2, r8
    9256:	40e9      	lsrs	r1, r5
    9258:	409a      	lsls	r2, r3
    925a:	1c0d      	adds	r5, r1, #0
    925c:	4315      	orrs	r5, r2
    925e:	1c22      	adds	r2, r4, #0
    9260:	409a      	lsls	r2, r3
    9262:	46a8      	mov	r8, r5
    9264:	4691      	mov	r9, r2
    9266:	4b37      	ldr	r3, [pc, #220]	; (9344 <__aeabi_ddiv+0x1e0>)
    9268:	2500      	movs	r5, #0
    926a:	1a1b      	subs	r3, r3, r0
    926c:	469a      	mov	sl, r3
    926e:	2400      	movs	r4, #0
    9270:	9502      	str	r5, [sp, #8]
    9272:	e79e      	b.n	91b2 <__aeabi_ddiv+0x4e>
    9274:	465a      	mov	r2, fp
    9276:	4316      	orrs	r6, r2
    9278:	2003      	movs	r0, #3
    927a:	2e00      	cmp	r6, #0
    927c:	d1b1      	bne.n	91e2 <__aeabi_ddiv+0x7e>
    927e:	46b3      	mov	fp, r6
    9280:	2100      	movs	r1, #0
    9282:	2002      	movs	r0, #2
    9284:	e7ad      	b.n	91e2 <__aeabi_ddiv+0x7e>
    9286:	465a      	mov	r2, fp
    9288:	4332      	orrs	r2, r6
    928a:	d01b      	beq.n	92c4 <__aeabi_ddiv+0x160>
    928c:	465b      	mov	r3, fp
    928e:	2b00      	cmp	r3, #0
    9290:	d100      	bne.n	9294 <__aeabi_ddiv+0x130>
    9292:	e18a      	b.n	95aa <__aeabi_ddiv+0x446>
    9294:	4658      	mov	r0, fp
    9296:	f001 fac5 	bl	a824 <__clzsi2>
    929a:	2827      	cmp	r0, #39	; 0x27
    929c:	dd00      	ble.n	92a0 <__aeabi_ddiv+0x13c>
    929e:	e17d      	b.n	959c <__aeabi_ddiv+0x438>
    92a0:	2228      	movs	r2, #40	; 0x28
    92a2:	1a17      	subs	r7, r2, r0
    92a4:	1c01      	adds	r1, r0, #0
    92a6:	1c32      	adds	r2, r6, #0
    92a8:	3908      	subs	r1, #8
    92aa:	465b      	mov	r3, fp
    92ac:	40fa      	lsrs	r2, r7
    92ae:	408b      	lsls	r3, r1
    92b0:	1c17      	adds	r7, r2, #0
    92b2:	431f      	orrs	r7, r3
    92b4:	1c33      	adds	r3, r6, #0
    92b6:	408b      	lsls	r3, r1
    92b8:	46bb      	mov	fp, r7
    92ba:	1c19      	adds	r1, r3, #0
    92bc:	4b21      	ldr	r3, [pc, #132]	; (9344 <__aeabi_ddiv+0x1e0>)
    92be:	1a1b      	subs	r3, r3, r0
    92c0:	2000      	movs	r0, #0
    92c2:	e78e      	b.n	91e2 <__aeabi_ddiv+0x7e>
    92c4:	2700      	movs	r7, #0
    92c6:	46bb      	mov	fp, r7
    92c8:	2100      	movs	r1, #0
    92ca:	2001      	movs	r0, #1
    92cc:	e789      	b.n	91e2 <__aeabi_ddiv+0x7e>
    92ce:	2000      	movs	r0, #0
    92d0:	2501      	movs	r5, #1
    92d2:	2404      	movs	r4, #4
    92d4:	4680      	mov	r8, r0
    92d6:	4681      	mov	r9, r0
    92d8:	9502      	str	r5, [sp, #8]
    92da:	e76a      	b.n	91b2 <__aeabi_ddiv+0x4e>
    92dc:	2503      	movs	r5, #3
    92de:	240c      	movs	r4, #12
    92e0:	9502      	str	r5, [sp, #8]
    92e2:	e766      	b.n	91b2 <__aeabi_ddiv+0x4e>
    92e4:	9c01      	ldr	r4, [sp, #4]
    92e6:	9403      	str	r4, [sp, #12]
    92e8:	9d03      	ldr	r5, [sp, #12]
    92ea:	2201      	movs	r2, #1
    92ec:	402a      	ands	r2, r5
    92ee:	2400      	movs	r4, #0
    92f0:	4d11      	ldr	r5, [pc, #68]	; (9338 <__aeabi_ddiv+0x1d4>)
    92f2:	46a1      	mov	r9, r4
    92f4:	2000      	movs	r0, #0
    92f6:	2100      	movs	r1, #0
    92f8:	0324      	lsls	r4, r4, #12
    92fa:	0b26      	lsrs	r6, r4, #12
    92fc:	0d0c      	lsrs	r4, r1, #20
    92fe:	0524      	lsls	r4, r4, #20
    9300:	4b11      	ldr	r3, [pc, #68]	; (9348 <__aeabi_ddiv+0x1e4>)
    9302:	4334      	orrs	r4, r6
    9304:	052d      	lsls	r5, r5, #20
    9306:	4023      	ands	r3, r4
    9308:	432b      	orrs	r3, r5
    930a:	005b      	lsls	r3, r3, #1
    930c:	085b      	lsrs	r3, r3, #1
    930e:	07d2      	lsls	r2, r2, #31
    9310:	1c19      	adds	r1, r3, #0
    9312:	4648      	mov	r0, r9
    9314:	4311      	orrs	r1, r2
    9316:	b007      	add	sp, #28
    9318:	bc3c      	pop	{r2, r3, r4, r5}
    931a:	4690      	mov	r8, r2
    931c:	4699      	mov	r9, r3
    931e:	46a2      	mov	sl, r4
    9320:	46ab      	mov	fp, r5
    9322:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9324:	2200      	movs	r2, #0
    9326:	2480      	movs	r4, #128	; 0x80
    9328:	0324      	lsls	r4, r4, #12
    932a:	4691      	mov	r9, r2
    932c:	4d02      	ldr	r5, [pc, #8]	; (9338 <__aeabi_ddiv+0x1d4>)
    932e:	e7e1      	b.n	92f4 <__aeabi_ddiv+0x190>
    9330:	2400      	movs	r4, #0
    9332:	2500      	movs	r5, #0
    9334:	46a1      	mov	r9, r4
    9336:	e7dd      	b.n	92f4 <__aeabi_ddiv+0x190>
    9338:	000007ff 	.word	0x000007ff
    933c:	fffffc01 	.word	0xfffffc01
    9340:	0000c75c 	.word	0x0000c75c
    9344:	fffffc0d 	.word	0xfffffc0d
    9348:	800fffff 	.word	0x800fffff
    934c:	4655      	mov	r5, sl
    934e:	1aed      	subs	r5, r5, r3
    9350:	9504      	str	r5, [sp, #16]
    9352:	45d8      	cmp	r8, fp
    9354:	d900      	bls.n	9358 <__aeabi_ddiv+0x1f4>
    9356:	e153      	b.n	9600 <__aeabi_ddiv+0x49c>
    9358:	d100      	bne.n	935c <__aeabi_ddiv+0x1f8>
    935a:	e14e      	b.n	95fa <__aeabi_ddiv+0x496>
    935c:	9c04      	ldr	r4, [sp, #16]
    935e:	2500      	movs	r5, #0
    9360:	3c01      	subs	r4, #1
    9362:	464e      	mov	r6, r9
    9364:	9404      	str	r4, [sp, #16]
    9366:	4647      	mov	r7, r8
    9368:	46a9      	mov	r9, r5
    936a:	4658      	mov	r0, fp
    936c:	0203      	lsls	r3, r0, #8
    936e:	0e0c      	lsrs	r4, r1, #24
    9370:	431c      	orrs	r4, r3
    9372:	0209      	lsls	r1, r1, #8
    9374:	0c25      	lsrs	r5, r4, #16
    9376:	0423      	lsls	r3, r4, #16
    9378:	0c1b      	lsrs	r3, r3, #16
    937a:	9100      	str	r1, [sp, #0]
    937c:	1c38      	adds	r0, r7, #0
    937e:	1c29      	adds	r1, r5, #0
    9380:	9301      	str	r3, [sp, #4]
    9382:	f7fe ff99 	bl	82b8 <__aeabi_uidiv>
    9386:	9901      	ldr	r1, [sp, #4]
    9388:	4683      	mov	fp, r0
    938a:	4341      	muls	r1, r0
    938c:	1c38      	adds	r0, r7, #0
    938e:	468a      	mov	sl, r1
    9390:	1c29      	adds	r1, r5, #0
    9392:	f7fe ffd5 	bl	8340 <__aeabi_uidivmod>
    9396:	0c33      	lsrs	r3, r6, #16
    9398:	0409      	lsls	r1, r1, #16
    939a:	4319      	orrs	r1, r3
    939c:	458a      	cmp	sl, r1
    939e:	d90c      	bls.n	93ba <__aeabi_ddiv+0x256>
    93a0:	465b      	mov	r3, fp
    93a2:	1909      	adds	r1, r1, r4
    93a4:	3b01      	subs	r3, #1
    93a6:	428c      	cmp	r4, r1
    93a8:	d900      	bls.n	93ac <__aeabi_ddiv+0x248>
    93aa:	e147      	b.n	963c <__aeabi_ddiv+0x4d8>
    93ac:	458a      	cmp	sl, r1
    93ae:	d800      	bhi.n	93b2 <__aeabi_ddiv+0x24e>
    93b0:	e144      	b.n	963c <__aeabi_ddiv+0x4d8>
    93b2:	2202      	movs	r2, #2
    93b4:	4252      	negs	r2, r2
    93b6:	4493      	add	fp, r2
    93b8:	1909      	adds	r1, r1, r4
    93ba:	4653      	mov	r3, sl
    93bc:	1acb      	subs	r3, r1, r3
    93be:	1c18      	adds	r0, r3, #0
    93c0:	1c29      	adds	r1, r5, #0
    93c2:	4698      	mov	r8, r3
    93c4:	f7fe ff78 	bl	82b8 <__aeabi_uidiv>
    93c8:	1c07      	adds	r7, r0, #0
    93ca:	9801      	ldr	r0, [sp, #4]
    93cc:	1c29      	adds	r1, r5, #0
    93ce:	4378      	muls	r0, r7
    93d0:	4682      	mov	sl, r0
    93d2:	4640      	mov	r0, r8
    93d4:	f7fe ffb4 	bl	8340 <__aeabi_uidivmod>
    93d8:	0436      	lsls	r6, r6, #16
    93da:	040b      	lsls	r3, r1, #16
    93dc:	0c36      	lsrs	r6, r6, #16
    93de:	4333      	orrs	r3, r6
    93e0:	459a      	cmp	sl, r3
    93e2:	d909      	bls.n	93f8 <__aeabi_ddiv+0x294>
    93e4:	191b      	adds	r3, r3, r4
    93e6:	1e7a      	subs	r2, r7, #1
    93e8:	429c      	cmp	r4, r3
    93ea:	d900      	bls.n	93ee <__aeabi_ddiv+0x28a>
    93ec:	e124      	b.n	9638 <__aeabi_ddiv+0x4d4>
    93ee:	459a      	cmp	sl, r3
    93f0:	d800      	bhi.n	93f4 <__aeabi_ddiv+0x290>
    93f2:	e121      	b.n	9638 <__aeabi_ddiv+0x4d4>
    93f4:	3f02      	subs	r7, #2
    93f6:	191b      	adds	r3, r3, r4
    93f8:	465e      	mov	r6, fp
    93fa:	0432      	lsls	r2, r6, #16
    93fc:	4317      	orrs	r7, r2
    93fe:	0c38      	lsrs	r0, r7, #16
    9400:	46bb      	mov	fp, r7
    9402:	9e00      	ldr	r6, [sp, #0]
    9404:	9f00      	ldr	r7, [sp, #0]
    9406:	4651      	mov	r1, sl
    9408:	0c3f      	lsrs	r7, r7, #16
    940a:	0432      	lsls	r2, r6, #16
    940c:	1a5b      	subs	r3, r3, r1
    940e:	4659      	mov	r1, fp
    9410:	46ba      	mov	sl, r7
    9412:	0c12      	lsrs	r2, r2, #16
    9414:	040f      	lsls	r7, r1, #16
    9416:	0c3f      	lsrs	r7, r7, #16
    9418:	4690      	mov	r8, r2
    941a:	4651      	mov	r1, sl
    941c:	437a      	muls	r2, r7
    941e:	434f      	muls	r7, r1
    9420:	4641      	mov	r1, r8
    9422:	4341      	muls	r1, r0
    9424:	4656      	mov	r6, sl
    9426:	4370      	muls	r0, r6
    9428:	19cf      	adds	r7, r1, r7
    942a:	0c16      	lsrs	r6, r2, #16
    942c:	19be      	adds	r6, r7, r6
    942e:	42b1      	cmp	r1, r6
    9430:	d902      	bls.n	9438 <__aeabi_ddiv+0x2d4>
    9432:	2780      	movs	r7, #128	; 0x80
    9434:	027f      	lsls	r7, r7, #9
    9436:	19c0      	adds	r0, r0, r7
    9438:	0c31      	lsrs	r1, r6, #16
    943a:	0412      	lsls	r2, r2, #16
    943c:	0436      	lsls	r6, r6, #16
    943e:	0c12      	lsrs	r2, r2, #16
    9440:	1840      	adds	r0, r0, r1
    9442:	18b6      	adds	r6, r6, r2
    9444:	4283      	cmp	r3, r0
    9446:	d200      	bcs.n	944a <__aeabi_ddiv+0x2e6>
    9448:	e0c4      	b.n	95d4 <__aeabi_ddiv+0x470>
    944a:	d100      	bne.n	944e <__aeabi_ddiv+0x2ea>
    944c:	e0be      	b.n	95cc <__aeabi_ddiv+0x468>
    944e:	1a19      	subs	r1, r3, r0
    9450:	4648      	mov	r0, r9
    9452:	1b86      	subs	r6, r0, r6
    9454:	45b1      	cmp	r9, r6
    9456:	41bf      	sbcs	r7, r7
    9458:	427f      	negs	r7, r7
    945a:	1bcf      	subs	r7, r1, r7
    945c:	42a7      	cmp	r7, r4
    945e:	d100      	bne.n	9462 <__aeabi_ddiv+0x2fe>
    9460:	e113      	b.n	968a <__aeabi_ddiv+0x526>
    9462:	1c29      	adds	r1, r5, #0
    9464:	1c38      	adds	r0, r7, #0
    9466:	f7fe ff27 	bl	82b8 <__aeabi_uidiv>
    946a:	9901      	ldr	r1, [sp, #4]
    946c:	9002      	str	r0, [sp, #8]
    946e:	4341      	muls	r1, r0
    9470:	1c38      	adds	r0, r7, #0
    9472:	4689      	mov	r9, r1
    9474:	1c29      	adds	r1, r5, #0
    9476:	f7fe ff63 	bl	8340 <__aeabi_uidivmod>
    947a:	0c33      	lsrs	r3, r6, #16
    947c:	0409      	lsls	r1, r1, #16
    947e:	4319      	orrs	r1, r3
    9480:	4589      	cmp	r9, r1
    9482:	d90c      	bls.n	949e <__aeabi_ddiv+0x33a>
    9484:	9b02      	ldr	r3, [sp, #8]
    9486:	1909      	adds	r1, r1, r4
    9488:	3b01      	subs	r3, #1
    948a:	428c      	cmp	r4, r1
    948c:	d900      	bls.n	9490 <__aeabi_ddiv+0x32c>
    948e:	e0ff      	b.n	9690 <__aeabi_ddiv+0x52c>
    9490:	4589      	cmp	r9, r1
    9492:	d800      	bhi.n	9496 <__aeabi_ddiv+0x332>
    9494:	e0fc      	b.n	9690 <__aeabi_ddiv+0x52c>
    9496:	9f02      	ldr	r7, [sp, #8]
    9498:	1909      	adds	r1, r1, r4
    949a:	3f02      	subs	r7, #2
    949c:	9702      	str	r7, [sp, #8]
    949e:	464f      	mov	r7, r9
    94a0:	1bcf      	subs	r7, r1, r7
    94a2:	1c38      	adds	r0, r7, #0
    94a4:	1c29      	adds	r1, r5, #0
    94a6:	9705      	str	r7, [sp, #20]
    94a8:	f7fe ff06 	bl	82b8 <__aeabi_uidiv>
    94ac:	1c07      	adds	r7, r0, #0
    94ae:	9801      	ldr	r0, [sp, #4]
    94b0:	1c29      	adds	r1, r5, #0
    94b2:	4378      	muls	r0, r7
    94b4:	4681      	mov	r9, r0
    94b6:	9805      	ldr	r0, [sp, #20]
    94b8:	f7fe ff42 	bl	8340 <__aeabi_uidivmod>
    94bc:	0436      	lsls	r6, r6, #16
    94be:	0409      	lsls	r1, r1, #16
    94c0:	0c36      	lsrs	r6, r6, #16
    94c2:	430e      	orrs	r6, r1
    94c4:	45b1      	cmp	r9, r6
    94c6:	d909      	bls.n	94dc <__aeabi_ddiv+0x378>
    94c8:	1936      	adds	r6, r6, r4
    94ca:	1e7b      	subs	r3, r7, #1
    94cc:	42b4      	cmp	r4, r6
    94ce:	d900      	bls.n	94d2 <__aeabi_ddiv+0x36e>
    94d0:	e0e0      	b.n	9694 <__aeabi_ddiv+0x530>
    94d2:	45b1      	cmp	r9, r6
    94d4:	d800      	bhi.n	94d8 <__aeabi_ddiv+0x374>
    94d6:	e0dd      	b.n	9694 <__aeabi_ddiv+0x530>
    94d8:	3f02      	subs	r7, #2
    94da:	1936      	adds	r6, r6, r4
    94dc:	9d02      	ldr	r5, [sp, #8]
    94de:	4649      	mov	r1, r9
    94e0:	1a76      	subs	r6, r6, r1
    94e2:	0429      	lsls	r1, r5, #16
    94e4:	4339      	orrs	r1, r7
    94e6:	040b      	lsls	r3, r1, #16
    94e8:	4657      	mov	r7, sl
    94ea:	0c0a      	lsrs	r2, r1, #16
    94ec:	0c1b      	lsrs	r3, r3, #16
    94ee:	4640      	mov	r0, r8
    94f0:	4645      	mov	r5, r8
    94f2:	4358      	muls	r0, r3
    94f4:	4355      	muls	r5, r2
    94f6:	437b      	muls	r3, r7
    94f8:	437a      	muls	r2, r7
    94fa:	18eb      	adds	r3, r5, r3
    94fc:	0c07      	lsrs	r7, r0, #16
    94fe:	19db      	adds	r3, r3, r7
    9500:	429d      	cmp	r5, r3
    9502:	d902      	bls.n	950a <__aeabi_ddiv+0x3a6>
    9504:	2580      	movs	r5, #128	; 0x80
    9506:	026d      	lsls	r5, r5, #9
    9508:	1952      	adds	r2, r2, r5
    950a:	0c1d      	lsrs	r5, r3, #16
    950c:	0400      	lsls	r0, r0, #16
    950e:	041b      	lsls	r3, r3, #16
    9510:	0c00      	lsrs	r0, r0, #16
    9512:	1952      	adds	r2, r2, r5
    9514:	181b      	adds	r3, r3, r0
    9516:	4296      	cmp	r6, r2
    9518:	d335      	bcc.n	9586 <__aeabi_ddiv+0x422>
    951a:	d100      	bne.n	951e <__aeabi_ddiv+0x3ba>
    951c:	e0fc      	b.n	9718 <__aeabi_ddiv+0x5b4>
    951e:	2301      	movs	r3, #1
    9520:	4319      	orrs	r1, r3
    9522:	9e04      	ldr	r6, [sp, #16]
    9524:	4f99      	ldr	r7, [pc, #612]	; (978c <__aeabi_ddiv+0x628>)
    9526:	19f5      	adds	r5, r6, r7
    9528:	2d00      	cmp	r5, #0
    952a:	dc00      	bgt.n	952e <__aeabi_ddiv+0x3ca>
    952c:	e0a1      	b.n	9672 <__aeabi_ddiv+0x50e>
    952e:	0748      	lsls	r0, r1, #29
    9530:	d009      	beq.n	9546 <__aeabi_ddiv+0x3e2>
    9532:	230f      	movs	r3, #15
    9534:	400b      	ands	r3, r1
    9536:	2b04      	cmp	r3, #4
    9538:	d005      	beq.n	9546 <__aeabi_ddiv+0x3e2>
    953a:	1d0b      	adds	r3, r1, #4
    953c:	428b      	cmp	r3, r1
    953e:	4189      	sbcs	r1, r1
    9540:	4249      	negs	r1, r1
    9542:	448b      	add	fp, r1
    9544:	1c19      	adds	r1, r3, #0
    9546:	465a      	mov	r2, fp
    9548:	01d2      	lsls	r2, r2, #7
    954a:	d507      	bpl.n	955c <__aeabi_ddiv+0x3f8>
    954c:	4b90      	ldr	r3, [pc, #576]	; (9790 <__aeabi_ddiv+0x62c>)
    954e:	465c      	mov	r4, fp
    9550:	9e04      	ldr	r6, [sp, #16]
    9552:	2780      	movs	r7, #128	; 0x80
    9554:	401c      	ands	r4, r3
    9556:	00ff      	lsls	r7, r7, #3
    9558:	46a3      	mov	fp, r4
    955a:	19f5      	adds	r5, r6, r7
    955c:	4b8d      	ldr	r3, [pc, #564]	; (9794 <__aeabi_ddiv+0x630>)
    955e:	429d      	cmp	r5, r3
    9560:	dd7a      	ble.n	9658 <__aeabi_ddiv+0x4f4>
    9562:	9c03      	ldr	r4, [sp, #12]
    9564:	2201      	movs	r2, #1
    9566:	4022      	ands	r2, r4
    9568:	2400      	movs	r4, #0
    956a:	4d8b      	ldr	r5, [pc, #556]	; (9798 <__aeabi_ddiv+0x634>)
    956c:	46a1      	mov	r9, r4
    956e:	e6c1      	b.n	92f4 <__aeabi_ddiv+0x190>
    9570:	2480      	movs	r4, #128	; 0x80
    9572:	0324      	lsls	r4, r4, #12
    9574:	4647      	mov	r7, r8
    9576:	4227      	tst	r7, r4
    9578:	d14c      	bne.n	9614 <__aeabi_ddiv+0x4b0>
    957a:	433c      	orrs	r4, r7
    957c:	0324      	lsls	r4, r4, #12
    957e:	0b24      	lsrs	r4, r4, #12
    9580:	9a00      	ldr	r2, [sp, #0]
    9582:	4d85      	ldr	r5, [pc, #532]	; (9798 <__aeabi_ddiv+0x634>)
    9584:	e6b6      	b.n	92f4 <__aeabi_ddiv+0x190>
    9586:	1936      	adds	r6, r6, r4
    9588:	1e48      	subs	r0, r1, #1
    958a:	42b4      	cmp	r4, r6
    958c:	d95e      	bls.n	964c <__aeabi_ddiv+0x4e8>
    958e:	1c01      	adds	r1, r0, #0
    9590:	4296      	cmp	r6, r2
    9592:	d1c4      	bne.n	951e <__aeabi_ddiv+0x3ba>
    9594:	9e00      	ldr	r6, [sp, #0]
    9596:	429e      	cmp	r6, r3
    9598:	d1c1      	bne.n	951e <__aeabi_ddiv+0x3ba>
    959a:	e7c2      	b.n	9522 <__aeabi_ddiv+0x3be>
    959c:	1c03      	adds	r3, r0, #0
    959e:	3b28      	subs	r3, #40	; 0x28
    95a0:	1c31      	adds	r1, r6, #0
    95a2:	4099      	lsls	r1, r3
    95a4:	468b      	mov	fp, r1
    95a6:	2100      	movs	r1, #0
    95a8:	e688      	b.n	92bc <__aeabi_ddiv+0x158>
    95aa:	1c30      	adds	r0, r6, #0
    95ac:	f001 f93a 	bl	a824 <__clzsi2>
    95b0:	3020      	adds	r0, #32
    95b2:	e672      	b.n	929a <__aeabi_ddiv+0x136>
    95b4:	3b28      	subs	r3, #40	; 0x28
    95b6:	1c21      	adds	r1, r4, #0
    95b8:	4099      	lsls	r1, r3
    95ba:	2200      	movs	r2, #0
    95bc:	4688      	mov	r8, r1
    95be:	4691      	mov	r9, r2
    95c0:	e651      	b.n	9266 <__aeabi_ddiv+0x102>
    95c2:	1c20      	adds	r0, r4, #0
    95c4:	f001 f92e 	bl	a824 <__clzsi2>
    95c8:	3020      	adds	r0, #32
    95ca:	e63b      	b.n	9244 <__aeabi_ddiv+0xe0>
    95cc:	2100      	movs	r1, #0
    95ce:	45b1      	cmp	r9, r6
    95d0:	d300      	bcc.n	95d4 <__aeabi_ddiv+0x470>
    95d2:	e73d      	b.n	9450 <__aeabi_ddiv+0x2ec>
    95d4:	9f00      	ldr	r7, [sp, #0]
    95d6:	465a      	mov	r2, fp
    95d8:	44b9      	add	r9, r7
    95da:	45b9      	cmp	r9, r7
    95dc:	41bf      	sbcs	r7, r7
    95de:	427f      	negs	r7, r7
    95e0:	193f      	adds	r7, r7, r4
    95e2:	18fb      	adds	r3, r7, r3
    95e4:	3a01      	subs	r2, #1
    95e6:	429c      	cmp	r4, r3
    95e8:	d21e      	bcs.n	9628 <__aeabi_ddiv+0x4c4>
    95ea:	4298      	cmp	r0, r3
    95ec:	d900      	bls.n	95f0 <__aeabi_ddiv+0x48c>
    95ee:	e07e      	b.n	96ee <__aeabi_ddiv+0x58a>
    95f0:	d100      	bne.n	95f4 <__aeabi_ddiv+0x490>
    95f2:	e0b5      	b.n	9760 <__aeabi_ddiv+0x5fc>
    95f4:	1a19      	subs	r1, r3, r0
    95f6:	4693      	mov	fp, r2
    95f8:	e72a      	b.n	9450 <__aeabi_ddiv+0x2ec>
    95fa:	4589      	cmp	r9, r1
    95fc:	d800      	bhi.n	9600 <__aeabi_ddiv+0x49c>
    95fe:	e6ad      	b.n	935c <__aeabi_ddiv+0x1f8>
    9600:	4648      	mov	r0, r9
    9602:	4646      	mov	r6, r8
    9604:	4642      	mov	r2, r8
    9606:	0877      	lsrs	r7, r6, #1
    9608:	07d3      	lsls	r3, r2, #31
    960a:	0846      	lsrs	r6, r0, #1
    960c:	07c0      	lsls	r0, r0, #31
    960e:	431e      	orrs	r6, r3
    9610:	4681      	mov	r9, r0
    9612:	e6aa      	b.n	936a <__aeabi_ddiv+0x206>
    9614:	4658      	mov	r0, fp
    9616:	4220      	tst	r0, r4
    9618:	d112      	bne.n	9640 <__aeabi_ddiv+0x4dc>
    961a:	4304      	orrs	r4, r0
    961c:	0324      	lsls	r4, r4, #12
    961e:	1c2a      	adds	r2, r5, #0
    9620:	0b24      	lsrs	r4, r4, #12
    9622:	4689      	mov	r9, r1
    9624:	4d5c      	ldr	r5, [pc, #368]	; (9798 <__aeabi_ddiv+0x634>)
    9626:	e665      	b.n	92f4 <__aeabi_ddiv+0x190>
    9628:	42a3      	cmp	r3, r4
    962a:	d1e3      	bne.n	95f4 <__aeabi_ddiv+0x490>
    962c:	9f00      	ldr	r7, [sp, #0]
    962e:	454f      	cmp	r7, r9
    9630:	d9db      	bls.n	95ea <__aeabi_ddiv+0x486>
    9632:	1a21      	subs	r1, r4, r0
    9634:	4693      	mov	fp, r2
    9636:	e70b      	b.n	9450 <__aeabi_ddiv+0x2ec>
    9638:	1c17      	adds	r7, r2, #0
    963a:	e6dd      	b.n	93f8 <__aeabi_ddiv+0x294>
    963c:	469b      	mov	fp, r3
    963e:	e6bc      	b.n	93ba <__aeabi_ddiv+0x256>
    9640:	433c      	orrs	r4, r7
    9642:	0324      	lsls	r4, r4, #12
    9644:	0b24      	lsrs	r4, r4, #12
    9646:	9a00      	ldr	r2, [sp, #0]
    9648:	4d53      	ldr	r5, [pc, #332]	; (9798 <__aeabi_ddiv+0x634>)
    964a:	e653      	b.n	92f4 <__aeabi_ddiv+0x190>
    964c:	42b2      	cmp	r2, r6
    964e:	d859      	bhi.n	9704 <__aeabi_ddiv+0x5a0>
    9650:	d100      	bne.n	9654 <__aeabi_ddiv+0x4f0>
    9652:	e08a      	b.n	976a <__aeabi_ddiv+0x606>
    9654:	1c01      	adds	r1, r0, #0
    9656:	e762      	b.n	951e <__aeabi_ddiv+0x3ba>
    9658:	465f      	mov	r7, fp
    965a:	08c9      	lsrs	r1, r1, #3
    965c:	077b      	lsls	r3, r7, #29
    965e:	9e03      	ldr	r6, [sp, #12]
    9660:	430b      	orrs	r3, r1
    9662:	027c      	lsls	r4, r7, #9
    9664:	056d      	lsls	r5, r5, #21
    9666:	2201      	movs	r2, #1
    9668:	4699      	mov	r9, r3
    966a:	0b24      	lsrs	r4, r4, #12
    966c:	0d6d      	lsrs	r5, r5, #21
    966e:	4032      	ands	r2, r6
    9670:	e640      	b.n	92f4 <__aeabi_ddiv+0x190>
    9672:	4b4a      	ldr	r3, [pc, #296]	; (979c <__aeabi_ddiv+0x638>)
    9674:	9f04      	ldr	r7, [sp, #16]
    9676:	1bdb      	subs	r3, r3, r7
    9678:	2b38      	cmp	r3, #56	; 0x38
    967a:	dd10      	ble.n	969e <__aeabi_ddiv+0x53a>
    967c:	9c03      	ldr	r4, [sp, #12]
    967e:	2201      	movs	r2, #1
    9680:	4022      	ands	r2, r4
    9682:	2400      	movs	r4, #0
    9684:	2500      	movs	r5, #0
    9686:	46a1      	mov	r9, r4
    9688:	e634      	b.n	92f4 <__aeabi_ddiv+0x190>
    968a:	2101      	movs	r1, #1
    968c:	4249      	negs	r1, r1
    968e:	e748      	b.n	9522 <__aeabi_ddiv+0x3be>
    9690:	9302      	str	r3, [sp, #8]
    9692:	e704      	b.n	949e <__aeabi_ddiv+0x33a>
    9694:	1c1f      	adds	r7, r3, #0
    9696:	e721      	b.n	94dc <__aeabi_ddiv+0x378>
    9698:	9c01      	ldr	r4, [sp, #4]
    969a:	9403      	str	r4, [sp, #12]
    969c:	e741      	b.n	9522 <__aeabi_ddiv+0x3be>
    969e:	2b1f      	cmp	r3, #31
    96a0:	dc40      	bgt.n	9724 <__aeabi_ddiv+0x5c0>
    96a2:	483f      	ldr	r0, [pc, #252]	; (97a0 <__aeabi_ddiv+0x63c>)
    96a4:	9f04      	ldr	r7, [sp, #16]
    96a6:	1c0c      	adds	r4, r1, #0
    96a8:	183a      	adds	r2, r7, r0
    96aa:	4658      	mov	r0, fp
    96ac:	4091      	lsls	r1, r2
    96ae:	40dc      	lsrs	r4, r3
    96b0:	4090      	lsls	r0, r2
    96b2:	4320      	orrs	r0, r4
    96b4:	1c0a      	adds	r2, r1, #0
    96b6:	1e51      	subs	r1, r2, #1
    96b8:	418a      	sbcs	r2, r1
    96ba:	1c01      	adds	r1, r0, #0
    96bc:	4311      	orrs	r1, r2
    96be:	465a      	mov	r2, fp
    96c0:	40da      	lsrs	r2, r3
    96c2:	1c13      	adds	r3, r2, #0
    96c4:	0748      	lsls	r0, r1, #29
    96c6:	d009      	beq.n	96dc <__aeabi_ddiv+0x578>
    96c8:	220f      	movs	r2, #15
    96ca:	400a      	ands	r2, r1
    96cc:	2a04      	cmp	r2, #4
    96ce:	d005      	beq.n	96dc <__aeabi_ddiv+0x578>
    96d0:	1d0a      	adds	r2, r1, #4
    96d2:	428a      	cmp	r2, r1
    96d4:	4189      	sbcs	r1, r1
    96d6:	4249      	negs	r1, r1
    96d8:	185b      	adds	r3, r3, r1
    96da:	1c11      	adds	r1, r2, #0
    96dc:	021a      	lsls	r2, r3, #8
    96de:	d534      	bpl.n	974a <__aeabi_ddiv+0x5e6>
    96e0:	9c03      	ldr	r4, [sp, #12]
    96e2:	2201      	movs	r2, #1
    96e4:	4022      	ands	r2, r4
    96e6:	2400      	movs	r4, #0
    96e8:	2501      	movs	r5, #1
    96ea:	46a1      	mov	r9, r4
    96ec:	e602      	b.n	92f4 <__aeabi_ddiv+0x190>
    96ee:	9f00      	ldr	r7, [sp, #0]
    96f0:	2102      	movs	r1, #2
    96f2:	4249      	negs	r1, r1
    96f4:	44b9      	add	r9, r7
    96f6:	448b      	add	fp, r1
    96f8:	45b9      	cmp	r9, r7
    96fa:	4189      	sbcs	r1, r1
    96fc:	4249      	negs	r1, r1
    96fe:	1909      	adds	r1, r1, r4
    9700:	18cb      	adds	r3, r1, r3
    9702:	e6a4      	b.n	944e <__aeabi_ddiv+0x2ea>
    9704:	9d00      	ldr	r5, [sp, #0]
    9706:	1e88      	subs	r0, r1, #2
    9708:	0069      	lsls	r1, r5, #1
    970a:	42a9      	cmp	r1, r5
    970c:	41ad      	sbcs	r5, r5
    970e:	426d      	negs	r5, r5
    9710:	192c      	adds	r4, r5, r4
    9712:	1936      	adds	r6, r6, r4
    9714:	9100      	str	r1, [sp, #0]
    9716:	e73a      	b.n	958e <__aeabi_ddiv+0x42a>
    9718:	2b00      	cmp	r3, #0
    971a:	d000      	beq.n	971e <__aeabi_ddiv+0x5ba>
    971c:	e733      	b.n	9586 <__aeabi_ddiv+0x422>
    971e:	2400      	movs	r4, #0
    9720:	9400      	str	r4, [sp, #0]
    9722:	e737      	b.n	9594 <__aeabi_ddiv+0x430>
    9724:	4a1f      	ldr	r2, [pc, #124]	; (97a4 <__aeabi_ddiv+0x640>)
    9726:	9c04      	ldr	r4, [sp, #16]
    9728:	465d      	mov	r5, fp
    972a:	1b12      	subs	r2, r2, r4
    972c:	40d5      	lsrs	r5, r2
    972e:	1c2a      	adds	r2, r5, #0
    9730:	2b20      	cmp	r3, #32
    9732:	d01f      	beq.n	9774 <__aeabi_ddiv+0x610>
    9734:	4e1c      	ldr	r6, [pc, #112]	; (97a8 <__aeabi_ddiv+0x644>)
    9736:	465f      	mov	r7, fp
    9738:	19a3      	adds	r3, r4, r6
    973a:	409f      	lsls	r7, r3
    973c:	1c3b      	adds	r3, r7, #0
    973e:	4319      	orrs	r1, r3
    9740:	1e4b      	subs	r3, r1, #1
    9742:	4199      	sbcs	r1, r3
    9744:	4311      	orrs	r1, r2
    9746:	2300      	movs	r3, #0
    9748:	e7bc      	b.n	96c4 <__aeabi_ddiv+0x560>
    974a:	075a      	lsls	r2, r3, #29
    974c:	08c9      	lsrs	r1, r1, #3
    974e:	430a      	orrs	r2, r1
    9750:	9f03      	ldr	r7, [sp, #12]
    9752:	4691      	mov	r9, r2
    9754:	025b      	lsls	r3, r3, #9
    9756:	2201      	movs	r2, #1
    9758:	0b1c      	lsrs	r4, r3, #12
    975a:	403a      	ands	r2, r7
    975c:	2500      	movs	r5, #0
    975e:	e5c9      	b.n	92f4 <__aeabi_ddiv+0x190>
    9760:	454e      	cmp	r6, r9
    9762:	d8c4      	bhi.n	96ee <__aeabi_ddiv+0x58a>
    9764:	4693      	mov	fp, r2
    9766:	2100      	movs	r1, #0
    9768:	e672      	b.n	9450 <__aeabi_ddiv+0x2ec>
    976a:	9f00      	ldr	r7, [sp, #0]
    976c:	429f      	cmp	r7, r3
    976e:	d3c9      	bcc.n	9704 <__aeabi_ddiv+0x5a0>
    9770:	1c01      	adds	r1, r0, #0
    9772:	e70f      	b.n	9594 <__aeabi_ddiv+0x430>
    9774:	2300      	movs	r3, #0
    9776:	e7e2      	b.n	973e <__aeabi_ddiv+0x5da>
    9778:	2480      	movs	r4, #128	; 0x80
    977a:	0324      	lsls	r4, r4, #12
    977c:	465f      	mov	r7, fp
    977e:	433c      	orrs	r4, r7
    9780:	0324      	lsls	r4, r4, #12
    9782:	0b24      	lsrs	r4, r4, #12
    9784:	9a01      	ldr	r2, [sp, #4]
    9786:	4689      	mov	r9, r1
    9788:	4d03      	ldr	r5, [pc, #12]	; (9798 <__aeabi_ddiv+0x634>)
    978a:	e5b3      	b.n	92f4 <__aeabi_ddiv+0x190>
    978c:	000003ff 	.word	0x000003ff
    9790:	feffffff 	.word	0xfeffffff
    9794:	000007fe 	.word	0x000007fe
    9798:	000007ff 	.word	0x000007ff
    979c:	fffffc02 	.word	0xfffffc02
    97a0:	0000041e 	.word	0x0000041e
    97a4:	fffffbe2 	.word	0xfffffbe2
    97a8:	0000043e 	.word	0x0000043e

000097ac <__eqdf2>:
    97ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    97ae:	465f      	mov	r7, fp
    97b0:	4656      	mov	r6, sl
    97b2:	464d      	mov	r5, r9
    97b4:	4644      	mov	r4, r8
    97b6:	b4f0      	push	{r4, r5, r6, r7}
    97b8:	1c0d      	adds	r5, r1, #0
    97ba:	1c04      	adds	r4, r0, #0
    97bc:	4680      	mov	r8, r0
    97be:	0fe8      	lsrs	r0, r5, #31
    97c0:	4681      	mov	r9, r0
    97c2:	0318      	lsls	r0, r3, #12
    97c4:	030f      	lsls	r7, r1, #12
    97c6:	0b00      	lsrs	r0, r0, #12
    97c8:	0b3f      	lsrs	r7, r7, #12
    97ca:	b083      	sub	sp, #12
    97cc:	4684      	mov	ip, r0
    97ce:	481b      	ldr	r0, [pc, #108]	; (983c <__eqdf2+0x90>)
    97d0:	9700      	str	r7, [sp, #0]
    97d2:	0049      	lsls	r1, r1, #1
    97d4:	005e      	lsls	r6, r3, #1
    97d6:	0fdf      	lsrs	r7, r3, #31
    97d8:	0d49      	lsrs	r1, r1, #21
    97da:	4692      	mov	sl, r2
    97dc:	0d76      	lsrs	r6, r6, #21
    97de:	46bb      	mov	fp, r7
    97e0:	4281      	cmp	r1, r0
    97e2:	d00c      	beq.n	97fe <__eqdf2+0x52>
    97e4:	4815      	ldr	r0, [pc, #84]	; (983c <__eqdf2+0x90>)
    97e6:	4286      	cmp	r6, r0
    97e8:	d010      	beq.n	980c <__eqdf2+0x60>
    97ea:	2001      	movs	r0, #1
    97ec:	42b1      	cmp	r1, r6
    97ee:	d015      	beq.n	981c <__eqdf2+0x70>
    97f0:	b003      	add	sp, #12
    97f2:	bc3c      	pop	{r2, r3, r4, r5}
    97f4:	4690      	mov	r8, r2
    97f6:	4699      	mov	r9, r3
    97f8:	46a2      	mov	sl, r4
    97fa:	46ab      	mov	fp, r5
    97fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    97fe:	9f00      	ldr	r7, [sp, #0]
    9800:	2001      	movs	r0, #1
    9802:	4327      	orrs	r7, r4
    9804:	d1f4      	bne.n	97f0 <__eqdf2+0x44>
    9806:	480d      	ldr	r0, [pc, #52]	; (983c <__eqdf2+0x90>)
    9808:	4286      	cmp	r6, r0
    980a:	d1ee      	bne.n	97ea <__eqdf2+0x3e>
    980c:	4660      	mov	r0, ip
    980e:	4302      	orrs	r2, r0
    9810:	2001      	movs	r0, #1
    9812:	2a00      	cmp	r2, #0
    9814:	d1ec      	bne.n	97f0 <__eqdf2+0x44>
    9816:	2001      	movs	r0, #1
    9818:	42b1      	cmp	r1, r6
    981a:	d1e9      	bne.n	97f0 <__eqdf2+0x44>
    981c:	9b00      	ldr	r3, [sp, #0]
    981e:	4563      	cmp	r3, ip
    9820:	d1e6      	bne.n	97f0 <__eqdf2+0x44>
    9822:	45d0      	cmp	r8, sl
    9824:	d1e4      	bne.n	97f0 <__eqdf2+0x44>
    9826:	45d9      	cmp	r9, fp
    9828:	d006      	beq.n	9838 <__eqdf2+0x8c>
    982a:	2900      	cmp	r1, #0
    982c:	d1e0      	bne.n	97f0 <__eqdf2+0x44>
    982e:	431c      	orrs	r4, r3
    9830:	1c20      	adds	r0, r4, #0
    9832:	1e44      	subs	r4, r0, #1
    9834:	41a0      	sbcs	r0, r4
    9836:	e7db      	b.n	97f0 <__eqdf2+0x44>
    9838:	2000      	movs	r0, #0
    983a:	e7d9      	b.n	97f0 <__eqdf2+0x44>
    983c:	000007ff 	.word	0x000007ff

00009840 <__gedf2>:
    9840:	b5f0      	push	{r4, r5, r6, r7, lr}
    9842:	465f      	mov	r7, fp
    9844:	4656      	mov	r6, sl
    9846:	464d      	mov	r5, r9
    9848:	4644      	mov	r4, r8
    984a:	b4f0      	push	{r4, r5, r6, r7}
    984c:	0fcd      	lsrs	r5, r1, #31
    984e:	0fde      	lsrs	r6, r3, #31
    9850:	46ac      	mov	ip, r5
    9852:	031d      	lsls	r5, r3, #12
    9854:	0b2d      	lsrs	r5, r5, #12
    9856:	46b1      	mov	r9, r6
    9858:	4e37      	ldr	r6, [pc, #220]	; (9938 <__gedf2+0xf8>)
    985a:	030f      	lsls	r7, r1, #12
    985c:	004c      	lsls	r4, r1, #1
    985e:	46ab      	mov	fp, r5
    9860:	005d      	lsls	r5, r3, #1
    9862:	4680      	mov	r8, r0
    9864:	0b3f      	lsrs	r7, r7, #12
    9866:	0d64      	lsrs	r4, r4, #21
    9868:	4692      	mov	sl, r2
    986a:	0d6d      	lsrs	r5, r5, #21
    986c:	42b4      	cmp	r4, r6
    986e:	d032      	beq.n	98d6 <__gedf2+0x96>
    9870:	4e31      	ldr	r6, [pc, #196]	; (9938 <__gedf2+0xf8>)
    9872:	42b5      	cmp	r5, r6
    9874:	d035      	beq.n	98e2 <__gedf2+0xa2>
    9876:	2c00      	cmp	r4, #0
    9878:	d10e      	bne.n	9898 <__gedf2+0x58>
    987a:	4338      	orrs	r0, r7
    987c:	4241      	negs	r1, r0
    987e:	4141      	adcs	r1, r0
    9880:	1c08      	adds	r0, r1, #0
    9882:	2d00      	cmp	r5, #0
    9884:	d00b      	beq.n	989e <__gedf2+0x5e>
    9886:	2900      	cmp	r1, #0
    9888:	d119      	bne.n	98be <__gedf2+0x7e>
    988a:	45cc      	cmp	ip, r9
    988c:	d02d      	beq.n	98ea <__gedf2+0xaa>
    988e:	4665      	mov	r5, ip
    9890:	4268      	negs	r0, r5
    9892:	2301      	movs	r3, #1
    9894:	4318      	orrs	r0, r3
    9896:	e018      	b.n	98ca <__gedf2+0x8a>
    9898:	2d00      	cmp	r5, #0
    989a:	d1f6      	bne.n	988a <__gedf2+0x4a>
    989c:	1c28      	adds	r0, r5, #0
    989e:	4659      	mov	r1, fp
    98a0:	430a      	orrs	r2, r1
    98a2:	4253      	negs	r3, r2
    98a4:	4153      	adcs	r3, r2
    98a6:	2800      	cmp	r0, #0
    98a8:	d106      	bne.n	98b8 <__gedf2+0x78>
    98aa:	2b00      	cmp	r3, #0
    98ac:	d0ed      	beq.n	988a <__gedf2+0x4a>
    98ae:	4663      	mov	r3, ip
    98b0:	4258      	negs	r0, r3
    98b2:	2301      	movs	r3, #1
    98b4:	4318      	orrs	r0, r3
    98b6:	e008      	b.n	98ca <__gedf2+0x8a>
    98b8:	2000      	movs	r0, #0
    98ba:	2b00      	cmp	r3, #0
    98bc:	d105      	bne.n	98ca <__gedf2+0x8a>
    98be:	464a      	mov	r2, r9
    98c0:	4250      	negs	r0, r2
    98c2:	4150      	adcs	r0, r2
    98c4:	4240      	negs	r0, r0
    98c6:	2301      	movs	r3, #1
    98c8:	4318      	orrs	r0, r3
    98ca:	bc3c      	pop	{r2, r3, r4, r5}
    98cc:	4690      	mov	r8, r2
    98ce:	4699      	mov	r9, r3
    98d0:	46a2      	mov	sl, r4
    98d2:	46ab      	mov	fp, r5
    98d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    98d6:	1c3e      	adds	r6, r7, #0
    98d8:	4306      	orrs	r6, r0
    98da:	d0c9      	beq.n	9870 <__gedf2+0x30>
    98dc:	2002      	movs	r0, #2
    98de:	4240      	negs	r0, r0
    98e0:	e7f3      	b.n	98ca <__gedf2+0x8a>
    98e2:	465e      	mov	r6, fp
    98e4:	4316      	orrs	r6, r2
    98e6:	d0c6      	beq.n	9876 <__gedf2+0x36>
    98e8:	e7f8      	b.n	98dc <__gedf2+0x9c>
    98ea:	42ac      	cmp	r4, r5
    98ec:	dc07      	bgt.n	98fe <__gedf2+0xbe>
    98ee:	da0b      	bge.n	9908 <__gedf2+0xc8>
    98f0:	4661      	mov	r1, ip
    98f2:	4248      	negs	r0, r1
    98f4:	4148      	adcs	r0, r1
    98f6:	4240      	negs	r0, r0
    98f8:	2301      	movs	r3, #1
    98fa:	4318      	orrs	r0, r3
    98fc:	e7e5      	b.n	98ca <__gedf2+0x8a>
    98fe:	4666      	mov	r6, ip
    9900:	4270      	negs	r0, r6
    9902:	2301      	movs	r3, #1
    9904:	4318      	orrs	r0, r3
    9906:	e7e0      	b.n	98ca <__gedf2+0x8a>
    9908:	455f      	cmp	r7, fp
    990a:	d80a      	bhi.n	9922 <__gedf2+0xe2>
    990c:	d00e      	beq.n	992c <__gedf2+0xec>
    990e:	2000      	movs	r0, #0
    9910:	455f      	cmp	r7, fp
    9912:	d2da      	bcs.n	98ca <__gedf2+0x8a>
    9914:	4665      	mov	r5, ip
    9916:	4268      	negs	r0, r5
    9918:	4168      	adcs	r0, r5
    991a:	4240      	negs	r0, r0
    991c:	2301      	movs	r3, #1
    991e:	4318      	orrs	r0, r3
    9920:	e7d3      	b.n	98ca <__gedf2+0x8a>
    9922:	4662      	mov	r2, ip
    9924:	4250      	negs	r0, r2
    9926:	2301      	movs	r3, #1
    9928:	4318      	orrs	r0, r3
    992a:	e7ce      	b.n	98ca <__gedf2+0x8a>
    992c:	45d0      	cmp	r8, sl
    992e:	d8f8      	bhi.n	9922 <__gedf2+0xe2>
    9930:	2000      	movs	r0, #0
    9932:	45d0      	cmp	r8, sl
    9934:	d3ee      	bcc.n	9914 <__gedf2+0xd4>
    9936:	e7c8      	b.n	98ca <__gedf2+0x8a>
    9938:	000007ff 	.word	0x000007ff

0000993c <__ledf2>:
    993c:	b5f0      	push	{r4, r5, r6, r7, lr}
    993e:	4656      	mov	r6, sl
    9940:	464d      	mov	r5, r9
    9942:	4644      	mov	r4, r8
    9944:	465f      	mov	r7, fp
    9946:	b4f0      	push	{r4, r5, r6, r7}
    9948:	1c0d      	adds	r5, r1, #0
    994a:	b083      	sub	sp, #12
    994c:	1c04      	adds	r4, r0, #0
    994e:	9001      	str	r0, [sp, #4]
    9950:	0fe8      	lsrs	r0, r5, #31
    9952:	4681      	mov	r9, r0
    9954:	0318      	lsls	r0, r3, #12
    9956:	030f      	lsls	r7, r1, #12
    9958:	0b00      	lsrs	r0, r0, #12
    995a:	0b3f      	lsrs	r7, r7, #12
    995c:	4684      	mov	ip, r0
    995e:	4835      	ldr	r0, [pc, #212]	; (9a34 <__ledf2+0xf8>)
    9960:	9700      	str	r7, [sp, #0]
    9962:	0049      	lsls	r1, r1, #1
    9964:	005e      	lsls	r6, r3, #1
    9966:	0fdf      	lsrs	r7, r3, #31
    9968:	0d49      	lsrs	r1, r1, #21
    996a:	4692      	mov	sl, r2
    996c:	0d76      	lsrs	r6, r6, #21
    996e:	46b8      	mov	r8, r7
    9970:	4281      	cmp	r1, r0
    9972:	d034      	beq.n	99de <__ledf2+0xa2>
    9974:	482f      	ldr	r0, [pc, #188]	; (9a34 <__ledf2+0xf8>)
    9976:	4286      	cmp	r6, r0
    9978:	d036      	beq.n	99e8 <__ledf2+0xac>
    997a:	2900      	cmp	r1, #0
    997c:	d018      	beq.n	99b0 <__ledf2+0x74>
    997e:	2e00      	cmp	r6, #0
    9980:	d11f      	bne.n	99c2 <__ledf2+0x86>
    9982:	1c34      	adds	r4, r6, #0
    9984:	4667      	mov	r7, ip
    9986:	433a      	orrs	r2, r7
    9988:	4253      	negs	r3, r2
    998a:	4153      	adcs	r3, r2
    998c:	2c00      	cmp	r4, #0
    998e:	d01f      	beq.n	99d0 <__ledf2+0x94>
    9990:	2000      	movs	r0, #0
    9992:	2b00      	cmp	r3, #0
    9994:	d105      	bne.n	99a2 <__ledf2+0x66>
    9996:	4642      	mov	r2, r8
    9998:	4250      	negs	r0, r2
    999a:	4150      	adcs	r0, r2
    999c:	4240      	negs	r0, r0
    999e:	2301      	movs	r3, #1
    99a0:	4318      	orrs	r0, r3
    99a2:	b003      	add	sp, #12
    99a4:	bc3c      	pop	{r2, r3, r4, r5}
    99a6:	4690      	mov	r8, r2
    99a8:	4699      	mov	r9, r3
    99aa:	46a2      	mov	sl, r4
    99ac:	46ab      	mov	fp, r5
    99ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99b0:	9800      	ldr	r0, [sp, #0]
    99b2:	4304      	orrs	r4, r0
    99b4:	4260      	negs	r0, r4
    99b6:	4160      	adcs	r0, r4
    99b8:	1c04      	adds	r4, r0, #0
    99ba:	2e00      	cmp	r6, #0
    99bc:	d0e2      	beq.n	9984 <__ledf2+0x48>
    99be:	2800      	cmp	r0, #0
    99c0:	d1e9      	bne.n	9996 <__ledf2+0x5a>
    99c2:	45c1      	cmp	r9, r8
    99c4:	d015      	beq.n	99f2 <__ledf2+0xb6>
    99c6:	464f      	mov	r7, r9
    99c8:	4278      	negs	r0, r7
    99ca:	2301      	movs	r3, #1
    99cc:	4318      	orrs	r0, r3
    99ce:	e7e8      	b.n	99a2 <__ledf2+0x66>
    99d0:	2b00      	cmp	r3, #0
    99d2:	d0f6      	beq.n	99c2 <__ledf2+0x86>
    99d4:	464b      	mov	r3, r9
    99d6:	4258      	negs	r0, r3
    99d8:	2301      	movs	r3, #1
    99da:	4318      	orrs	r0, r3
    99dc:	e7e1      	b.n	99a2 <__ledf2+0x66>
    99de:	9f00      	ldr	r7, [sp, #0]
    99e0:	2002      	movs	r0, #2
    99e2:	4327      	orrs	r7, r4
    99e4:	d1dd      	bne.n	99a2 <__ledf2+0x66>
    99e6:	e7c5      	b.n	9974 <__ledf2+0x38>
    99e8:	4667      	mov	r7, ip
    99ea:	2002      	movs	r0, #2
    99ec:	4317      	orrs	r7, r2
    99ee:	d1d8      	bne.n	99a2 <__ledf2+0x66>
    99f0:	e7c3      	b.n	997a <__ledf2+0x3e>
    99f2:	42b1      	cmp	r1, r6
    99f4:	dd04      	ble.n	9a00 <__ledf2+0xc4>
    99f6:	464a      	mov	r2, r9
    99f8:	4250      	negs	r0, r2
    99fa:	2301      	movs	r3, #1
    99fc:	4318      	orrs	r0, r3
    99fe:	e7d0      	b.n	99a2 <__ledf2+0x66>
    9a00:	42b1      	cmp	r1, r6
    9a02:	db07      	blt.n	9a14 <__ledf2+0xd8>
    9a04:	9800      	ldr	r0, [sp, #0]
    9a06:	4560      	cmp	r0, ip
    9a08:	d8e4      	bhi.n	99d4 <__ledf2+0x98>
    9a0a:	d00a      	beq.n	9a22 <__ledf2+0xe6>
    9a0c:	9f00      	ldr	r7, [sp, #0]
    9a0e:	2000      	movs	r0, #0
    9a10:	4567      	cmp	r7, ip
    9a12:	d2c6      	bcs.n	99a2 <__ledf2+0x66>
    9a14:	464f      	mov	r7, r9
    9a16:	4278      	negs	r0, r7
    9a18:	4178      	adcs	r0, r7
    9a1a:	4240      	negs	r0, r0
    9a1c:	2301      	movs	r3, #1
    9a1e:	4318      	orrs	r0, r3
    9a20:	e7bf      	b.n	99a2 <__ledf2+0x66>
    9a22:	9a01      	ldr	r2, [sp, #4]
    9a24:	4552      	cmp	r2, sl
    9a26:	d8d5      	bhi.n	99d4 <__ledf2+0x98>
    9a28:	9a01      	ldr	r2, [sp, #4]
    9a2a:	2000      	movs	r0, #0
    9a2c:	4552      	cmp	r2, sl
    9a2e:	d3f1      	bcc.n	9a14 <__ledf2+0xd8>
    9a30:	e7b7      	b.n	99a2 <__ledf2+0x66>
    9a32:	46c0      	nop			; (mov r8, r8)
    9a34:	000007ff 	.word	0x000007ff

00009a38 <__aeabi_dmul>:
    9a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a3a:	4656      	mov	r6, sl
    9a3c:	4644      	mov	r4, r8
    9a3e:	465f      	mov	r7, fp
    9a40:	464d      	mov	r5, r9
    9a42:	b4f0      	push	{r4, r5, r6, r7}
    9a44:	1c1f      	adds	r7, r3, #0
    9a46:	030b      	lsls	r3, r1, #12
    9a48:	0b1b      	lsrs	r3, r3, #12
    9a4a:	469a      	mov	sl, r3
    9a4c:	004b      	lsls	r3, r1, #1
    9a4e:	b087      	sub	sp, #28
    9a50:	1c04      	adds	r4, r0, #0
    9a52:	4680      	mov	r8, r0
    9a54:	0d5b      	lsrs	r3, r3, #21
    9a56:	0fc8      	lsrs	r0, r1, #31
    9a58:	1c16      	adds	r6, r2, #0
    9a5a:	9302      	str	r3, [sp, #8]
    9a5c:	4681      	mov	r9, r0
    9a5e:	2b00      	cmp	r3, #0
    9a60:	d068      	beq.n	9b34 <__aeabi_dmul+0xfc>
    9a62:	4b69      	ldr	r3, [pc, #420]	; (9c08 <__aeabi_dmul+0x1d0>)
    9a64:	9902      	ldr	r1, [sp, #8]
    9a66:	4299      	cmp	r1, r3
    9a68:	d032      	beq.n	9ad0 <__aeabi_dmul+0x98>
    9a6a:	2280      	movs	r2, #128	; 0x80
    9a6c:	4653      	mov	r3, sl
    9a6e:	0352      	lsls	r2, r2, #13
    9a70:	431a      	orrs	r2, r3
    9a72:	00d2      	lsls	r2, r2, #3
    9a74:	0f63      	lsrs	r3, r4, #29
    9a76:	431a      	orrs	r2, r3
    9a78:	4692      	mov	sl, r2
    9a7a:	4a64      	ldr	r2, [pc, #400]	; (9c0c <__aeabi_dmul+0x1d4>)
    9a7c:	00e0      	lsls	r0, r4, #3
    9a7e:	1889      	adds	r1, r1, r2
    9a80:	4680      	mov	r8, r0
    9a82:	9102      	str	r1, [sp, #8]
    9a84:	2400      	movs	r4, #0
    9a86:	2500      	movs	r5, #0
    9a88:	033b      	lsls	r3, r7, #12
    9a8a:	0b1b      	lsrs	r3, r3, #12
    9a8c:	469b      	mov	fp, r3
    9a8e:	0078      	lsls	r0, r7, #1
    9a90:	0ffb      	lsrs	r3, r7, #31
    9a92:	1c32      	adds	r2, r6, #0
    9a94:	0d40      	lsrs	r0, r0, #21
    9a96:	9303      	str	r3, [sp, #12]
    9a98:	d100      	bne.n	9a9c <__aeabi_dmul+0x64>
    9a9a:	e075      	b.n	9b88 <__aeabi_dmul+0x150>
    9a9c:	4b5a      	ldr	r3, [pc, #360]	; (9c08 <__aeabi_dmul+0x1d0>)
    9a9e:	4298      	cmp	r0, r3
    9aa0:	d069      	beq.n	9b76 <__aeabi_dmul+0x13e>
    9aa2:	2280      	movs	r2, #128	; 0x80
    9aa4:	4659      	mov	r1, fp
    9aa6:	0352      	lsls	r2, r2, #13
    9aa8:	430a      	orrs	r2, r1
    9aaa:	0f73      	lsrs	r3, r6, #29
    9aac:	00d2      	lsls	r2, r2, #3
    9aae:	431a      	orrs	r2, r3
    9ab0:	4b56      	ldr	r3, [pc, #344]	; (9c0c <__aeabi_dmul+0x1d4>)
    9ab2:	4693      	mov	fp, r2
    9ab4:	18c0      	adds	r0, r0, r3
    9ab6:	00f2      	lsls	r2, r6, #3
    9ab8:	2300      	movs	r3, #0
    9aba:	9903      	ldr	r1, [sp, #12]
    9abc:	464e      	mov	r6, r9
    9abe:	4071      	eors	r1, r6
    9ac0:	431c      	orrs	r4, r3
    9ac2:	2c0f      	cmp	r4, #15
    9ac4:	d900      	bls.n	9ac8 <__aeabi_dmul+0x90>
    9ac6:	e0a9      	b.n	9c1c <__aeabi_dmul+0x1e4>
    9ac8:	4e51      	ldr	r6, [pc, #324]	; (9c10 <__aeabi_dmul+0x1d8>)
    9aca:	00a4      	lsls	r4, r4, #2
    9acc:	5934      	ldr	r4, [r6, r4]
    9ace:	46a7      	mov	pc, r4
    9ad0:	4653      	mov	r3, sl
    9ad2:	431c      	orrs	r4, r3
    9ad4:	d000      	beq.n	9ad8 <__aeabi_dmul+0xa0>
    9ad6:	e087      	b.n	9be8 <__aeabi_dmul+0x1b0>
    9ad8:	2500      	movs	r5, #0
    9ada:	46aa      	mov	sl, r5
    9adc:	46a8      	mov	r8, r5
    9ade:	2408      	movs	r4, #8
    9ae0:	2502      	movs	r5, #2
    9ae2:	e7d1      	b.n	9a88 <__aeabi_dmul+0x50>
    9ae4:	4649      	mov	r1, r9
    9ae6:	2d02      	cmp	r5, #2
    9ae8:	d06c      	beq.n	9bc4 <__aeabi_dmul+0x18c>
    9aea:	2d03      	cmp	r5, #3
    9aec:	d100      	bne.n	9af0 <__aeabi_dmul+0xb8>
    9aee:	e217      	b.n	9f20 <__aeabi_dmul+0x4e8>
    9af0:	2d01      	cmp	r5, #1
    9af2:	d000      	beq.n	9af6 <__aeabi_dmul+0xbe>
    9af4:	e158      	b.n	9da8 <__aeabi_dmul+0x370>
    9af6:	400d      	ands	r5, r1
    9af8:	b2ed      	uxtb	r5, r5
    9afa:	2400      	movs	r4, #0
    9afc:	46a9      	mov	r9, r5
    9afe:	2300      	movs	r3, #0
    9b00:	46a0      	mov	r8, r4
    9b02:	2000      	movs	r0, #0
    9b04:	2100      	movs	r1, #0
    9b06:	0325      	lsls	r5, r4, #12
    9b08:	0d0a      	lsrs	r2, r1, #20
    9b0a:	051c      	lsls	r4, r3, #20
    9b0c:	0b2d      	lsrs	r5, r5, #12
    9b0e:	0512      	lsls	r2, r2, #20
    9b10:	4b40      	ldr	r3, [pc, #256]	; (9c14 <__aeabi_dmul+0x1dc>)
    9b12:	432a      	orrs	r2, r5
    9b14:	4013      	ands	r3, r2
    9b16:	4323      	orrs	r3, r4
    9b18:	005b      	lsls	r3, r3, #1
    9b1a:	464c      	mov	r4, r9
    9b1c:	085b      	lsrs	r3, r3, #1
    9b1e:	07e2      	lsls	r2, r4, #31
    9b20:	1c19      	adds	r1, r3, #0
    9b22:	4640      	mov	r0, r8
    9b24:	4311      	orrs	r1, r2
    9b26:	b007      	add	sp, #28
    9b28:	bc3c      	pop	{r2, r3, r4, r5}
    9b2a:	4690      	mov	r8, r2
    9b2c:	4699      	mov	r9, r3
    9b2e:	46a2      	mov	sl, r4
    9b30:	46ab      	mov	fp, r5
    9b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b34:	4653      	mov	r3, sl
    9b36:	4323      	orrs	r3, r4
    9b38:	d050      	beq.n	9bdc <__aeabi_dmul+0x1a4>
    9b3a:	4653      	mov	r3, sl
    9b3c:	2b00      	cmp	r3, #0
    9b3e:	d100      	bne.n	9b42 <__aeabi_dmul+0x10a>
    9b40:	e184      	b.n	9e4c <__aeabi_dmul+0x414>
    9b42:	4650      	mov	r0, sl
    9b44:	f000 fe6e 	bl	a824 <__clzsi2>
    9b48:	1e03      	subs	r3, r0, #0
    9b4a:	2b27      	cmp	r3, #39	; 0x27
    9b4c:	dd00      	ble.n	9b50 <__aeabi_dmul+0x118>
    9b4e:	e176      	b.n	9e3e <__aeabi_dmul+0x406>
    9b50:	2128      	movs	r1, #40	; 0x28
    9b52:	1a0d      	subs	r5, r1, r0
    9b54:	1c21      	adds	r1, r4, #0
    9b56:	3b08      	subs	r3, #8
    9b58:	4652      	mov	r2, sl
    9b5a:	40e9      	lsrs	r1, r5
    9b5c:	409a      	lsls	r2, r3
    9b5e:	1c0d      	adds	r5, r1, #0
    9b60:	4315      	orrs	r5, r2
    9b62:	1c22      	adds	r2, r4, #0
    9b64:	409a      	lsls	r2, r3
    9b66:	46aa      	mov	sl, r5
    9b68:	4690      	mov	r8, r2
    9b6a:	4b2b      	ldr	r3, [pc, #172]	; (9c18 <__aeabi_dmul+0x1e0>)
    9b6c:	2400      	movs	r4, #0
    9b6e:	1a1b      	subs	r3, r3, r0
    9b70:	9302      	str	r3, [sp, #8]
    9b72:	2500      	movs	r5, #0
    9b74:	e788      	b.n	9a88 <__aeabi_dmul+0x50>
    9b76:	465b      	mov	r3, fp
    9b78:	431e      	orrs	r6, r3
    9b7a:	2303      	movs	r3, #3
    9b7c:	2e00      	cmp	r6, #0
    9b7e:	d19c      	bne.n	9aba <__aeabi_dmul+0x82>
    9b80:	46b3      	mov	fp, r6
    9b82:	2200      	movs	r2, #0
    9b84:	2302      	movs	r3, #2
    9b86:	e798      	b.n	9aba <__aeabi_dmul+0x82>
    9b88:	465b      	mov	r3, fp
    9b8a:	4333      	orrs	r3, r6
    9b8c:	d021      	beq.n	9bd2 <__aeabi_dmul+0x19a>
    9b8e:	4658      	mov	r0, fp
    9b90:	2800      	cmp	r0, #0
    9b92:	d100      	bne.n	9b96 <__aeabi_dmul+0x15e>
    9b94:	e14e      	b.n	9e34 <__aeabi_dmul+0x3fc>
    9b96:	f000 fe45 	bl	a824 <__clzsi2>
    9b9a:	2827      	cmp	r0, #39	; 0x27
    9b9c:	dd00      	ble.n	9ba0 <__aeabi_dmul+0x168>
    9b9e:	e142      	b.n	9e26 <__aeabi_dmul+0x3ee>
    9ba0:	2128      	movs	r1, #40	; 0x28
    9ba2:	1a0f      	subs	r7, r1, r0
    9ba4:	1c02      	adds	r2, r0, #0
    9ba6:	1c31      	adds	r1, r6, #0
    9ba8:	3a08      	subs	r2, #8
    9baa:	465b      	mov	r3, fp
    9bac:	40f9      	lsrs	r1, r7
    9bae:	4093      	lsls	r3, r2
    9bb0:	1c0f      	adds	r7, r1, #0
    9bb2:	431f      	orrs	r7, r3
    9bb4:	1c33      	adds	r3, r6, #0
    9bb6:	4093      	lsls	r3, r2
    9bb8:	46bb      	mov	fp, r7
    9bba:	1c1a      	adds	r2, r3, #0
    9bbc:	4b16      	ldr	r3, [pc, #88]	; (9c18 <__aeabi_dmul+0x1e0>)
    9bbe:	1a18      	subs	r0, r3, r0
    9bc0:	2300      	movs	r3, #0
    9bc2:	e77a      	b.n	9aba <__aeabi_dmul+0x82>
    9bc4:	2301      	movs	r3, #1
    9bc6:	400b      	ands	r3, r1
    9bc8:	2400      	movs	r4, #0
    9bca:	4699      	mov	r9, r3
    9bcc:	46a0      	mov	r8, r4
    9bce:	4b0e      	ldr	r3, [pc, #56]	; (9c08 <__aeabi_dmul+0x1d0>)
    9bd0:	e797      	b.n	9b02 <__aeabi_dmul+0xca>
    9bd2:	2700      	movs	r7, #0
    9bd4:	46bb      	mov	fp, r7
    9bd6:	2200      	movs	r2, #0
    9bd8:	2301      	movs	r3, #1
    9bda:	e76e      	b.n	9aba <__aeabi_dmul+0x82>
    9bdc:	2100      	movs	r1, #0
    9bde:	2404      	movs	r4, #4
    9be0:	468a      	mov	sl, r1
    9be2:	4688      	mov	r8, r1
    9be4:	2501      	movs	r5, #1
    9be6:	e74f      	b.n	9a88 <__aeabi_dmul+0x50>
    9be8:	240c      	movs	r4, #12
    9bea:	2503      	movs	r5, #3
    9bec:	e74c      	b.n	9a88 <__aeabi_dmul+0x50>
    9bee:	2500      	movs	r5, #0
    9bf0:	2480      	movs	r4, #128	; 0x80
    9bf2:	46a9      	mov	r9, r5
    9bf4:	0324      	lsls	r4, r4, #12
    9bf6:	46a8      	mov	r8, r5
    9bf8:	4b03      	ldr	r3, [pc, #12]	; (9c08 <__aeabi_dmul+0x1d0>)
    9bfa:	e782      	b.n	9b02 <__aeabi_dmul+0xca>
    9bfc:	46da      	mov	sl, fp
    9bfe:	4690      	mov	r8, r2
    9c00:	9903      	ldr	r1, [sp, #12]
    9c02:	1c1d      	adds	r5, r3, #0
    9c04:	e76f      	b.n	9ae6 <__aeabi_dmul+0xae>
    9c06:	46c0      	nop			; (mov r8, r8)
    9c08:	000007ff 	.word	0x000007ff
    9c0c:	fffffc01 	.word	0xfffffc01
    9c10:	0000c79c 	.word	0x0000c79c
    9c14:	800fffff 	.word	0x800fffff
    9c18:	fffffc0d 	.word	0xfffffc0d
    9c1c:	9f02      	ldr	r7, [sp, #8]
    9c1e:	0c16      	lsrs	r6, r2, #16
    9c20:	1838      	adds	r0, r7, r0
    9c22:	9004      	str	r0, [sp, #16]
    9c24:	4640      	mov	r0, r8
    9c26:	0c07      	lsrs	r7, r0, #16
    9c28:	0400      	lsls	r0, r0, #16
    9c2a:	0c00      	lsrs	r0, r0, #16
    9c2c:	0412      	lsls	r2, r2, #16
    9c2e:	0c12      	lsrs	r2, r2, #16
    9c30:	1c03      	adds	r3, r0, #0
    9c32:	4353      	muls	r3, r2
    9c34:	1c04      	adds	r4, r0, #0
    9c36:	1c3d      	adds	r5, r7, #0
    9c38:	4374      	muls	r4, r6
    9c3a:	4355      	muls	r5, r2
    9c3c:	4698      	mov	r8, r3
    9c3e:	1c3b      	adds	r3, r7, #0
    9c40:	4373      	muls	r3, r6
    9c42:	1964      	adds	r4, r4, r5
    9c44:	46a4      	mov	ip, r4
    9c46:	4644      	mov	r4, r8
    9c48:	9302      	str	r3, [sp, #8]
    9c4a:	0c23      	lsrs	r3, r4, #16
    9c4c:	4463      	add	r3, ip
    9c4e:	429d      	cmp	r5, r3
    9c50:	d904      	bls.n	9c5c <__aeabi_dmul+0x224>
    9c52:	9d02      	ldr	r5, [sp, #8]
    9c54:	2480      	movs	r4, #128	; 0x80
    9c56:	0264      	lsls	r4, r4, #9
    9c58:	192d      	adds	r5, r5, r4
    9c5a:	9502      	str	r5, [sp, #8]
    9c5c:	0c1d      	lsrs	r5, r3, #16
    9c5e:	9503      	str	r5, [sp, #12]
    9c60:	4645      	mov	r5, r8
    9c62:	042c      	lsls	r4, r5, #16
    9c64:	041b      	lsls	r3, r3, #16
    9c66:	0c24      	lsrs	r4, r4, #16
    9c68:	191c      	adds	r4, r3, r4
    9c6a:	9405      	str	r4, [sp, #20]
    9c6c:	465c      	mov	r4, fp
    9c6e:	0c23      	lsrs	r3, r4, #16
    9c70:	1c05      	adds	r5, r0, #0
    9c72:	4358      	muls	r0, r3
    9c74:	0424      	lsls	r4, r4, #16
    9c76:	0c24      	lsrs	r4, r4, #16
    9c78:	4684      	mov	ip, r0
    9c7a:	1c38      	adds	r0, r7, #0
    9c7c:	4360      	muls	r0, r4
    9c7e:	4365      	muls	r5, r4
    9c80:	435f      	muls	r7, r3
    9c82:	4681      	mov	r9, r0
    9c84:	44cc      	add	ip, r9
    9c86:	0c28      	lsrs	r0, r5, #16
    9c88:	4460      	add	r0, ip
    9c8a:	46bb      	mov	fp, r7
    9c8c:	4581      	cmp	r9, r0
    9c8e:	d902      	bls.n	9c96 <__aeabi_dmul+0x25e>
    9c90:	2780      	movs	r7, #128	; 0x80
    9c92:	027f      	lsls	r7, r7, #9
    9c94:	44bb      	add	fp, r7
    9c96:	042d      	lsls	r5, r5, #16
    9c98:	0c07      	lsrs	r7, r0, #16
    9c9a:	0c2d      	lsrs	r5, r5, #16
    9c9c:	0400      	lsls	r0, r0, #16
    9c9e:	1940      	adds	r0, r0, r5
    9ca0:	4655      	mov	r5, sl
    9ca2:	46bc      	mov	ip, r7
    9ca4:	042f      	lsls	r7, r5, #16
    9ca6:	44e3      	add	fp, ip
    9ca8:	4684      	mov	ip, r0
    9caa:	0c28      	lsrs	r0, r5, #16
    9cac:	0c3d      	lsrs	r5, r7, #16
    9cae:	1c2f      	adds	r7, r5, #0
    9cb0:	4357      	muls	r7, r2
    9cb2:	46b8      	mov	r8, r7
    9cb4:	1c2f      	adds	r7, r5, #0
    9cb6:	4377      	muls	r7, r6
    9cb8:	4342      	muls	r2, r0
    9cba:	46b9      	mov	r9, r7
    9cbc:	4647      	mov	r7, r8
    9cbe:	0c3f      	lsrs	r7, r7, #16
    9cc0:	4491      	add	r9, r2
    9cc2:	46ba      	mov	sl, r7
    9cc4:	44d1      	add	r9, sl
    9cc6:	4346      	muls	r6, r0
    9cc8:	454a      	cmp	r2, r9
    9cca:	d902      	bls.n	9cd2 <__aeabi_dmul+0x29a>
    9ccc:	2280      	movs	r2, #128	; 0x80
    9cce:	0252      	lsls	r2, r2, #9
    9cd0:	18b6      	adds	r6, r6, r2
    9cd2:	464f      	mov	r7, r9
    9cd4:	0c3a      	lsrs	r2, r7, #16
    9cd6:	18b6      	adds	r6, r6, r2
    9cd8:	043a      	lsls	r2, r7, #16
    9cda:	4647      	mov	r7, r8
    9cdc:	043f      	lsls	r7, r7, #16
    9cde:	0c3f      	lsrs	r7, r7, #16
    9ce0:	46b8      	mov	r8, r7
    9ce2:	1c2f      	adds	r7, r5, #0
    9ce4:	4367      	muls	r7, r4
    9ce6:	435d      	muls	r5, r3
    9ce8:	4344      	muls	r4, r0
    9cea:	4358      	muls	r0, r3
    9cec:	1965      	adds	r5, r4, r5
    9cee:	9001      	str	r0, [sp, #4]
    9cf0:	0c38      	lsrs	r0, r7, #16
    9cf2:	182d      	adds	r5, r5, r0
    9cf4:	4442      	add	r2, r8
    9cf6:	46b8      	mov	r8, r7
    9cf8:	42ac      	cmp	r4, r5
    9cfa:	d904      	bls.n	9d06 <__aeabi_dmul+0x2ce>
    9cfc:	9801      	ldr	r0, [sp, #4]
    9cfe:	2380      	movs	r3, #128	; 0x80
    9d00:	025b      	lsls	r3, r3, #9
    9d02:	18c0      	adds	r0, r0, r3
    9d04:	9001      	str	r0, [sp, #4]
    9d06:	9c03      	ldr	r4, [sp, #12]
    9d08:	9f02      	ldr	r7, [sp, #8]
    9d0a:	1c20      	adds	r0, r4, #0
    9d0c:	4460      	add	r0, ip
    9d0e:	19c0      	adds	r0, r0, r7
    9d10:	4560      	cmp	r0, ip
    9d12:	41a4      	sbcs	r4, r4
    9d14:	4647      	mov	r7, r8
    9d16:	4264      	negs	r4, r4
    9d18:	46a4      	mov	ip, r4
    9d1a:	042b      	lsls	r3, r5, #16
    9d1c:	043c      	lsls	r4, r7, #16
    9d1e:	4699      	mov	r9, r3
    9d20:	0c24      	lsrs	r4, r4, #16
    9d22:	444c      	add	r4, r9
    9d24:	46a0      	mov	r8, r4
    9d26:	44d8      	add	r8, fp
    9d28:	1880      	adds	r0, r0, r2
    9d2a:	46c2      	mov	sl, r8
    9d2c:	44e2      	add	sl, ip
    9d2e:	4290      	cmp	r0, r2
    9d30:	4192      	sbcs	r2, r2
    9d32:	4657      	mov	r7, sl
    9d34:	4252      	negs	r2, r2
    9d36:	4691      	mov	r9, r2
    9d38:	19f2      	adds	r2, r6, r7
    9d3a:	45e2      	cmp	sl, ip
    9d3c:	41bf      	sbcs	r7, r7
    9d3e:	427f      	negs	r7, r7
    9d40:	464b      	mov	r3, r9
    9d42:	46bc      	mov	ip, r7
    9d44:	45d8      	cmp	r8, fp
    9d46:	41bf      	sbcs	r7, r7
    9d48:	18d4      	adds	r4, r2, r3
    9d4a:	427f      	negs	r7, r7
    9d4c:	4663      	mov	r3, ip
    9d4e:	431f      	orrs	r7, r3
    9d50:	0c2d      	lsrs	r5, r5, #16
    9d52:	197f      	adds	r7, r7, r5
    9d54:	42b2      	cmp	r2, r6
    9d56:	4192      	sbcs	r2, r2
    9d58:	454c      	cmp	r4, r9
    9d5a:	41ad      	sbcs	r5, r5
    9d5c:	4252      	negs	r2, r2
    9d5e:	426d      	negs	r5, r5
    9d60:	4315      	orrs	r5, r2
    9d62:	9e01      	ldr	r6, [sp, #4]
    9d64:	197d      	adds	r5, r7, r5
    9d66:	19ab      	adds	r3, r5, r6
    9d68:	0de2      	lsrs	r2, r4, #23
    9d6a:	025b      	lsls	r3, r3, #9
    9d6c:	9f05      	ldr	r7, [sp, #20]
    9d6e:	4313      	orrs	r3, r2
    9d70:	0242      	lsls	r2, r0, #9
    9d72:	433a      	orrs	r2, r7
    9d74:	469a      	mov	sl, r3
    9d76:	1e53      	subs	r3, r2, #1
    9d78:	419a      	sbcs	r2, r3
    9d7a:	0dc3      	lsrs	r3, r0, #23
    9d7c:	1c10      	adds	r0, r2, #0
    9d7e:	4318      	orrs	r0, r3
    9d80:	0264      	lsls	r4, r4, #9
    9d82:	4320      	orrs	r0, r4
    9d84:	4680      	mov	r8, r0
    9d86:	4650      	mov	r0, sl
    9d88:	01c0      	lsls	r0, r0, #7
    9d8a:	d50d      	bpl.n	9da8 <__aeabi_dmul+0x370>
    9d8c:	4645      	mov	r5, r8
    9d8e:	2201      	movs	r2, #1
    9d90:	4656      	mov	r6, sl
    9d92:	9c04      	ldr	r4, [sp, #16]
    9d94:	086b      	lsrs	r3, r5, #1
    9d96:	402a      	ands	r2, r5
    9d98:	431a      	orrs	r2, r3
    9d9a:	07f3      	lsls	r3, r6, #31
    9d9c:	3401      	adds	r4, #1
    9d9e:	431a      	orrs	r2, r3
    9da0:	0876      	lsrs	r6, r6, #1
    9da2:	9404      	str	r4, [sp, #16]
    9da4:	4690      	mov	r8, r2
    9da6:	46b2      	mov	sl, r6
    9da8:	9e04      	ldr	r6, [sp, #16]
    9daa:	4f63      	ldr	r7, [pc, #396]	; (9f38 <__aeabi_dmul+0x500>)
    9dac:	19f3      	adds	r3, r6, r7
    9dae:	2b00      	cmp	r3, #0
    9db0:	dd61      	ble.n	9e76 <__aeabi_dmul+0x43e>
    9db2:	4640      	mov	r0, r8
    9db4:	0740      	lsls	r0, r0, #29
    9db6:	d00b      	beq.n	9dd0 <__aeabi_dmul+0x398>
    9db8:	220f      	movs	r2, #15
    9dba:	4644      	mov	r4, r8
    9dbc:	4022      	ands	r2, r4
    9dbe:	2a04      	cmp	r2, #4
    9dc0:	d006      	beq.n	9dd0 <__aeabi_dmul+0x398>
    9dc2:	4642      	mov	r2, r8
    9dc4:	3204      	adds	r2, #4
    9dc6:	4542      	cmp	r2, r8
    9dc8:	4180      	sbcs	r0, r0
    9dca:	4240      	negs	r0, r0
    9dcc:	4482      	add	sl, r0
    9dce:	4690      	mov	r8, r2
    9dd0:	4655      	mov	r5, sl
    9dd2:	01ed      	lsls	r5, r5, #7
    9dd4:	d507      	bpl.n	9de6 <__aeabi_dmul+0x3ae>
    9dd6:	4b59      	ldr	r3, [pc, #356]	; (9f3c <__aeabi_dmul+0x504>)
    9dd8:	4656      	mov	r6, sl
    9dda:	9f04      	ldr	r7, [sp, #16]
    9ddc:	2080      	movs	r0, #128	; 0x80
    9dde:	401e      	ands	r6, r3
    9de0:	00c0      	lsls	r0, r0, #3
    9de2:	46b2      	mov	sl, r6
    9de4:	183b      	adds	r3, r7, r0
    9de6:	4a56      	ldr	r2, [pc, #344]	; (9f40 <__aeabi_dmul+0x508>)
    9de8:	4293      	cmp	r3, r2
    9dea:	dd00      	ble.n	9dee <__aeabi_dmul+0x3b6>
    9dec:	e6ea      	b.n	9bc4 <__aeabi_dmul+0x18c>
    9dee:	4644      	mov	r4, r8
    9df0:	4655      	mov	r5, sl
    9df2:	08e2      	lsrs	r2, r4, #3
    9df4:	0768      	lsls	r0, r5, #29
    9df6:	4310      	orrs	r0, r2
    9df8:	2201      	movs	r2, #1
    9dfa:	026c      	lsls	r4, r5, #9
    9dfc:	055b      	lsls	r3, r3, #21
    9dfe:	400a      	ands	r2, r1
    9e00:	4680      	mov	r8, r0
    9e02:	0b24      	lsrs	r4, r4, #12
    9e04:	0d5b      	lsrs	r3, r3, #21
    9e06:	4691      	mov	r9, r2
    9e08:	e67b      	b.n	9b02 <__aeabi_dmul+0xca>
    9e0a:	46da      	mov	sl, fp
    9e0c:	4690      	mov	r8, r2
    9e0e:	1c1d      	adds	r5, r3, #0
    9e10:	e669      	b.n	9ae6 <__aeabi_dmul+0xae>
    9e12:	2480      	movs	r4, #128	; 0x80
    9e14:	0324      	lsls	r4, r4, #12
    9e16:	4657      	mov	r7, sl
    9e18:	4227      	tst	r7, r4
    9e1a:	d11c      	bne.n	9e56 <__aeabi_dmul+0x41e>
    9e1c:	433c      	orrs	r4, r7
    9e1e:	0324      	lsls	r4, r4, #12
    9e20:	0b24      	lsrs	r4, r4, #12
    9e22:	4b48      	ldr	r3, [pc, #288]	; (9f44 <__aeabi_dmul+0x50c>)
    9e24:	e66d      	b.n	9b02 <__aeabi_dmul+0xca>
    9e26:	1c03      	adds	r3, r0, #0
    9e28:	3b28      	subs	r3, #40	; 0x28
    9e2a:	1c31      	adds	r1, r6, #0
    9e2c:	4099      	lsls	r1, r3
    9e2e:	468b      	mov	fp, r1
    9e30:	2200      	movs	r2, #0
    9e32:	e6c3      	b.n	9bbc <__aeabi_dmul+0x184>
    9e34:	1c30      	adds	r0, r6, #0
    9e36:	f000 fcf5 	bl	a824 <__clzsi2>
    9e3a:	3020      	adds	r0, #32
    9e3c:	e6ad      	b.n	9b9a <__aeabi_dmul+0x162>
    9e3e:	3b28      	subs	r3, #40	; 0x28
    9e40:	1c21      	adds	r1, r4, #0
    9e42:	4099      	lsls	r1, r3
    9e44:	2200      	movs	r2, #0
    9e46:	468a      	mov	sl, r1
    9e48:	4690      	mov	r8, r2
    9e4a:	e68e      	b.n	9b6a <__aeabi_dmul+0x132>
    9e4c:	1c20      	adds	r0, r4, #0
    9e4e:	f000 fce9 	bl	a824 <__clzsi2>
    9e52:	3020      	adds	r0, #32
    9e54:	e678      	b.n	9b48 <__aeabi_dmul+0x110>
    9e56:	4658      	mov	r0, fp
    9e58:	4220      	tst	r0, r4
    9e5a:	d107      	bne.n	9e6c <__aeabi_dmul+0x434>
    9e5c:	4304      	orrs	r4, r0
    9e5e:	9903      	ldr	r1, [sp, #12]
    9e60:	0324      	lsls	r4, r4, #12
    9e62:	0b24      	lsrs	r4, r4, #12
    9e64:	4689      	mov	r9, r1
    9e66:	4690      	mov	r8, r2
    9e68:	4b36      	ldr	r3, [pc, #216]	; (9f44 <__aeabi_dmul+0x50c>)
    9e6a:	e64a      	b.n	9b02 <__aeabi_dmul+0xca>
    9e6c:	433c      	orrs	r4, r7
    9e6e:	0324      	lsls	r4, r4, #12
    9e70:	0b24      	lsrs	r4, r4, #12
    9e72:	4b34      	ldr	r3, [pc, #208]	; (9f44 <__aeabi_dmul+0x50c>)
    9e74:	e645      	b.n	9b02 <__aeabi_dmul+0xca>
    9e76:	4b34      	ldr	r3, [pc, #208]	; (9f48 <__aeabi_dmul+0x510>)
    9e78:	9e04      	ldr	r6, [sp, #16]
    9e7a:	1b9b      	subs	r3, r3, r6
    9e7c:	2b38      	cmp	r3, #56	; 0x38
    9e7e:	dd06      	ble.n	9e8e <__aeabi_dmul+0x456>
    9e80:	2301      	movs	r3, #1
    9e82:	400b      	ands	r3, r1
    9e84:	2400      	movs	r4, #0
    9e86:	4699      	mov	r9, r3
    9e88:	46a0      	mov	r8, r4
    9e8a:	2300      	movs	r3, #0
    9e8c:	e639      	b.n	9b02 <__aeabi_dmul+0xca>
    9e8e:	2b1f      	cmp	r3, #31
    9e90:	dc25      	bgt.n	9ede <__aeabi_dmul+0x4a6>
    9e92:	9c04      	ldr	r4, [sp, #16]
    9e94:	4d2d      	ldr	r5, [pc, #180]	; (9f4c <__aeabi_dmul+0x514>)
    9e96:	4646      	mov	r6, r8
    9e98:	1960      	adds	r0, r4, r5
    9e9a:	4652      	mov	r2, sl
    9e9c:	4644      	mov	r4, r8
    9e9e:	4086      	lsls	r6, r0
    9ea0:	40dc      	lsrs	r4, r3
    9ea2:	4082      	lsls	r2, r0
    9ea4:	4657      	mov	r7, sl
    9ea6:	1c30      	adds	r0, r6, #0
    9ea8:	4322      	orrs	r2, r4
    9eaa:	40df      	lsrs	r7, r3
    9eac:	1e44      	subs	r4, r0, #1
    9eae:	41a0      	sbcs	r0, r4
    9eb0:	4302      	orrs	r2, r0
    9eb2:	1c3b      	adds	r3, r7, #0
    9eb4:	0754      	lsls	r4, r2, #29
    9eb6:	d009      	beq.n	9ecc <__aeabi_dmul+0x494>
    9eb8:	200f      	movs	r0, #15
    9eba:	4010      	ands	r0, r2
    9ebc:	2804      	cmp	r0, #4
    9ebe:	d005      	beq.n	9ecc <__aeabi_dmul+0x494>
    9ec0:	1d10      	adds	r0, r2, #4
    9ec2:	4290      	cmp	r0, r2
    9ec4:	4192      	sbcs	r2, r2
    9ec6:	4252      	negs	r2, r2
    9ec8:	189b      	adds	r3, r3, r2
    9eca:	1c02      	adds	r2, r0, #0
    9ecc:	021d      	lsls	r5, r3, #8
    9ece:	d51a      	bpl.n	9f06 <__aeabi_dmul+0x4ce>
    9ed0:	2301      	movs	r3, #1
    9ed2:	400b      	ands	r3, r1
    9ed4:	2400      	movs	r4, #0
    9ed6:	4699      	mov	r9, r3
    9ed8:	46a0      	mov	r8, r4
    9eda:	2301      	movs	r3, #1
    9edc:	e611      	b.n	9b02 <__aeabi_dmul+0xca>
    9ede:	481c      	ldr	r0, [pc, #112]	; (9f50 <__aeabi_dmul+0x518>)
    9ee0:	9c04      	ldr	r4, [sp, #16]
    9ee2:	4655      	mov	r5, sl
    9ee4:	1b00      	subs	r0, r0, r4
    9ee6:	40c5      	lsrs	r5, r0
    9ee8:	1c28      	adds	r0, r5, #0
    9eea:	2b20      	cmp	r3, #32
    9eec:	d016      	beq.n	9f1c <__aeabi_dmul+0x4e4>
    9eee:	4e19      	ldr	r6, [pc, #100]	; (9f54 <__aeabi_dmul+0x51c>)
    9ef0:	4657      	mov	r7, sl
    9ef2:	19a2      	adds	r2, r4, r6
    9ef4:	4097      	lsls	r7, r2
    9ef6:	1c3a      	adds	r2, r7, #0
    9ef8:	4643      	mov	r3, r8
    9efa:	431a      	orrs	r2, r3
    9efc:	1e53      	subs	r3, r2, #1
    9efe:	419a      	sbcs	r2, r3
    9f00:	4302      	orrs	r2, r0
    9f02:	2300      	movs	r3, #0
    9f04:	e7d6      	b.n	9eb4 <__aeabi_dmul+0x47c>
    9f06:	0758      	lsls	r0, r3, #29
    9f08:	025b      	lsls	r3, r3, #9
    9f0a:	08d2      	lsrs	r2, r2, #3
    9f0c:	0b1c      	lsrs	r4, r3, #12
    9f0e:	2301      	movs	r3, #1
    9f10:	400b      	ands	r3, r1
    9f12:	4310      	orrs	r0, r2
    9f14:	4699      	mov	r9, r3
    9f16:	4680      	mov	r8, r0
    9f18:	2300      	movs	r3, #0
    9f1a:	e5f2      	b.n	9b02 <__aeabi_dmul+0xca>
    9f1c:	2200      	movs	r2, #0
    9f1e:	e7eb      	b.n	9ef8 <__aeabi_dmul+0x4c0>
    9f20:	2480      	movs	r4, #128	; 0x80
    9f22:	0324      	lsls	r4, r4, #12
    9f24:	4650      	mov	r0, sl
    9f26:	2301      	movs	r3, #1
    9f28:	4304      	orrs	r4, r0
    9f2a:	4019      	ands	r1, r3
    9f2c:	0324      	lsls	r4, r4, #12
    9f2e:	0b24      	lsrs	r4, r4, #12
    9f30:	4689      	mov	r9, r1
    9f32:	4b04      	ldr	r3, [pc, #16]	; (9f44 <__aeabi_dmul+0x50c>)
    9f34:	e5e5      	b.n	9b02 <__aeabi_dmul+0xca>
    9f36:	46c0      	nop			; (mov r8, r8)
    9f38:	000003ff 	.word	0x000003ff
    9f3c:	feffffff 	.word	0xfeffffff
    9f40:	000007fe 	.word	0x000007fe
    9f44:	000007ff 	.word	0x000007ff
    9f48:	fffffc02 	.word	0xfffffc02
    9f4c:	0000041e 	.word	0x0000041e
    9f50:	fffffbe2 	.word	0xfffffbe2
    9f54:	0000043e 	.word	0x0000043e

00009f58 <__aeabi_dsub>:
    9f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9f5a:	465f      	mov	r7, fp
    9f5c:	4656      	mov	r6, sl
    9f5e:	4644      	mov	r4, r8
    9f60:	464d      	mov	r5, r9
    9f62:	b4f0      	push	{r4, r5, r6, r7}
    9f64:	030c      	lsls	r4, r1, #12
    9f66:	004d      	lsls	r5, r1, #1
    9f68:	0fcf      	lsrs	r7, r1, #31
    9f6a:	0a61      	lsrs	r1, r4, #9
    9f6c:	0f44      	lsrs	r4, r0, #29
    9f6e:	4321      	orrs	r1, r4
    9f70:	00c4      	lsls	r4, r0, #3
    9f72:	0318      	lsls	r0, r3, #12
    9f74:	0fde      	lsrs	r6, r3, #31
    9f76:	4680      	mov	r8, r0
    9f78:	46b4      	mov	ip, r6
    9f7a:	4646      	mov	r6, r8
    9f7c:	0058      	lsls	r0, r3, #1
    9f7e:	0a76      	lsrs	r6, r6, #9
    9f80:	0f53      	lsrs	r3, r2, #29
    9f82:	4333      	orrs	r3, r6
    9f84:	00d6      	lsls	r6, r2, #3
    9f86:	4ad1      	ldr	r2, [pc, #836]	; (a2cc <__aeabi_dsub+0x374>)
    9f88:	0d6d      	lsrs	r5, r5, #21
    9f8a:	46ba      	mov	sl, r7
    9f8c:	0d40      	lsrs	r0, r0, #21
    9f8e:	46b3      	mov	fp, r6
    9f90:	4290      	cmp	r0, r2
    9f92:	d100      	bne.n	9f96 <__aeabi_dsub+0x3e>
    9f94:	e0f5      	b.n	a182 <__aeabi_dsub+0x22a>
    9f96:	4662      	mov	r2, ip
    9f98:	2601      	movs	r6, #1
    9f9a:	4072      	eors	r2, r6
    9f9c:	4694      	mov	ip, r2
    9f9e:	4567      	cmp	r7, ip
    9fa0:	d100      	bne.n	9fa4 <__aeabi_dsub+0x4c>
    9fa2:	e0ab      	b.n	a0fc <__aeabi_dsub+0x1a4>
    9fa4:	1a2f      	subs	r7, r5, r0
    9fa6:	2f00      	cmp	r7, #0
    9fa8:	dc00      	bgt.n	9fac <__aeabi_dsub+0x54>
    9faa:	e111      	b.n	a1d0 <__aeabi_dsub+0x278>
    9fac:	2800      	cmp	r0, #0
    9fae:	d13e      	bne.n	a02e <__aeabi_dsub+0xd6>
    9fb0:	4658      	mov	r0, fp
    9fb2:	4318      	orrs	r0, r3
    9fb4:	d000      	beq.n	9fb8 <__aeabi_dsub+0x60>
    9fb6:	e0f1      	b.n	a19c <__aeabi_dsub+0x244>
    9fb8:	0760      	lsls	r0, r4, #29
    9fba:	d100      	bne.n	9fbe <__aeabi_dsub+0x66>
    9fbc:	e097      	b.n	a0ee <__aeabi_dsub+0x196>
    9fbe:	230f      	movs	r3, #15
    9fc0:	4023      	ands	r3, r4
    9fc2:	2b04      	cmp	r3, #4
    9fc4:	d100      	bne.n	9fc8 <__aeabi_dsub+0x70>
    9fc6:	e122      	b.n	a20e <__aeabi_dsub+0x2b6>
    9fc8:	1d22      	adds	r2, r4, #4
    9fca:	42a2      	cmp	r2, r4
    9fcc:	41a4      	sbcs	r4, r4
    9fce:	4264      	negs	r4, r4
    9fd0:	2380      	movs	r3, #128	; 0x80
    9fd2:	1909      	adds	r1, r1, r4
    9fd4:	041b      	lsls	r3, r3, #16
    9fd6:	2701      	movs	r7, #1
    9fd8:	4650      	mov	r0, sl
    9fda:	400b      	ands	r3, r1
    9fdc:	4007      	ands	r7, r0
    9fde:	1c14      	adds	r4, r2, #0
    9fe0:	2b00      	cmp	r3, #0
    9fe2:	d100      	bne.n	9fe6 <__aeabi_dsub+0x8e>
    9fe4:	e079      	b.n	a0da <__aeabi_dsub+0x182>
    9fe6:	4bb9      	ldr	r3, [pc, #740]	; (a2cc <__aeabi_dsub+0x374>)
    9fe8:	3501      	adds	r5, #1
    9fea:	429d      	cmp	r5, r3
    9fec:	d100      	bne.n	9ff0 <__aeabi_dsub+0x98>
    9fee:	e10b      	b.n	a208 <__aeabi_dsub+0x2b0>
    9ff0:	4bb7      	ldr	r3, [pc, #732]	; (a2d0 <__aeabi_dsub+0x378>)
    9ff2:	08e4      	lsrs	r4, r4, #3
    9ff4:	4019      	ands	r1, r3
    9ff6:	0748      	lsls	r0, r1, #29
    9ff8:	0249      	lsls	r1, r1, #9
    9ffa:	4304      	orrs	r4, r0
    9ffc:	0b0b      	lsrs	r3, r1, #12
    9ffe:	2000      	movs	r0, #0
    a000:	2100      	movs	r1, #0
    a002:	031b      	lsls	r3, r3, #12
    a004:	0b1a      	lsrs	r2, r3, #12
    a006:	0d0b      	lsrs	r3, r1, #20
    a008:	056d      	lsls	r5, r5, #21
    a00a:	051b      	lsls	r3, r3, #20
    a00c:	4313      	orrs	r3, r2
    a00e:	086a      	lsrs	r2, r5, #1
    a010:	4db0      	ldr	r5, [pc, #704]	; (a2d4 <__aeabi_dsub+0x37c>)
    a012:	07ff      	lsls	r7, r7, #31
    a014:	401d      	ands	r5, r3
    a016:	4315      	orrs	r5, r2
    a018:	006d      	lsls	r5, r5, #1
    a01a:	086d      	lsrs	r5, r5, #1
    a01c:	1c29      	adds	r1, r5, #0
    a01e:	4339      	orrs	r1, r7
    a020:	1c20      	adds	r0, r4, #0
    a022:	bc3c      	pop	{r2, r3, r4, r5}
    a024:	4690      	mov	r8, r2
    a026:	4699      	mov	r9, r3
    a028:	46a2      	mov	sl, r4
    a02a:	46ab      	mov	fp, r5
    a02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a02e:	48a7      	ldr	r0, [pc, #668]	; (a2cc <__aeabi_dsub+0x374>)
    a030:	4285      	cmp	r5, r0
    a032:	d0c1      	beq.n	9fb8 <__aeabi_dsub+0x60>
    a034:	2080      	movs	r0, #128	; 0x80
    a036:	0400      	lsls	r0, r0, #16
    a038:	4303      	orrs	r3, r0
    a03a:	2f38      	cmp	r7, #56	; 0x38
    a03c:	dd00      	ble.n	a040 <__aeabi_dsub+0xe8>
    a03e:	e0fd      	b.n	a23c <__aeabi_dsub+0x2e4>
    a040:	2f1f      	cmp	r7, #31
    a042:	dd00      	ble.n	a046 <__aeabi_dsub+0xee>
    a044:	e131      	b.n	a2aa <__aeabi_dsub+0x352>
    a046:	2020      	movs	r0, #32
    a048:	1bc0      	subs	r0, r0, r7
    a04a:	1c1a      	adds	r2, r3, #0
    a04c:	465e      	mov	r6, fp
    a04e:	4082      	lsls	r2, r0
    a050:	40fe      	lsrs	r6, r7
    a052:	4332      	orrs	r2, r6
    a054:	4694      	mov	ip, r2
    a056:	465a      	mov	r2, fp
    a058:	4082      	lsls	r2, r0
    a05a:	1c10      	adds	r0, r2, #0
    a05c:	1e42      	subs	r2, r0, #1
    a05e:	4190      	sbcs	r0, r2
    a060:	40fb      	lsrs	r3, r7
    a062:	4662      	mov	r2, ip
    a064:	4302      	orrs	r2, r0
    a066:	1c1f      	adds	r7, r3, #0
    a068:	1aa2      	subs	r2, r4, r2
    a06a:	4294      	cmp	r4, r2
    a06c:	41a4      	sbcs	r4, r4
    a06e:	4264      	negs	r4, r4
    a070:	1bc9      	subs	r1, r1, r7
    a072:	1b09      	subs	r1, r1, r4
    a074:	1c14      	adds	r4, r2, #0
    a076:	020a      	lsls	r2, r1, #8
    a078:	d59e      	bpl.n	9fb8 <__aeabi_dsub+0x60>
    a07a:	0249      	lsls	r1, r1, #9
    a07c:	0a4f      	lsrs	r7, r1, #9
    a07e:	2f00      	cmp	r7, #0
    a080:	d100      	bne.n	a084 <__aeabi_dsub+0x12c>
    a082:	e0d6      	b.n	a232 <__aeabi_dsub+0x2da>
    a084:	1c38      	adds	r0, r7, #0
    a086:	f000 fbcd 	bl	a824 <__clzsi2>
    a08a:	1c02      	adds	r2, r0, #0
    a08c:	3a08      	subs	r2, #8
    a08e:	2a1f      	cmp	r2, #31
    a090:	dd00      	ble.n	a094 <__aeabi_dsub+0x13c>
    a092:	e0c3      	b.n	a21c <__aeabi_dsub+0x2c4>
    a094:	2128      	movs	r1, #40	; 0x28
    a096:	1c23      	adds	r3, r4, #0
    a098:	1a09      	subs	r1, r1, r0
    a09a:	4097      	lsls	r7, r2
    a09c:	40cb      	lsrs	r3, r1
    a09e:	431f      	orrs	r7, r3
    a0a0:	4094      	lsls	r4, r2
    a0a2:	4295      	cmp	r5, r2
    a0a4:	dd00      	ble.n	a0a8 <__aeabi_dsub+0x150>
    a0a6:	e0c0      	b.n	a22a <__aeabi_dsub+0x2d2>
    a0a8:	1b55      	subs	r5, r2, r5
    a0aa:	1c69      	adds	r1, r5, #1
    a0ac:	291f      	cmp	r1, #31
    a0ae:	dd00      	ble.n	a0b2 <__aeabi_dsub+0x15a>
    a0b0:	e0ea      	b.n	a288 <__aeabi_dsub+0x330>
    a0b2:	221f      	movs	r2, #31
    a0b4:	1b55      	subs	r5, r2, r5
    a0b6:	1c3b      	adds	r3, r7, #0
    a0b8:	1c22      	adds	r2, r4, #0
    a0ba:	40ab      	lsls	r3, r5
    a0bc:	40ca      	lsrs	r2, r1
    a0be:	40ac      	lsls	r4, r5
    a0c0:	1e65      	subs	r5, r4, #1
    a0c2:	41ac      	sbcs	r4, r5
    a0c4:	4313      	orrs	r3, r2
    a0c6:	40cf      	lsrs	r7, r1
    a0c8:	431c      	orrs	r4, r3
    a0ca:	1c39      	adds	r1, r7, #0
    a0cc:	2500      	movs	r5, #0
    a0ce:	e773      	b.n	9fb8 <__aeabi_dsub+0x60>
    a0d0:	2180      	movs	r1, #128	; 0x80
    a0d2:	4d7e      	ldr	r5, [pc, #504]	; (a2cc <__aeabi_dsub+0x374>)
    a0d4:	2700      	movs	r7, #0
    a0d6:	03c9      	lsls	r1, r1, #15
    a0d8:	2400      	movs	r4, #0
    a0da:	4b7c      	ldr	r3, [pc, #496]	; (a2cc <__aeabi_dsub+0x374>)
    a0dc:	0748      	lsls	r0, r1, #29
    a0de:	08e4      	lsrs	r4, r4, #3
    a0e0:	4304      	orrs	r4, r0
    a0e2:	08c9      	lsrs	r1, r1, #3
    a0e4:	429d      	cmp	r5, r3
    a0e6:	d050      	beq.n	a18a <__aeabi_dsub+0x232>
    a0e8:	0309      	lsls	r1, r1, #12
    a0ea:	0b0b      	lsrs	r3, r1, #12
    a0ec:	e787      	b.n	9ffe <__aeabi_dsub+0xa6>
    a0ee:	2380      	movs	r3, #128	; 0x80
    a0f0:	041b      	lsls	r3, r3, #16
    a0f2:	2701      	movs	r7, #1
    a0f4:	4652      	mov	r2, sl
    a0f6:	400b      	ands	r3, r1
    a0f8:	4017      	ands	r7, r2
    a0fa:	e771      	b.n	9fe0 <__aeabi_dsub+0x88>
    a0fc:	1a2a      	subs	r2, r5, r0
    a0fe:	4694      	mov	ip, r2
    a100:	2a00      	cmp	r2, #0
    a102:	dc00      	bgt.n	a106 <__aeabi_dsub+0x1ae>
    a104:	e0a1      	b.n	a24a <__aeabi_dsub+0x2f2>
    a106:	2800      	cmp	r0, #0
    a108:	d054      	beq.n	a1b4 <__aeabi_dsub+0x25c>
    a10a:	4870      	ldr	r0, [pc, #448]	; (a2cc <__aeabi_dsub+0x374>)
    a10c:	4285      	cmp	r5, r0
    a10e:	d100      	bne.n	a112 <__aeabi_dsub+0x1ba>
    a110:	e752      	b.n	9fb8 <__aeabi_dsub+0x60>
    a112:	2080      	movs	r0, #128	; 0x80
    a114:	0400      	lsls	r0, r0, #16
    a116:	4303      	orrs	r3, r0
    a118:	4660      	mov	r0, ip
    a11a:	2838      	cmp	r0, #56	; 0x38
    a11c:	dd00      	ble.n	a120 <__aeabi_dsub+0x1c8>
    a11e:	e10e      	b.n	a33e <__aeabi_dsub+0x3e6>
    a120:	281f      	cmp	r0, #31
    a122:	dd00      	ble.n	a126 <__aeabi_dsub+0x1ce>
    a124:	e157      	b.n	a3d6 <__aeabi_dsub+0x47e>
    a126:	4662      	mov	r2, ip
    a128:	2020      	movs	r0, #32
    a12a:	1a80      	subs	r0, r0, r2
    a12c:	1c1e      	adds	r6, r3, #0
    a12e:	4086      	lsls	r6, r0
    a130:	46b1      	mov	r9, r6
    a132:	465e      	mov	r6, fp
    a134:	40d6      	lsrs	r6, r2
    a136:	464a      	mov	r2, r9
    a138:	4332      	orrs	r2, r6
    a13a:	465e      	mov	r6, fp
    a13c:	4086      	lsls	r6, r0
    a13e:	4690      	mov	r8, r2
    a140:	1c30      	adds	r0, r6, #0
    a142:	1e42      	subs	r2, r0, #1
    a144:	4190      	sbcs	r0, r2
    a146:	4642      	mov	r2, r8
    a148:	4302      	orrs	r2, r0
    a14a:	4660      	mov	r0, ip
    a14c:	40c3      	lsrs	r3, r0
    a14e:	1912      	adds	r2, r2, r4
    a150:	42a2      	cmp	r2, r4
    a152:	41a4      	sbcs	r4, r4
    a154:	4264      	negs	r4, r4
    a156:	1859      	adds	r1, r3, r1
    a158:	1909      	adds	r1, r1, r4
    a15a:	1c14      	adds	r4, r2, #0
    a15c:	0208      	lsls	r0, r1, #8
    a15e:	d400      	bmi.n	a162 <__aeabi_dsub+0x20a>
    a160:	e72a      	b.n	9fb8 <__aeabi_dsub+0x60>
    a162:	4b5a      	ldr	r3, [pc, #360]	; (a2cc <__aeabi_dsub+0x374>)
    a164:	3501      	adds	r5, #1
    a166:	429d      	cmp	r5, r3
    a168:	d100      	bne.n	a16c <__aeabi_dsub+0x214>
    a16a:	e131      	b.n	a3d0 <__aeabi_dsub+0x478>
    a16c:	4b58      	ldr	r3, [pc, #352]	; (a2d0 <__aeabi_dsub+0x378>)
    a16e:	0860      	lsrs	r0, r4, #1
    a170:	4019      	ands	r1, r3
    a172:	2301      	movs	r3, #1
    a174:	4023      	ands	r3, r4
    a176:	1c1c      	adds	r4, r3, #0
    a178:	4304      	orrs	r4, r0
    a17a:	07cb      	lsls	r3, r1, #31
    a17c:	431c      	orrs	r4, r3
    a17e:	0849      	lsrs	r1, r1, #1
    a180:	e71a      	b.n	9fb8 <__aeabi_dsub+0x60>
    a182:	431e      	orrs	r6, r3
    a184:	d000      	beq.n	a188 <__aeabi_dsub+0x230>
    a186:	e70a      	b.n	9f9e <__aeabi_dsub+0x46>
    a188:	e705      	b.n	9f96 <__aeabi_dsub+0x3e>
    a18a:	1c23      	adds	r3, r4, #0
    a18c:	430b      	orrs	r3, r1
    a18e:	d03b      	beq.n	a208 <__aeabi_dsub+0x2b0>
    a190:	2380      	movs	r3, #128	; 0x80
    a192:	031b      	lsls	r3, r3, #12
    a194:	430b      	orrs	r3, r1
    a196:	031b      	lsls	r3, r3, #12
    a198:	0b1b      	lsrs	r3, r3, #12
    a19a:	e730      	b.n	9ffe <__aeabi_dsub+0xa6>
    a19c:	3f01      	subs	r7, #1
    a19e:	2f00      	cmp	r7, #0
    a1a0:	d16d      	bne.n	a27e <__aeabi_dsub+0x326>
    a1a2:	465e      	mov	r6, fp
    a1a4:	1ba2      	subs	r2, r4, r6
    a1a6:	4294      	cmp	r4, r2
    a1a8:	41a4      	sbcs	r4, r4
    a1aa:	4264      	negs	r4, r4
    a1ac:	1ac9      	subs	r1, r1, r3
    a1ae:	1b09      	subs	r1, r1, r4
    a1b0:	1c14      	adds	r4, r2, #0
    a1b2:	e760      	b.n	a076 <__aeabi_dsub+0x11e>
    a1b4:	4658      	mov	r0, fp
    a1b6:	4318      	orrs	r0, r3
    a1b8:	d100      	bne.n	a1bc <__aeabi_dsub+0x264>
    a1ba:	e6fd      	b.n	9fb8 <__aeabi_dsub+0x60>
    a1bc:	2601      	movs	r6, #1
    a1be:	4276      	negs	r6, r6
    a1c0:	44b4      	add	ip, r6
    a1c2:	4660      	mov	r0, ip
    a1c4:	2800      	cmp	r0, #0
    a1c6:	d000      	beq.n	a1ca <__aeabi_dsub+0x272>
    a1c8:	e0d0      	b.n	a36c <__aeabi_dsub+0x414>
    a1ca:	465e      	mov	r6, fp
    a1cc:	1932      	adds	r2, r6, r4
    a1ce:	e7bf      	b.n	a150 <__aeabi_dsub+0x1f8>
    a1d0:	2f00      	cmp	r7, #0
    a1d2:	d000      	beq.n	a1d6 <__aeabi_dsub+0x27e>
    a1d4:	e080      	b.n	a2d8 <__aeabi_dsub+0x380>
    a1d6:	1c68      	adds	r0, r5, #1
    a1d8:	0540      	lsls	r0, r0, #21
    a1da:	0d40      	lsrs	r0, r0, #21
    a1dc:	2801      	cmp	r0, #1
    a1de:	dc00      	bgt.n	a1e2 <__aeabi_dsub+0x28a>
    a1e0:	e0e8      	b.n	a3b4 <__aeabi_dsub+0x45c>
    a1e2:	465a      	mov	r2, fp
    a1e4:	1aa2      	subs	r2, r4, r2
    a1e6:	4294      	cmp	r4, r2
    a1e8:	41bf      	sbcs	r7, r7
    a1ea:	1ac8      	subs	r0, r1, r3
    a1ec:	427f      	negs	r7, r7
    a1ee:	1bc7      	subs	r7, r0, r7
    a1f0:	023e      	lsls	r6, r7, #8
    a1f2:	d400      	bmi.n	a1f6 <__aeabi_dsub+0x29e>
    a1f4:	e098      	b.n	a328 <__aeabi_dsub+0x3d0>
    a1f6:	4658      	mov	r0, fp
    a1f8:	1b04      	subs	r4, r0, r4
    a1fa:	45a3      	cmp	fp, r4
    a1fc:	4192      	sbcs	r2, r2
    a1fe:	1a59      	subs	r1, r3, r1
    a200:	4252      	negs	r2, r2
    a202:	1a8f      	subs	r7, r1, r2
    a204:	46e2      	mov	sl, ip
    a206:	e73a      	b.n	a07e <__aeabi_dsub+0x126>
    a208:	2300      	movs	r3, #0
    a20a:	2400      	movs	r4, #0
    a20c:	e6f7      	b.n	9ffe <__aeabi_dsub+0xa6>
    a20e:	2380      	movs	r3, #128	; 0x80
    a210:	041b      	lsls	r3, r3, #16
    a212:	2701      	movs	r7, #1
    a214:	4656      	mov	r6, sl
    a216:	400b      	ands	r3, r1
    a218:	4037      	ands	r7, r6
    a21a:	e6e1      	b.n	9fe0 <__aeabi_dsub+0x88>
    a21c:	1c27      	adds	r7, r4, #0
    a21e:	3828      	subs	r0, #40	; 0x28
    a220:	4087      	lsls	r7, r0
    a222:	2400      	movs	r4, #0
    a224:	4295      	cmp	r5, r2
    a226:	dc00      	bgt.n	a22a <__aeabi_dsub+0x2d2>
    a228:	e73e      	b.n	a0a8 <__aeabi_dsub+0x150>
    a22a:	4929      	ldr	r1, [pc, #164]	; (a2d0 <__aeabi_dsub+0x378>)
    a22c:	1aad      	subs	r5, r5, r2
    a22e:	4039      	ands	r1, r7
    a230:	e6c2      	b.n	9fb8 <__aeabi_dsub+0x60>
    a232:	1c20      	adds	r0, r4, #0
    a234:	f000 faf6 	bl	a824 <__clzsi2>
    a238:	3020      	adds	r0, #32
    a23a:	e726      	b.n	a08a <__aeabi_dsub+0x132>
    a23c:	465a      	mov	r2, fp
    a23e:	431a      	orrs	r2, r3
    a240:	1e53      	subs	r3, r2, #1
    a242:	419a      	sbcs	r2, r3
    a244:	b2d2      	uxtb	r2, r2
    a246:	2700      	movs	r7, #0
    a248:	e70e      	b.n	a068 <__aeabi_dsub+0x110>
    a24a:	2a00      	cmp	r2, #0
    a24c:	d000      	beq.n	a250 <__aeabi_dsub+0x2f8>
    a24e:	e0de      	b.n	a40e <__aeabi_dsub+0x4b6>
    a250:	1c68      	adds	r0, r5, #1
    a252:	0546      	lsls	r6, r0, #21
    a254:	0d76      	lsrs	r6, r6, #21
    a256:	2e01      	cmp	r6, #1
    a258:	dc00      	bgt.n	a25c <__aeabi_dsub+0x304>
    a25a:	e090      	b.n	a37e <__aeabi_dsub+0x426>
    a25c:	4d1b      	ldr	r5, [pc, #108]	; (a2cc <__aeabi_dsub+0x374>)
    a25e:	42a8      	cmp	r0, r5
    a260:	d100      	bne.n	a264 <__aeabi_dsub+0x30c>
    a262:	e0f5      	b.n	a450 <__aeabi_dsub+0x4f8>
    a264:	465e      	mov	r6, fp
    a266:	1932      	adds	r2, r6, r4
    a268:	42a2      	cmp	r2, r4
    a26a:	41a4      	sbcs	r4, r4
    a26c:	4264      	negs	r4, r4
    a26e:	1859      	adds	r1, r3, r1
    a270:	1909      	adds	r1, r1, r4
    a272:	07cc      	lsls	r4, r1, #31
    a274:	0852      	lsrs	r2, r2, #1
    a276:	4314      	orrs	r4, r2
    a278:	0849      	lsrs	r1, r1, #1
    a27a:	1c05      	adds	r5, r0, #0
    a27c:	e69c      	b.n	9fb8 <__aeabi_dsub+0x60>
    a27e:	4813      	ldr	r0, [pc, #76]	; (a2cc <__aeabi_dsub+0x374>)
    a280:	4285      	cmp	r5, r0
    a282:	d000      	beq.n	a286 <__aeabi_dsub+0x32e>
    a284:	e6d9      	b.n	a03a <__aeabi_dsub+0xe2>
    a286:	e697      	b.n	9fb8 <__aeabi_dsub+0x60>
    a288:	1c2b      	adds	r3, r5, #0
    a28a:	3b1f      	subs	r3, #31
    a28c:	1c3e      	adds	r6, r7, #0
    a28e:	40de      	lsrs	r6, r3
    a290:	1c33      	adds	r3, r6, #0
    a292:	2920      	cmp	r1, #32
    a294:	d06f      	beq.n	a376 <__aeabi_dsub+0x41e>
    a296:	223f      	movs	r2, #63	; 0x3f
    a298:	1b55      	subs	r5, r2, r5
    a29a:	40af      	lsls	r7, r5
    a29c:	433c      	orrs	r4, r7
    a29e:	1e60      	subs	r0, r4, #1
    a2a0:	4184      	sbcs	r4, r0
    a2a2:	431c      	orrs	r4, r3
    a2a4:	2100      	movs	r1, #0
    a2a6:	2500      	movs	r5, #0
    a2a8:	e686      	b.n	9fb8 <__aeabi_dsub+0x60>
    a2aa:	1c38      	adds	r0, r7, #0
    a2ac:	3820      	subs	r0, #32
    a2ae:	1c1e      	adds	r6, r3, #0
    a2b0:	40c6      	lsrs	r6, r0
    a2b2:	1c30      	adds	r0, r6, #0
    a2b4:	2f20      	cmp	r7, #32
    a2b6:	d060      	beq.n	a37a <__aeabi_dsub+0x422>
    a2b8:	2240      	movs	r2, #64	; 0x40
    a2ba:	1bd7      	subs	r7, r2, r7
    a2bc:	40bb      	lsls	r3, r7
    a2be:	465a      	mov	r2, fp
    a2c0:	431a      	orrs	r2, r3
    a2c2:	1e53      	subs	r3, r2, #1
    a2c4:	419a      	sbcs	r2, r3
    a2c6:	4302      	orrs	r2, r0
    a2c8:	2700      	movs	r7, #0
    a2ca:	e6cd      	b.n	a068 <__aeabi_dsub+0x110>
    a2cc:	000007ff 	.word	0x000007ff
    a2d0:	ff7fffff 	.word	0xff7fffff
    a2d4:	800fffff 	.word	0x800fffff
    a2d8:	2d00      	cmp	r5, #0
    a2da:	d037      	beq.n	a34c <__aeabi_dsub+0x3f4>
    a2dc:	4db6      	ldr	r5, [pc, #728]	; (a5b8 <__aeabi_dsub+0x660>)
    a2de:	42a8      	cmp	r0, r5
    a2e0:	d100      	bne.n	a2e4 <__aeabi_dsub+0x38c>
    a2e2:	e08f      	b.n	a404 <__aeabi_dsub+0x4ac>
    a2e4:	2580      	movs	r5, #128	; 0x80
    a2e6:	042d      	lsls	r5, r5, #16
    a2e8:	427f      	negs	r7, r7
    a2ea:	4329      	orrs	r1, r5
    a2ec:	2f38      	cmp	r7, #56	; 0x38
    a2ee:	dd00      	ble.n	a2f2 <__aeabi_dsub+0x39a>
    a2f0:	e0a8      	b.n	a444 <__aeabi_dsub+0x4ec>
    a2f2:	2f1f      	cmp	r7, #31
    a2f4:	dd00      	ble.n	a2f8 <__aeabi_dsub+0x3a0>
    a2f6:	e124      	b.n	a542 <__aeabi_dsub+0x5ea>
    a2f8:	2520      	movs	r5, #32
    a2fa:	1bed      	subs	r5, r5, r7
    a2fc:	1c0e      	adds	r6, r1, #0
    a2fe:	40ae      	lsls	r6, r5
    a300:	46b0      	mov	r8, r6
    a302:	1c26      	adds	r6, r4, #0
    a304:	40fe      	lsrs	r6, r7
    a306:	4642      	mov	r2, r8
    a308:	40ac      	lsls	r4, r5
    a30a:	4316      	orrs	r6, r2
    a30c:	1e65      	subs	r5, r4, #1
    a30e:	41ac      	sbcs	r4, r5
    a310:	4334      	orrs	r4, r6
    a312:	40f9      	lsrs	r1, r7
    a314:	465a      	mov	r2, fp
    a316:	1b14      	subs	r4, r2, r4
    a318:	45a3      	cmp	fp, r4
    a31a:	4192      	sbcs	r2, r2
    a31c:	1a5b      	subs	r3, r3, r1
    a31e:	4252      	negs	r2, r2
    a320:	1a99      	subs	r1, r3, r2
    a322:	1c05      	adds	r5, r0, #0
    a324:	46e2      	mov	sl, ip
    a326:	e6a6      	b.n	a076 <__aeabi_dsub+0x11e>
    a328:	1c13      	adds	r3, r2, #0
    a32a:	433b      	orrs	r3, r7
    a32c:	1c14      	adds	r4, r2, #0
    a32e:	2b00      	cmp	r3, #0
    a330:	d000      	beq.n	a334 <__aeabi_dsub+0x3dc>
    a332:	e6a4      	b.n	a07e <__aeabi_dsub+0x126>
    a334:	2700      	movs	r7, #0
    a336:	2100      	movs	r1, #0
    a338:	2500      	movs	r5, #0
    a33a:	2400      	movs	r4, #0
    a33c:	e6cd      	b.n	a0da <__aeabi_dsub+0x182>
    a33e:	465a      	mov	r2, fp
    a340:	431a      	orrs	r2, r3
    a342:	1e53      	subs	r3, r2, #1
    a344:	419a      	sbcs	r2, r3
    a346:	b2d2      	uxtb	r2, r2
    a348:	2300      	movs	r3, #0
    a34a:	e700      	b.n	a14e <__aeabi_dsub+0x1f6>
    a34c:	1c0d      	adds	r5, r1, #0
    a34e:	4325      	orrs	r5, r4
    a350:	d058      	beq.n	a404 <__aeabi_dsub+0x4ac>
    a352:	43ff      	mvns	r7, r7
    a354:	2f00      	cmp	r7, #0
    a356:	d151      	bne.n	a3fc <__aeabi_dsub+0x4a4>
    a358:	465a      	mov	r2, fp
    a35a:	1b14      	subs	r4, r2, r4
    a35c:	45a3      	cmp	fp, r4
    a35e:	4192      	sbcs	r2, r2
    a360:	1a59      	subs	r1, r3, r1
    a362:	4252      	negs	r2, r2
    a364:	1a89      	subs	r1, r1, r2
    a366:	1c05      	adds	r5, r0, #0
    a368:	46e2      	mov	sl, ip
    a36a:	e684      	b.n	a076 <__aeabi_dsub+0x11e>
    a36c:	4892      	ldr	r0, [pc, #584]	; (a5b8 <__aeabi_dsub+0x660>)
    a36e:	4285      	cmp	r5, r0
    a370:	d000      	beq.n	a374 <__aeabi_dsub+0x41c>
    a372:	e6d1      	b.n	a118 <__aeabi_dsub+0x1c0>
    a374:	e620      	b.n	9fb8 <__aeabi_dsub+0x60>
    a376:	2700      	movs	r7, #0
    a378:	e790      	b.n	a29c <__aeabi_dsub+0x344>
    a37a:	2300      	movs	r3, #0
    a37c:	e79f      	b.n	a2be <__aeabi_dsub+0x366>
    a37e:	1c08      	adds	r0, r1, #0
    a380:	4320      	orrs	r0, r4
    a382:	2d00      	cmp	r5, #0
    a384:	d000      	beq.n	a388 <__aeabi_dsub+0x430>
    a386:	e0c2      	b.n	a50e <__aeabi_dsub+0x5b6>
    a388:	2800      	cmp	r0, #0
    a38a:	d100      	bne.n	a38e <__aeabi_dsub+0x436>
    a38c:	e0ef      	b.n	a56e <__aeabi_dsub+0x616>
    a38e:	4658      	mov	r0, fp
    a390:	4318      	orrs	r0, r3
    a392:	d100      	bne.n	a396 <__aeabi_dsub+0x43e>
    a394:	e610      	b.n	9fb8 <__aeabi_dsub+0x60>
    a396:	4658      	mov	r0, fp
    a398:	1902      	adds	r2, r0, r4
    a39a:	42a2      	cmp	r2, r4
    a39c:	41a4      	sbcs	r4, r4
    a39e:	4264      	negs	r4, r4
    a3a0:	1859      	adds	r1, r3, r1
    a3a2:	1909      	adds	r1, r1, r4
    a3a4:	1c14      	adds	r4, r2, #0
    a3a6:	020a      	lsls	r2, r1, #8
    a3a8:	d400      	bmi.n	a3ac <__aeabi_dsub+0x454>
    a3aa:	e605      	b.n	9fb8 <__aeabi_dsub+0x60>
    a3ac:	4b83      	ldr	r3, [pc, #524]	; (a5bc <__aeabi_dsub+0x664>)
    a3ae:	2501      	movs	r5, #1
    a3b0:	4019      	ands	r1, r3
    a3b2:	e601      	b.n	9fb8 <__aeabi_dsub+0x60>
    a3b4:	1c08      	adds	r0, r1, #0
    a3b6:	4320      	orrs	r0, r4
    a3b8:	2d00      	cmp	r5, #0
    a3ba:	d138      	bne.n	a42e <__aeabi_dsub+0x4d6>
    a3bc:	2800      	cmp	r0, #0
    a3be:	d16f      	bne.n	a4a0 <__aeabi_dsub+0x548>
    a3c0:	4659      	mov	r1, fp
    a3c2:	4319      	orrs	r1, r3
    a3c4:	d003      	beq.n	a3ce <__aeabi_dsub+0x476>
    a3c6:	1c19      	adds	r1, r3, #0
    a3c8:	465c      	mov	r4, fp
    a3ca:	46e2      	mov	sl, ip
    a3cc:	e5f4      	b.n	9fb8 <__aeabi_dsub+0x60>
    a3ce:	2700      	movs	r7, #0
    a3d0:	2100      	movs	r1, #0
    a3d2:	2400      	movs	r4, #0
    a3d4:	e681      	b.n	a0da <__aeabi_dsub+0x182>
    a3d6:	4660      	mov	r0, ip
    a3d8:	3820      	subs	r0, #32
    a3da:	1c1a      	adds	r2, r3, #0
    a3dc:	40c2      	lsrs	r2, r0
    a3de:	4666      	mov	r6, ip
    a3e0:	1c10      	adds	r0, r2, #0
    a3e2:	2e20      	cmp	r6, #32
    a3e4:	d100      	bne.n	a3e8 <__aeabi_dsub+0x490>
    a3e6:	e0aa      	b.n	a53e <__aeabi_dsub+0x5e6>
    a3e8:	2240      	movs	r2, #64	; 0x40
    a3ea:	1b92      	subs	r2, r2, r6
    a3ec:	4093      	lsls	r3, r2
    a3ee:	465a      	mov	r2, fp
    a3f0:	431a      	orrs	r2, r3
    a3f2:	1e53      	subs	r3, r2, #1
    a3f4:	419a      	sbcs	r2, r3
    a3f6:	4302      	orrs	r2, r0
    a3f8:	2300      	movs	r3, #0
    a3fa:	e6a8      	b.n	a14e <__aeabi_dsub+0x1f6>
    a3fc:	4d6e      	ldr	r5, [pc, #440]	; (a5b8 <__aeabi_dsub+0x660>)
    a3fe:	42a8      	cmp	r0, r5
    a400:	d000      	beq.n	a404 <__aeabi_dsub+0x4ac>
    a402:	e773      	b.n	a2ec <__aeabi_dsub+0x394>
    a404:	1c19      	adds	r1, r3, #0
    a406:	465c      	mov	r4, fp
    a408:	1c05      	adds	r5, r0, #0
    a40a:	46e2      	mov	sl, ip
    a40c:	e5d4      	b.n	9fb8 <__aeabi_dsub+0x60>
    a40e:	2d00      	cmp	r5, #0
    a410:	d122      	bne.n	a458 <__aeabi_dsub+0x500>
    a412:	1c0d      	adds	r5, r1, #0
    a414:	4325      	orrs	r5, r4
    a416:	d076      	beq.n	a506 <__aeabi_dsub+0x5ae>
    a418:	43d5      	mvns	r5, r2
    a41a:	2d00      	cmp	r5, #0
    a41c:	d170      	bne.n	a500 <__aeabi_dsub+0x5a8>
    a41e:	445c      	add	r4, fp
    a420:	455c      	cmp	r4, fp
    a422:	4192      	sbcs	r2, r2
    a424:	1859      	adds	r1, r3, r1
    a426:	4252      	negs	r2, r2
    a428:	1889      	adds	r1, r1, r2
    a42a:	1c05      	adds	r5, r0, #0
    a42c:	e696      	b.n	a15c <__aeabi_dsub+0x204>
    a42e:	2800      	cmp	r0, #0
    a430:	d14c      	bne.n	a4cc <__aeabi_dsub+0x574>
    a432:	4659      	mov	r1, fp
    a434:	4319      	orrs	r1, r3
    a436:	d100      	bne.n	a43a <__aeabi_dsub+0x4e2>
    a438:	e64a      	b.n	a0d0 <__aeabi_dsub+0x178>
    a43a:	1c19      	adds	r1, r3, #0
    a43c:	465c      	mov	r4, fp
    a43e:	46e2      	mov	sl, ip
    a440:	4d5d      	ldr	r5, [pc, #372]	; (a5b8 <__aeabi_dsub+0x660>)
    a442:	e5b9      	b.n	9fb8 <__aeabi_dsub+0x60>
    a444:	430c      	orrs	r4, r1
    a446:	1e61      	subs	r1, r4, #1
    a448:	418c      	sbcs	r4, r1
    a44a:	b2e4      	uxtb	r4, r4
    a44c:	2100      	movs	r1, #0
    a44e:	e761      	b.n	a314 <__aeabi_dsub+0x3bc>
    a450:	1c05      	adds	r5, r0, #0
    a452:	2100      	movs	r1, #0
    a454:	2400      	movs	r4, #0
    a456:	e640      	b.n	a0da <__aeabi_dsub+0x182>
    a458:	4d57      	ldr	r5, [pc, #348]	; (a5b8 <__aeabi_dsub+0x660>)
    a45a:	42a8      	cmp	r0, r5
    a45c:	d053      	beq.n	a506 <__aeabi_dsub+0x5ae>
    a45e:	4255      	negs	r5, r2
    a460:	2280      	movs	r2, #128	; 0x80
    a462:	0416      	lsls	r6, r2, #16
    a464:	4331      	orrs	r1, r6
    a466:	2d38      	cmp	r5, #56	; 0x38
    a468:	dc7b      	bgt.n	a562 <__aeabi_dsub+0x60a>
    a46a:	2d1f      	cmp	r5, #31
    a46c:	dd00      	ble.n	a470 <__aeabi_dsub+0x518>
    a46e:	e08c      	b.n	a58a <__aeabi_dsub+0x632>
    a470:	2220      	movs	r2, #32
    a472:	1b56      	subs	r6, r2, r5
    a474:	1c0a      	adds	r2, r1, #0
    a476:	46b4      	mov	ip, r6
    a478:	40b2      	lsls	r2, r6
    a47a:	1c26      	adds	r6, r4, #0
    a47c:	40ee      	lsrs	r6, r5
    a47e:	4332      	orrs	r2, r6
    a480:	4690      	mov	r8, r2
    a482:	4662      	mov	r2, ip
    a484:	4094      	lsls	r4, r2
    a486:	1e66      	subs	r6, r4, #1
    a488:	41b4      	sbcs	r4, r6
    a48a:	4642      	mov	r2, r8
    a48c:	4314      	orrs	r4, r2
    a48e:	40e9      	lsrs	r1, r5
    a490:	445c      	add	r4, fp
    a492:	455c      	cmp	r4, fp
    a494:	4192      	sbcs	r2, r2
    a496:	18cb      	adds	r3, r1, r3
    a498:	4252      	negs	r2, r2
    a49a:	1899      	adds	r1, r3, r2
    a49c:	1c05      	adds	r5, r0, #0
    a49e:	e65d      	b.n	a15c <__aeabi_dsub+0x204>
    a4a0:	4658      	mov	r0, fp
    a4a2:	4318      	orrs	r0, r3
    a4a4:	d100      	bne.n	a4a8 <__aeabi_dsub+0x550>
    a4a6:	e587      	b.n	9fb8 <__aeabi_dsub+0x60>
    a4a8:	465e      	mov	r6, fp
    a4aa:	1ba7      	subs	r7, r4, r6
    a4ac:	42bc      	cmp	r4, r7
    a4ae:	4192      	sbcs	r2, r2
    a4b0:	1ac8      	subs	r0, r1, r3
    a4b2:	4252      	negs	r2, r2
    a4b4:	1a80      	subs	r0, r0, r2
    a4b6:	0206      	lsls	r6, r0, #8
    a4b8:	d560      	bpl.n	a57c <__aeabi_dsub+0x624>
    a4ba:	4658      	mov	r0, fp
    a4bc:	1b04      	subs	r4, r0, r4
    a4be:	45a3      	cmp	fp, r4
    a4c0:	4192      	sbcs	r2, r2
    a4c2:	1a59      	subs	r1, r3, r1
    a4c4:	4252      	negs	r2, r2
    a4c6:	1a89      	subs	r1, r1, r2
    a4c8:	46e2      	mov	sl, ip
    a4ca:	e575      	b.n	9fb8 <__aeabi_dsub+0x60>
    a4cc:	4658      	mov	r0, fp
    a4ce:	4318      	orrs	r0, r3
    a4d0:	d033      	beq.n	a53a <__aeabi_dsub+0x5e2>
    a4d2:	0748      	lsls	r0, r1, #29
    a4d4:	08e4      	lsrs	r4, r4, #3
    a4d6:	4304      	orrs	r4, r0
    a4d8:	2080      	movs	r0, #128	; 0x80
    a4da:	08c9      	lsrs	r1, r1, #3
    a4dc:	0300      	lsls	r0, r0, #12
    a4de:	4201      	tst	r1, r0
    a4e0:	d008      	beq.n	a4f4 <__aeabi_dsub+0x59c>
    a4e2:	08dd      	lsrs	r5, r3, #3
    a4e4:	4205      	tst	r5, r0
    a4e6:	d105      	bne.n	a4f4 <__aeabi_dsub+0x59c>
    a4e8:	4659      	mov	r1, fp
    a4ea:	08ca      	lsrs	r2, r1, #3
    a4ec:	075c      	lsls	r4, r3, #29
    a4ee:	4314      	orrs	r4, r2
    a4f0:	1c29      	adds	r1, r5, #0
    a4f2:	46e2      	mov	sl, ip
    a4f4:	0f63      	lsrs	r3, r4, #29
    a4f6:	00c9      	lsls	r1, r1, #3
    a4f8:	4319      	orrs	r1, r3
    a4fa:	00e4      	lsls	r4, r4, #3
    a4fc:	4d2e      	ldr	r5, [pc, #184]	; (a5b8 <__aeabi_dsub+0x660>)
    a4fe:	e55b      	b.n	9fb8 <__aeabi_dsub+0x60>
    a500:	4a2d      	ldr	r2, [pc, #180]	; (a5b8 <__aeabi_dsub+0x660>)
    a502:	4290      	cmp	r0, r2
    a504:	d1af      	bne.n	a466 <__aeabi_dsub+0x50e>
    a506:	1c19      	adds	r1, r3, #0
    a508:	465c      	mov	r4, fp
    a50a:	1c05      	adds	r5, r0, #0
    a50c:	e554      	b.n	9fb8 <__aeabi_dsub+0x60>
    a50e:	2800      	cmp	r0, #0
    a510:	d030      	beq.n	a574 <__aeabi_dsub+0x61c>
    a512:	4658      	mov	r0, fp
    a514:	4318      	orrs	r0, r3
    a516:	d010      	beq.n	a53a <__aeabi_dsub+0x5e2>
    a518:	2580      	movs	r5, #128	; 0x80
    a51a:	0748      	lsls	r0, r1, #29
    a51c:	08e4      	lsrs	r4, r4, #3
    a51e:	08c9      	lsrs	r1, r1, #3
    a520:	032d      	lsls	r5, r5, #12
    a522:	4304      	orrs	r4, r0
    a524:	4229      	tst	r1, r5
    a526:	d0e5      	beq.n	a4f4 <__aeabi_dsub+0x59c>
    a528:	08d8      	lsrs	r0, r3, #3
    a52a:	4228      	tst	r0, r5
    a52c:	d1e2      	bne.n	a4f4 <__aeabi_dsub+0x59c>
    a52e:	465d      	mov	r5, fp
    a530:	08ea      	lsrs	r2, r5, #3
    a532:	075c      	lsls	r4, r3, #29
    a534:	4314      	orrs	r4, r2
    a536:	1c01      	adds	r1, r0, #0
    a538:	e7dc      	b.n	a4f4 <__aeabi_dsub+0x59c>
    a53a:	4d1f      	ldr	r5, [pc, #124]	; (a5b8 <__aeabi_dsub+0x660>)
    a53c:	e53c      	b.n	9fb8 <__aeabi_dsub+0x60>
    a53e:	2300      	movs	r3, #0
    a540:	e755      	b.n	a3ee <__aeabi_dsub+0x496>
    a542:	1c3d      	adds	r5, r7, #0
    a544:	3d20      	subs	r5, #32
    a546:	1c0e      	adds	r6, r1, #0
    a548:	40ee      	lsrs	r6, r5
    a54a:	1c35      	adds	r5, r6, #0
    a54c:	2f20      	cmp	r7, #32
    a54e:	d02e      	beq.n	a5ae <__aeabi_dsub+0x656>
    a550:	2640      	movs	r6, #64	; 0x40
    a552:	1bf7      	subs	r7, r6, r7
    a554:	40b9      	lsls	r1, r7
    a556:	430c      	orrs	r4, r1
    a558:	1e61      	subs	r1, r4, #1
    a55a:	418c      	sbcs	r4, r1
    a55c:	432c      	orrs	r4, r5
    a55e:	2100      	movs	r1, #0
    a560:	e6d8      	b.n	a314 <__aeabi_dsub+0x3bc>
    a562:	430c      	orrs	r4, r1
    a564:	1e61      	subs	r1, r4, #1
    a566:	418c      	sbcs	r4, r1
    a568:	b2e4      	uxtb	r4, r4
    a56a:	2100      	movs	r1, #0
    a56c:	e790      	b.n	a490 <__aeabi_dsub+0x538>
    a56e:	1c19      	adds	r1, r3, #0
    a570:	465c      	mov	r4, fp
    a572:	e521      	b.n	9fb8 <__aeabi_dsub+0x60>
    a574:	1c19      	adds	r1, r3, #0
    a576:	465c      	mov	r4, fp
    a578:	4d0f      	ldr	r5, [pc, #60]	; (a5b8 <__aeabi_dsub+0x660>)
    a57a:	e51d      	b.n	9fb8 <__aeabi_dsub+0x60>
    a57c:	1c03      	adds	r3, r0, #0
    a57e:	433b      	orrs	r3, r7
    a580:	d100      	bne.n	a584 <__aeabi_dsub+0x62c>
    a582:	e724      	b.n	a3ce <__aeabi_dsub+0x476>
    a584:	1c01      	adds	r1, r0, #0
    a586:	1c3c      	adds	r4, r7, #0
    a588:	e516      	b.n	9fb8 <__aeabi_dsub+0x60>
    a58a:	2620      	movs	r6, #32
    a58c:	4276      	negs	r6, r6
    a58e:	1976      	adds	r6, r6, r5
    a590:	1c0a      	adds	r2, r1, #0
    a592:	40f2      	lsrs	r2, r6
    a594:	4690      	mov	r8, r2
    a596:	2d20      	cmp	r5, #32
    a598:	d00b      	beq.n	a5b2 <__aeabi_dsub+0x65a>
    a59a:	2640      	movs	r6, #64	; 0x40
    a59c:	1b75      	subs	r5, r6, r5
    a59e:	40a9      	lsls	r1, r5
    a5a0:	430c      	orrs	r4, r1
    a5a2:	1e61      	subs	r1, r4, #1
    a5a4:	418c      	sbcs	r4, r1
    a5a6:	4645      	mov	r5, r8
    a5a8:	432c      	orrs	r4, r5
    a5aa:	2100      	movs	r1, #0
    a5ac:	e770      	b.n	a490 <__aeabi_dsub+0x538>
    a5ae:	2100      	movs	r1, #0
    a5b0:	e7d1      	b.n	a556 <__aeabi_dsub+0x5fe>
    a5b2:	2100      	movs	r1, #0
    a5b4:	e7f4      	b.n	a5a0 <__aeabi_dsub+0x648>
    a5b6:	46c0      	nop			; (mov r8, r8)
    a5b8:	000007ff 	.word	0x000007ff
    a5bc:	ff7fffff 	.word	0xff7fffff

0000a5c0 <__aeabi_d2iz>:
    a5c0:	b570      	push	{r4, r5, r6, lr}
    a5c2:	1c0b      	adds	r3, r1, #0
    a5c4:	4c12      	ldr	r4, [pc, #72]	; (a610 <__aeabi_d2iz+0x50>)
    a5c6:	0309      	lsls	r1, r1, #12
    a5c8:	0b0e      	lsrs	r6, r1, #12
    a5ca:	0059      	lsls	r1, r3, #1
    a5cc:	1c02      	adds	r2, r0, #0
    a5ce:	0d49      	lsrs	r1, r1, #21
    a5d0:	0fdd      	lsrs	r5, r3, #31
    a5d2:	2000      	movs	r0, #0
    a5d4:	42a1      	cmp	r1, r4
    a5d6:	dd11      	ble.n	a5fc <__aeabi_d2iz+0x3c>
    a5d8:	480e      	ldr	r0, [pc, #56]	; (a614 <__aeabi_d2iz+0x54>)
    a5da:	4281      	cmp	r1, r0
    a5dc:	dc0f      	bgt.n	a5fe <__aeabi_d2iz+0x3e>
    a5de:	2080      	movs	r0, #128	; 0x80
    a5e0:	0340      	lsls	r0, r0, #13
    a5e2:	4306      	orrs	r6, r0
    a5e4:	480c      	ldr	r0, [pc, #48]	; (a618 <__aeabi_d2iz+0x58>)
    a5e6:	1a40      	subs	r0, r0, r1
    a5e8:	281f      	cmp	r0, #31
    a5ea:	dd0b      	ble.n	a604 <__aeabi_d2iz+0x44>
    a5ec:	4a0b      	ldr	r2, [pc, #44]	; (a61c <__aeabi_d2iz+0x5c>)
    a5ee:	1a52      	subs	r2, r2, r1
    a5f0:	40d6      	lsrs	r6, r2
    a5f2:	1c32      	adds	r2, r6, #0
    a5f4:	4250      	negs	r0, r2
    a5f6:	2d00      	cmp	r5, #0
    a5f8:	d100      	bne.n	a5fc <__aeabi_d2iz+0x3c>
    a5fa:	1c10      	adds	r0, r2, #0
    a5fc:	bd70      	pop	{r4, r5, r6, pc}
    a5fe:	4b08      	ldr	r3, [pc, #32]	; (a620 <__aeabi_d2iz+0x60>)
    a600:	18e8      	adds	r0, r5, r3
    a602:	e7fb      	b.n	a5fc <__aeabi_d2iz+0x3c>
    a604:	4b07      	ldr	r3, [pc, #28]	; (a624 <__aeabi_d2iz+0x64>)
    a606:	40c2      	lsrs	r2, r0
    a608:	18c9      	adds	r1, r1, r3
    a60a:	408e      	lsls	r6, r1
    a60c:	4332      	orrs	r2, r6
    a60e:	e7f1      	b.n	a5f4 <__aeabi_d2iz+0x34>
    a610:	000003fe 	.word	0x000003fe
    a614:	0000041d 	.word	0x0000041d
    a618:	00000433 	.word	0x00000433
    a61c:	00000413 	.word	0x00000413
    a620:	7fffffff 	.word	0x7fffffff
    a624:	fffffbed 	.word	0xfffffbed

0000a628 <__aeabi_i2d>:
    a628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a62a:	1e04      	subs	r4, r0, #0
    a62c:	d031      	beq.n	a692 <__aeabi_i2d+0x6a>
    a62e:	0fc7      	lsrs	r7, r0, #31
    a630:	d000      	beq.n	a634 <__aeabi_i2d+0xc>
    a632:	4244      	negs	r4, r0
    a634:	1c20      	adds	r0, r4, #0
    a636:	f000 f8f5 	bl	a824 <__clzsi2>
    a63a:	4d18      	ldr	r5, [pc, #96]	; (a69c <__aeabi_i2d+0x74>)
    a63c:	1a2d      	subs	r5, r5, r0
    a63e:	280a      	cmp	r0, #10
    a640:	dd19      	ble.n	a676 <__aeabi_i2d+0x4e>
    a642:	380b      	subs	r0, #11
    a644:	4084      	lsls	r4, r0
    a646:	0324      	lsls	r4, r4, #12
    a648:	056d      	lsls	r5, r5, #21
    a64a:	0b24      	lsrs	r4, r4, #12
    a64c:	0d6d      	lsrs	r5, r5, #21
    a64e:	1c3a      	adds	r2, r7, #0
    a650:	2600      	movs	r6, #0
    a652:	2000      	movs	r0, #0
    a654:	2100      	movs	r1, #0
    a656:	0d0b      	lsrs	r3, r1, #20
    a658:	0324      	lsls	r4, r4, #12
    a65a:	0b24      	lsrs	r4, r4, #12
    a65c:	051b      	lsls	r3, r3, #20
    a65e:	4323      	orrs	r3, r4
    a660:	4c0f      	ldr	r4, [pc, #60]	; (a6a0 <__aeabi_i2d+0x78>)
    a662:	052d      	lsls	r5, r5, #20
    a664:	401c      	ands	r4, r3
    a666:	432c      	orrs	r4, r5
    a668:	0064      	lsls	r4, r4, #1
    a66a:	0864      	lsrs	r4, r4, #1
    a66c:	07d3      	lsls	r3, r2, #31
    a66e:	1c21      	adds	r1, r4, #0
    a670:	1c30      	adds	r0, r6, #0
    a672:	4319      	orrs	r1, r3
    a674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a676:	1c06      	adds	r6, r0, #0
    a678:	3615      	adds	r6, #21
    a67a:	1c23      	adds	r3, r4, #0
    a67c:	40b3      	lsls	r3, r6
    a67e:	1c1e      	adds	r6, r3, #0
    a680:	230b      	movs	r3, #11
    a682:	1a18      	subs	r0, r3, r0
    a684:	40c4      	lsrs	r4, r0
    a686:	0324      	lsls	r4, r4, #12
    a688:	056d      	lsls	r5, r5, #21
    a68a:	0b24      	lsrs	r4, r4, #12
    a68c:	0d6d      	lsrs	r5, r5, #21
    a68e:	1c3a      	adds	r2, r7, #0
    a690:	e7df      	b.n	a652 <__aeabi_i2d+0x2a>
    a692:	2200      	movs	r2, #0
    a694:	2500      	movs	r5, #0
    a696:	2400      	movs	r4, #0
    a698:	2600      	movs	r6, #0
    a69a:	e7da      	b.n	a652 <__aeabi_i2d+0x2a>
    a69c:	0000041e 	.word	0x0000041e
    a6a0:	800fffff 	.word	0x800fffff

0000a6a4 <__aeabi_ui2d>:
    a6a4:	b510      	push	{r4, lr}
    a6a6:	1e04      	subs	r4, r0, #0
    a6a8:	d028      	beq.n	a6fc <__aeabi_ui2d+0x58>
    a6aa:	f000 f8bb 	bl	a824 <__clzsi2>
    a6ae:	4a15      	ldr	r2, [pc, #84]	; (a704 <__aeabi_ui2d+0x60>)
    a6b0:	1a12      	subs	r2, r2, r0
    a6b2:	280a      	cmp	r0, #10
    a6b4:	dd15      	ble.n	a6e2 <__aeabi_ui2d+0x3e>
    a6b6:	380b      	subs	r0, #11
    a6b8:	4084      	lsls	r4, r0
    a6ba:	0324      	lsls	r4, r4, #12
    a6bc:	0552      	lsls	r2, r2, #21
    a6be:	0b24      	lsrs	r4, r4, #12
    a6c0:	0d52      	lsrs	r2, r2, #21
    a6c2:	2300      	movs	r3, #0
    a6c4:	2000      	movs	r0, #0
    a6c6:	2100      	movs	r1, #0
    a6c8:	0324      	lsls	r4, r4, #12
    a6ca:	1c18      	adds	r0, r3, #0
    a6cc:	0d0b      	lsrs	r3, r1, #20
    a6ce:	0b24      	lsrs	r4, r4, #12
    a6d0:	051b      	lsls	r3, r3, #20
    a6d2:	4323      	orrs	r3, r4
    a6d4:	4c0c      	ldr	r4, [pc, #48]	; (a708 <__aeabi_ui2d+0x64>)
    a6d6:	0512      	lsls	r2, r2, #20
    a6d8:	401c      	ands	r4, r3
    a6da:	4314      	orrs	r4, r2
    a6dc:	0064      	lsls	r4, r4, #1
    a6de:	0861      	lsrs	r1, r4, #1
    a6e0:	bd10      	pop	{r4, pc}
    a6e2:	1c03      	adds	r3, r0, #0
    a6e4:	3315      	adds	r3, #21
    a6e6:	1c21      	adds	r1, r4, #0
    a6e8:	4099      	lsls	r1, r3
    a6ea:	1c0b      	adds	r3, r1, #0
    a6ec:	210b      	movs	r1, #11
    a6ee:	1a08      	subs	r0, r1, r0
    a6f0:	40c4      	lsrs	r4, r0
    a6f2:	0324      	lsls	r4, r4, #12
    a6f4:	0552      	lsls	r2, r2, #21
    a6f6:	0b24      	lsrs	r4, r4, #12
    a6f8:	0d52      	lsrs	r2, r2, #21
    a6fa:	e7e3      	b.n	a6c4 <__aeabi_ui2d+0x20>
    a6fc:	2200      	movs	r2, #0
    a6fe:	2400      	movs	r4, #0
    a700:	2300      	movs	r3, #0
    a702:	e7df      	b.n	a6c4 <__aeabi_ui2d+0x20>
    a704:	0000041e 	.word	0x0000041e
    a708:	800fffff 	.word	0x800fffff

0000a70c <__aeabi_d2f>:
    a70c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a70e:	004b      	lsls	r3, r1, #1
    a710:	030d      	lsls	r5, r1, #12
    a712:	0f42      	lsrs	r2, r0, #29
    a714:	0d5b      	lsrs	r3, r3, #21
    a716:	0a6d      	lsrs	r5, r5, #9
    a718:	4315      	orrs	r5, r2
    a71a:	1c5a      	adds	r2, r3, #1
    a71c:	0552      	lsls	r2, r2, #21
    a71e:	0fcc      	lsrs	r4, r1, #31
    a720:	00c6      	lsls	r6, r0, #3
    a722:	0d52      	lsrs	r2, r2, #21
    a724:	2a01      	cmp	r2, #1
    a726:	dd27      	ble.n	a778 <__aeabi_d2f+0x6c>
    a728:	4f39      	ldr	r7, [pc, #228]	; (a810 <__aeabi_d2f+0x104>)
    a72a:	19da      	adds	r2, r3, r7
    a72c:	2afe      	cmp	r2, #254	; 0xfe
    a72e:	dc1a      	bgt.n	a766 <__aeabi_d2f+0x5a>
    a730:	2a00      	cmp	r2, #0
    a732:	dd35      	ble.n	a7a0 <__aeabi_d2f+0x94>
    a734:	0180      	lsls	r0, r0, #6
    a736:	00ed      	lsls	r5, r5, #3
    a738:	1e43      	subs	r3, r0, #1
    a73a:	4198      	sbcs	r0, r3
    a73c:	4328      	orrs	r0, r5
    a73e:	0f76      	lsrs	r6, r6, #29
    a740:	4330      	orrs	r0, r6
    a742:	0743      	lsls	r3, r0, #29
    a744:	d004      	beq.n	a750 <__aeabi_d2f+0x44>
    a746:	230f      	movs	r3, #15
    a748:	4003      	ands	r3, r0
    a74a:	2b04      	cmp	r3, #4
    a74c:	d000      	beq.n	a750 <__aeabi_d2f+0x44>
    a74e:	3004      	adds	r0, #4
    a750:	2180      	movs	r1, #128	; 0x80
    a752:	04c9      	lsls	r1, r1, #19
    a754:	4001      	ands	r1, r0
    a756:	d027      	beq.n	a7a8 <__aeabi_d2f+0x9c>
    a758:	3201      	adds	r2, #1
    a75a:	2aff      	cmp	r2, #255	; 0xff
    a75c:	d01d      	beq.n	a79a <__aeabi_d2f+0x8e>
    a75e:	0183      	lsls	r3, r0, #6
    a760:	0a5b      	lsrs	r3, r3, #9
    a762:	b2d1      	uxtb	r1, r2
    a764:	e001      	b.n	a76a <__aeabi_d2f+0x5e>
    a766:	21ff      	movs	r1, #255	; 0xff
    a768:	2300      	movs	r3, #0
    a76a:	0258      	lsls	r0, r3, #9
    a76c:	05c9      	lsls	r1, r1, #23
    a76e:	0a40      	lsrs	r0, r0, #9
    a770:	07e4      	lsls	r4, r4, #31
    a772:	4308      	orrs	r0, r1
    a774:	4320      	orrs	r0, r4
    a776:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a778:	2b00      	cmp	r3, #0
    a77a:	d106      	bne.n	a78a <__aeabi_d2f+0x7e>
    a77c:	4335      	orrs	r5, r6
    a77e:	d111      	bne.n	a7a4 <__aeabi_d2f+0x98>
    a780:	2100      	movs	r1, #0
    a782:	2000      	movs	r0, #0
    a784:	0243      	lsls	r3, r0, #9
    a786:	0a5b      	lsrs	r3, r3, #9
    a788:	e7ef      	b.n	a76a <__aeabi_d2f+0x5e>
    a78a:	432e      	orrs	r6, r5
    a78c:	d0eb      	beq.n	a766 <__aeabi_d2f+0x5a>
    a78e:	2080      	movs	r0, #128	; 0x80
    a790:	00ed      	lsls	r5, r5, #3
    a792:	0480      	lsls	r0, r0, #18
    a794:	4328      	orrs	r0, r5
    a796:	22ff      	movs	r2, #255	; 0xff
    a798:	e7d3      	b.n	a742 <__aeabi_d2f+0x36>
    a79a:	21ff      	movs	r1, #255	; 0xff
    a79c:	2300      	movs	r3, #0
    a79e:	e7e4      	b.n	a76a <__aeabi_d2f+0x5e>
    a7a0:	3217      	adds	r2, #23
    a7a2:	da0d      	bge.n	a7c0 <__aeabi_d2f+0xb4>
    a7a4:	2005      	movs	r0, #5
    a7a6:	2200      	movs	r2, #0
    a7a8:	08c0      	lsrs	r0, r0, #3
    a7aa:	b2d1      	uxtb	r1, r2
    a7ac:	2aff      	cmp	r2, #255	; 0xff
    a7ae:	d1e9      	bne.n	a784 <__aeabi_d2f+0x78>
    a7b0:	2800      	cmp	r0, #0
    a7b2:	d0d9      	beq.n	a768 <__aeabi_d2f+0x5c>
    a7b4:	2380      	movs	r3, #128	; 0x80
    a7b6:	03db      	lsls	r3, r3, #15
    a7b8:	4303      	orrs	r3, r0
    a7ba:	025b      	lsls	r3, r3, #9
    a7bc:	0a5b      	lsrs	r3, r3, #9
    a7be:	e7d4      	b.n	a76a <__aeabi_d2f+0x5e>
    a7c0:	2280      	movs	r2, #128	; 0x80
    a7c2:	4914      	ldr	r1, [pc, #80]	; (a814 <__aeabi_d2f+0x108>)
    a7c4:	0412      	lsls	r2, r2, #16
    a7c6:	4315      	orrs	r5, r2
    a7c8:	1ac9      	subs	r1, r1, r3
    a7ca:	291f      	cmp	r1, #31
    a7cc:	dc0d      	bgt.n	a7ea <__aeabi_d2f+0xde>
    a7ce:	4a12      	ldr	r2, [pc, #72]	; (a818 <__aeabi_d2f+0x10c>)
    a7d0:	1c37      	adds	r7, r6, #0
    a7d2:	189b      	adds	r3, r3, r2
    a7d4:	1c28      	adds	r0, r5, #0
    a7d6:	409f      	lsls	r7, r3
    a7d8:	4098      	lsls	r0, r3
    a7da:	1c3b      	adds	r3, r7, #0
    a7dc:	1e5a      	subs	r2, r3, #1
    a7de:	4193      	sbcs	r3, r2
    a7e0:	4318      	orrs	r0, r3
    a7e2:	40ce      	lsrs	r6, r1
    a7e4:	4330      	orrs	r0, r6
    a7e6:	2200      	movs	r2, #0
    a7e8:	e7ab      	b.n	a742 <__aeabi_d2f+0x36>
    a7ea:	4f0c      	ldr	r7, [pc, #48]	; (a81c <__aeabi_d2f+0x110>)
    a7ec:	1c2a      	adds	r2, r5, #0
    a7ee:	1aff      	subs	r7, r7, r3
    a7f0:	40fa      	lsrs	r2, r7
    a7f2:	1c17      	adds	r7, r2, #0
    a7f4:	2920      	cmp	r1, #32
    a7f6:	d009      	beq.n	a80c <__aeabi_d2f+0x100>
    a7f8:	4a09      	ldr	r2, [pc, #36]	; (a820 <__aeabi_d2f+0x114>)
    a7fa:	1898      	adds	r0, r3, r2
    a7fc:	4085      	lsls	r5, r0
    a7fe:	1c28      	adds	r0, r5, #0
    a800:	4330      	orrs	r0, r6
    a802:	1e46      	subs	r6, r0, #1
    a804:	41b0      	sbcs	r0, r6
    a806:	4338      	orrs	r0, r7
    a808:	2200      	movs	r2, #0
    a80a:	e79a      	b.n	a742 <__aeabi_d2f+0x36>
    a80c:	2000      	movs	r0, #0
    a80e:	e7f7      	b.n	a800 <__aeabi_d2f+0xf4>
    a810:	fffffc80 	.word	0xfffffc80
    a814:	0000039e 	.word	0x0000039e
    a818:	fffffc82 	.word	0xfffffc82
    a81c:	0000037e 	.word	0x0000037e
    a820:	fffffca2 	.word	0xfffffca2

0000a824 <__clzsi2>:
    a824:	211c      	movs	r1, #28
    a826:	2301      	movs	r3, #1
    a828:	041b      	lsls	r3, r3, #16
    a82a:	4298      	cmp	r0, r3
    a82c:	d301      	bcc.n	a832 <__clzsi2+0xe>
    a82e:	0c00      	lsrs	r0, r0, #16
    a830:	3910      	subs	r1, #16
    a832:	0a1b      	lsrs	r3, r3, #8
    a834:	4298      	cmp	r0, r3
    a836:	d301      	bcc.n	a83c <__clzsi2+0x18>
    a838:	0a00      	lsrs	r0, r0, #8
    a83a:	3908      	subs	r1, #8
    a83c:	091b      	lsrs	r3, r3, #4
    a83e:	4298      	cmp	r0, r3
    a840:	d301      	bcc.n	a846 <__clzsi2+0x22>
    a842:	0900      	lsrs	r0, r0, #4
    a844:	3904      	subs	r1, #4
    a846:	a202      	add	r2, pc, #8	; (adr r2, a850 <__clzsi2+0x2c>)
    a848:	5c10      	ldrb	r0, [r2, r0]
    a84a:	1840      	adds	r0, r0, r1
    a84c:	4770      	bx	lr
    a84e:	46c0      	nop			; (mov r8, r8)
    a850:	02020304 	.word	0x02020304
    a854:	01010101 	.word	0x01010101
	...

0000a860 <inputs.13850>:
    a860:	06050400                                ....

0000a864 <lucidaSansUnicode_56ptBitmaps>:
    a864:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    a874:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    a884:	000080c0 00000000 f8e00000 fffffffe     ................
    a894:	01073fff 00000000 00000000 00000000     .?..............
    a8a4:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    a8b4:	ffffffff 07ffffff 00000000 00000000     ................
	...
    a8d0:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    a8e0:	0000ffff 00000000 00000000 00000000     ................
	...
    a8f8:	ffffffff ffffffff ffff0700 ffffffff     ................
    a908:	0000e0ff 00000000 00000000 00000000     ................
    a918:	00000000 ffe00000 ffffffff 0007ffff     ................
    a928:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    a940:	e0800000 fffffffc 071f7fff 00000000     ................
    a950:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    a960:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    a97c:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    a9ac:	ffffffff 00ffffff 00000000 00000000     ................
	...
    a9d0:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    a9f8:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    aa20:	ffffff00 ffffffff 00000000 00000000     ................
	...
    aa48:	ffffffff 00ffffff 00000000 00000000     ................
	...
    aa6c:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    aa88:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    aa98:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    aab0:	00000001 00000000 00000000 00000000     ................
    aac0:	00000000 07010000 ffffffff f8ffffff     ................
	...
    aaec:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    ab08:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    ab18:	00010307 00000000 00000000 00000000     ................
    ab28:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    ab38:	00000103 00000000 00000000 00000000     ................
    ab48:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    ab70:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    ab80:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    ab90:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    aba0:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    abb0:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    abd8:	ffffff03 feffffff 00000000 00000000     ................
	...
    abf4:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    ac04:	0000070f 00000000 00000000 00000000     ................
    ac14:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    ac24:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    ac4c:	ff1f0301 ffffffff 00f0feff 00000000     ................
    ac5c:	00800000 00000000 00000000 00000000     ................
    ac6c:	00000000 80000000 fffff0c0 ffffffff     ................
    ac7c:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    ac8c:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    ac9c:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    acb8:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    acdc:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    acec:	0000ffff 00000000 00000000 00000000     ................
    acfc:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    ad0c:	ffff0000 ffffffff 000000ff 00000000     ................
    ad1c:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    ad34:	ffffff00 ffffffff 00000000 00000000     ................
    ad44:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    ad54:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    ad64:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    ad80:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    ada8:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    adb8:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    adc8:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    add8:	00007e7e 00000000 00000000 ffff0000     ~~..............
    ade8:	ffffffff 00000000 00000000 00000000     ................
	...
    ae0c:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    ae1c:	808080c0 00000000 00000000 00000000     ................
	...
    ae34:	03030303 03030303 07070703 1f0f0f07     ................
    ae44:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    ae6c:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    ae90:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    aea8:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    aeb8:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    aed0:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    aee0:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    aef0:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    af18:	fffec000 ffffffff 000007ff e0c0c080     ................
    af28:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    af40:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    af50:	01010101 03010101 1f0f0703 ffffff7f     ................
    af60:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    af84:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    af94:	f0feffff 000080c0 00000000 00000000     ................
    afa4:	00000000 f8c08000 ffffffff 00031f7f     ................
    afb4:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    afc4:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    afd4:	00010307 00000000 fe000000 fefefefe     ................
    afe4:	fefefefe fefefefe fefefefe fefefefe     ................
    aff4:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    b01c:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    b03c:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    b060:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    b080:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    b0a4:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    b0cc:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    b0f0:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    b100:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    b118:	fffffffc 81ffffff 00000000 00000000     ................
    b128:	00000000 03000000 ffffffff 007fffff     ................
    b138:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    b148:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    b158:	070f1f3f 00000001 00000000 80000000     ?...............
    b168:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    b178:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    b188:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    b1a0:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    b1b0:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    b1cc:	ffffe080 7fffffff 0000001f 07030000     ................
    b1dc:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    b1ec:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    b1fc:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    b20c:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    b21c:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    b22c:	01031fff 00000000 00000000 00000000     ................
    b23c:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    b24c:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    b268:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    b278:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    b288:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    b298:	000000ff 00000000 03010100 0f070703     ................
    b2a8:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    b2b8:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    b2d8:	e0c08000 fffffff8 071f7fff 00000001     ................
    b2e8:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    b2f8:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    b314:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    b324:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    b334:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    b360:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    b388:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    b398:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    b3b0:	ffffffff ffffffff 00000000 00000000     ................
	...
    b3d4:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    b3fc:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    b40c:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    b41c:	00007e7e                                ~~..

0000b420 <arrow_right_data>:
    b420:	80c0e0f0 070f0000 00000103              ............

0000b42c <sysfont_glyphs>:
	...
    b450:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    b460:	00300000 00000030 00000000 00000000     ..0.0...........
    b470:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    b494:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    b4a4:	00000048 00000000 00000000 00100000     H...............
    b4b4:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    b4c4:	00000010 00000000 00000000 00000000     ................
    b4d4:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    b4e4:	00000044 00000000 00000000 00700000     D.............p.
    b4f4:	00880088 00700088 008a0088 008c008a     ......p.........
    b504:	00000070 00000000 00000000 00100000     p...............
    b514:	00100010 00000000 00000000 00000000     ................
	...
    b530:	00100008 00200010 00200020 00200020     ...... . . . . .
    b540:	00100020 00080010 00000000 00000000      ...............
    b550:	00100020 00080010 00080008 00080008      ...............
    b560:	00100008 00200010 00000000 00000000     ...... .........
    b570:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    b598:	00100010 00fe0010 00100010 00000010     ................
	...
    b5c0:	00180000 00300018 00000020 00000000     ......0. .......
	...
    b5dc:	00fe0000 00000000 00000000 00000000     ................
	...
    b600:	00180000 00000018 00000000 00000000     ................
    b610:	00000000 00080004 00100008 00200010     .............. .
    b620:	00400020 00000040 00000000 00000000      .@.@...........
    b630:	00780000 00840084 0094008c 00c400a4     ..x.............
    b640:	00840084 00000078 00000000 00000000     ....x...........
    b650:	00100000 00500030 00100010 00100010     ....0.P.........
    b660:	00100010 0000007c 00000000 00000000     ....|...........
    b670:	00700000 00080088 00100008 00200010     ..p........... .
    b680:	00400020 000000fc 00000000 00000000      .@.............
    b690:	00700000 00080088 00300008 00080008     ..p.......0.....
    b6a0:	00880008 00000070 00000000 00000000     ....p...........
    b6b0:	00080000 00280018 00480028 00880088     ......(.(.H.....
    b6c0:	000800fc 00000008 00000000 00000000     ................
    b6d0:	007c0000 00800080 00c400b8 00040004     ..|.............
    b6e0:	00840004 00000078 00000000 00000000     ....x...........
    b6f0:	00380000 00800040 00b00080 008400c8     ..8.@...........
    b700:	00480084 00000030 00000000 00000000     ..H.0...........
    b710:	00fc0000 00040004 00080008 00100010     ................
    b720:	00200020 00000040 00000000 00000000      . .@...........
    b730:	00780000 00840084 00780084 00840084     ..x.......x.....
    b740:	00840084 00000078 00000000 00000000     ....x...........
    b750:	00780000 00840084 008c0084 00040074     ..x.........t...
    b760:	00100008 000000e0 00000000 00000000     ................
	...
    b778:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    b798:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    b7a8:	00000080 00000000 00000000 00000000     ................
    b7b8:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    b7d8:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    b7f8:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    b810:	00700000 00080088 00100008 00200020     ..p......... . .
    b820:	00200000 00000020 00000000 00000000     .. . ...........
    b830:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    b840:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    b850:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    b860:	00820044 00000082 00000000 00000000     D...............
    b870:	00f00000 00880088 00f00088 00880088     ................
    b880:	00880088 000000f0 00000000 00000000     ................
    b890:	00380000 00800044 00800080 00800080     ..8.D...........
    b8a0:	00440080 00000038 00000000 00000000     ..D.8...........
    b8b0:	00f00000 00840088 00840084 00840084     ................
    b8c0:	00880084 000000f0 00000000 00000000     ................
    b8d0:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    b8e0:	00400040 0000007c 00000000 00000000     @.@.|...........
    b8f0:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    b900:	00400040 00000040 00000000 00000000     @.@.@...........
    b910:	00380000 00800044 00800080 0084009c     ..8.D...........
    b920:	00440084 0000003c 00000000 00000000     ..D.<...........
    b930:	00840000 00840084 00fc0084 00840084     ................
    b940:	00840084 00000084 00000000 00000000     ................
    b950:	007c0000 00100010 00100010 00100010     ..|.............
    b960:	00100010 0000007c 00000000 00000000     ....|...........
    b970:	00f80000 00080008 00080008 00080008     ................
    b980:	00100008 000000e0 00000000 00000000     ................
    b990:	00840000 00880084 00a00090 008800d0     ................
    b9a0:	00840088 00000084 00000000 00000000     ................
    b9b0:	00800000 00800080 00800080 00800080     ................
    b9c0:	00800080 000000fc 00000000 00000000     ................
    b9d0:	00840000 00cc0084 00b400cc 008400b4     ................
    b9e0:	00840084 00000084 00000000 00000000     ................
    b9f0:	00840000 00c400c4 00a400a4 00940094     ................
    ba00:	008c008c 00000084 00000000 00000000     ................
    ba10:	00300000 00840048 00840084 00840084     ..0.H...........
    ba20:	00480084 00000030 00000000 00000000     ..H.0...........
    ba30:	00f00000 00840088 00840084 00f00088     ................
    ba40:	00800080 00000080 00000000 00000000     ................
    ba50:	00300000 00840048 00840084 00840084     ..0.H...........
    ba60:	00480084 00200030 0000001c 00000000     ..H.0. .........
    ba70:	00f00000 00840088 00880084 009000f0     ................
    ba80:	00840088 00000084 00000000 00000000     ................
    ba90:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    baa0:	00840004 00000078 00000000 00000000     ....x...........
    bab0:	00fe0000 00100010 00100010 00100010     ................
    bac0:	00100010 00000010 00000000 00000000     ................
    bad0:	00840000 00840084 00840084 00840084     ................
    bae0:	00840084 00000078 00000000 00000000     ....x...........
    baf0:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    bb00:	00280028 00000010 00000000 00000000     (.(.............
    bb10:	00840000 00840084 00b40084 00b400b4     ................
    bb20:	00480078 00000048 00000000 00000000     x.H.H...........
    bb30:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    bb40:	00440044 00000082 00000000 00000000     D.D.............
    bb50:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    bb60:	00100010 00000010 00000000 00000000     ................
    bb70:	00fc0000 00080004 00100008 00200010     .............. .
    bb80:	00400040 000000fe 00000000 00000000     @.@.............
    bb90:	008000e0 00800080 00800080 00800080     ................
    bba0:	00800080 00e00080 00000000 00000000     ................
    bbb0:	00400000 00200040 00100020 00080010     ..@.@. . .......
    bbc0:	00040008 00000004 00000000 00000000     ................
    bbd0:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    bbe0:	00200020 00e00020 00000000 00000000      . . ...........
    bbf0:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    bc24:	0000007c 00000000 00000000 00200000     |............. .
    bc34:	00080010 00000000 00000000 00000000     ................
	...
    bc58:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    bc70:	00800080 00800080 00c400b8 00840084     ................
    bc80:	00880084 000000f0 00000000 00000000     ................
	...
    bc98:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    bcb0:	00020002 00020002 0042003e 00820082     ........>.B.....
    bcc0:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    bcd8:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    bcf0:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    bd00:	00200020 000000fc 00000000 00000000      . .............
	...
    bd18:	0084007c 00840084 008c0084 00040074     |...........t...
    bd28:	00380044 00000000 00800080 00800080     D.8.............
    bd38:	00c400b8 00840084 00840084 00000084     ................
	...
    bd50:	00100000 00000000 00100070 00100010     ........p.......
    bd60:	00100010 0000007c 00000000 00000000     ....|...........
    bd70:	00080000 00000000 00080078 00080008     ........x.......
    bd80:	00080008 00080008 00e00010 00000000     ................
    bd90:	00800080 00800080 00900088 00e000a0     ................
    bda0:	00880090 00000084 00000000 00000000     ................
    bdb0:	00f00000 00100010 00100010 00100010     ................
    bdc0:	00100010 000000fe 00000000 00000000     ................
	...
    bdd8:	00d400ac 00940094 00940094 00000094     ................
	...
    bdf8:	00c400b8 00840084 00840084 00000084     ................
	...
    be18:	00840078 00840084 00840084 00000078     x...........x...
	...
    be38:	00c400b8 00840084 00840084 008000f8     ................
    be48:	00800080 00000000 00000000 00000000     ................
    be58:	0084007c 00840084 00840084 0004007c     |...........|...
    be68:	00040004 00000000 00000000 00000000     ................
    be78:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    be98:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    beb4:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    bec4:	0000001c 00000000 00000000 00000000     ................
    bed4:	00000000 00880088 00880088 00880088     ................
    bee4:	00000074 00000000 00000000 00000000     t...............
    bef4:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    bf04:	00000010 00000000 00000000 00000000     ................
    bf14:	00000000 00840084 00b400b4 00480048     ............H.H.
    bf24:	00000048 00000000 00000000 00000000     H...............
    bf34:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    bf44:	00000044 00000000 00000000 00000000     D...............
    bf54:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    bf64:	00100010 00200020 00000000 00000000     .... . .........
    bf74:	00000000 000400fc 00100008 00400020     ............ .@.
    bf84:	000000fc 00000000 00000000 00100008     ................
    bf94:	00080010 00100008 00080010 00100008     ................
    bfa4:	00080010 00000000 00000000 00100010     ................
    bfb4:	00100010 00000010 00100000 00100010     ................
    bfc4:	00100010 00000000 00000000 00100020     ............ ...
    bfd4:	00200010 00100020 00200010 00100020     .. . ..... . ...
    bfe4:	00200010 00000000 74696157 20676e69     .. .....Waiting 
    bff4:	00726f66 20535047 00786966 62616e45     for.GPS fix.Enab
    c004:	676e696c 00000000 53525047 00000000     ling....GPRS....
    c014:	74746553 73676e69 00000000 004d5347     Settings....GSM.
    c024:	204d5347 75646f4d 0000656c 67676f4c     GSM Module..Logg
    c034:	20676e69 71657266 0000002e 656c6449     ing freq....Idle
    c044:	646f4d20 00000065 70736944 0079616c      Mode...Display.
    c054:	65656c53 6f6d2070 00006564 65776f50     Sleep mode..Powe
    c064:	00000072 6b636142 00000000 73203031     r...Back....10 s
    c074:	00006365 73203033 00006365 696d2031     ec..30 sec..1 mi
    c084:	0000006e 696d2035 0000006e 6d203031     n...5 min...10 m
    c094:	00006e69 6d203033 00006e69 6f682031     in..30 min..1 ho
    c0a4:	00007275 6e727554 66666f20 00000000     ur..Turn off....
    c0b4:	656c6449 646f6d20 00000065 67676f4c     Idle mode...Logg
    c0c4:	00676e69 74697845 00000000 00001538     ing.Exit....8...
    c0d4:	00001498 000014a4 000014ae 000014ca     ................
    c0e4:	000014d4 000014f0 000014fa 00001512     ................
    c0f4:	00001522 00001538 0000152e 5454482b     "...8.......+HTT
    c104:	54434150 004e4f49 00004b4f 0a0d7325     PACTION.OK..%s..
    c114:	00000000 532b5441 52425041 312c333d     ....AT+SAPBR=3,1
    c124:	4f43222c 5059544e 222c2245 53525047     ,"CONTYPE","GPRS
    c134:	00000022 532b5441 52425041 312c333d     "...AT+SAPBR=3,1
    c144:	5041222c 222c224e 696c6e6f 742e656e     ,"APN","online.t
    c154:	61696c65 2265732e 00000000 482b5441     elia.se"....AT+H
    c164:	49505454 0054494e 482b5441 50505454     TTPINIT.AT+HTTPP
    c174:	3d415241 44494322 00312c22 482b5441     ARA="CID",1.AT+H
    c184:	50505454 3d415241 22415522 4f46222c     TTPPARA="UA","FO
    c194:	0022414e 482b5441 50505454 3d415241     NA".AT+HTTPPARA=
    c1a4:	4c525522 68222c22 3a707474 72742f2f     "URL","http://tr
    c1b4:	6f637069 7475706d 612e7265 6572757a     ipcomputer.azure
    c1c4:	73626577 73657469 74656e2e 6970612f     websites.net/api
    c1d4:	7461642f 676f6c61 00000022 482b5441     /datalog"...AT+H
    c1e4:	50505454 3d415241 4d495422 54554f45     TTPPARA="TIMEOUT
    c1f4:	30332c22 00000000 532b5441 52425041     ",30....AT+SAPBR
    c204:	312c303d 00000000 532b5441 52425041     =0,1....AT+SAPBR
    c214:	312c313d 00000000 305a5441 00000000     =1,1....ATZ0....
    c224:	30455441 00000000 432b5441 50535047     ATE0....AT+CGPSP
    c234:	313d5257 00000000 432b5441 50535047     WR=1....AT+CGPSP
    c244:	303d5257 00000000 432b5441 49535047     WR=0....AT+CGPSI
    c254:	333d464e 00000032 5047432b 464e4953     NF=32...+CGPSINF
    c264:	00000000 432b5441 53535047 55544154     ....AT+CGPSSTATU
    c274:	00003f53 61636f4c 6e6f6974 00443320     S?..Location 3D.
    c284:	482b5441 41505454 4f495443 00303d4e     AT+HTTPACTION=0.
    c294:	482b5441 41505454 4f495443 00313d4e     AT+HTTPACTION=1.
    c2a4:	00005441                                AT..

0000c2a8 <tc_interrupt_vectors.13800>:
    c2a8:	00141312 0000219a 000023e4 000023e4     .....!...#...#..
    c2b8:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c2c8:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c2d8:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c2e8:	000023e4 00002182 000023e4 000023e4     .#...!...#...#..
    c2f8:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c308:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c318:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c328:	000023e4 00002192 000023e4 000023e4     .#...!...#...#..
    c338:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c348:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c358:	000023e4 000023e4 000023e4 000023e4     .#...#...#...#..
    c368:	000023e4 0000218a 0000216a 000021a2     .#...!..j!...!..
    c378:	0000217a 00002172 00000002 00000003     z!..r!..........
    c388:	0000ffff 0000ffff 00000004 00000005     ................
    c398:	00000006 00000007 0000ffff 0000ffff     ................
    c3a8:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    c3b8:	0000ffff 0000ffff 00000008 00000009     ................
    c3c8:	0000000a 0000000b 42000800 42000c00     ...........B...B
    c3d8:	42001000 42001400 0c0b0a09 000036ec     ...B...B.....6..
    c3e8:	00003748 00003748 000036e6 000036e6     H7..H7...6...6..
    c3f8:	00003702 000036f2 00003708 00003736     .7...6...7..67..
    c408:	00003850 000038bc 000038bc 00003830     P8...8...8..08..
    c418:	00003842 0000385e 00003834 0000386c     B8..^8..48..l8..
    c428:	000038ac 42002c00 42003000 42003400     .8...,.B.0.B.4.B
    c438:	001c1c1b 10000800 00002000 00000043     ......... ..C...

0000c448 <_global_impure_ptr>:
    c448:	2000010c 00000000                       ... ....

0000c450 <tinytens>:
    c450:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    c460:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    c470:	64ac6f43 11680628                       Co.d(.h.

0000c478 <fpi.5246>:
    c478:	00000035 fffffbce 000003cb 00000001     5...............
    c488:	00000000                                ....

0000c48c <fpinan.5282>:
    c48c:	00000034 fffffbce 000003cb 00000001     4...............
    c49c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    c4ac:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    c4bc:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    c4cc:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    c4dc:	62613938 66656463 20200000                       89abcdef.

0000c4e5 <_ctype_>:
    c4e5:	20202000 20202020 28282020 20282828     .         ((((( 
    c4f5:	20202020 20202020 20202020 20202020                     
    c505:	10108820 10101010 10101010 10101010      ...............
    c515:	04040410 04040404 10040404 10101010     ................
    c525:	41411010 41414141 01010101 01010101     ..AAAAAA........
    c535:	01010101 01010101 01010101 10101010     ................
    c545:	42421010 42424242 02020202 02020202     ..BBBBBB........
    c555:	02020202 02020202 02020202 10101010     ................
    c565:	00000020 00000000 00000000 00000000      ...............
	...
    c5e5:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000c5f4 <__sf_fake_stdin>:
	...

0000c614 <__sf_fake_stdout>:
	...

0000c634 <__sf_fake_stderr>:
	...
    c654:	49534f50 002e0058 00000000              POSIX.......

0000c660 <__mprec_tens>:
    c660:	00000000 3ff00000 00000000 40240000     .......?......$@
    c670:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c680:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c690:	00000000 412e8480 00000000 416312d0     .......A......cA
    c6a0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    c6b0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    c6c0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    c6d0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    c6e0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    c6f0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    c700:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    c710:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    c720:	79d99db4 44ea7843                       ...yCx.D

0000c728 <__mprec_bigtens>:
    c728:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    c738:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    c748:	7f73bf3c 75154fdd                       <.s..O.u

0000c750 <p05.5281>:
    c750:	00000005 00000019 0000007d 0000934c     ........}...L...
    c760:	000092e8 00009330 00009216 00009330     ....0.......0...
    c770:	00009324 00009330 00009216 000092e8     $...0...........
    c780:	000092e8 00009324 00009216 0000920c     ....$...........
    c790:	0000920c 0000920c 00009570 00009c1c     ........p.......
    c7a0:	00009e0a 00009e0a 00009bfc 00009ae6     ................
    c7b0:	00009ae6 00009bee 00009bfc 00009ae6     ................
    c7c0:	00009bee 00009ae6 00009bfc 00009ae4     ................
    c7d0:	00009ae4 00009ae4 00009e12              ............

0000c7dc <_init>:
    c7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7de:	46c0      	nop			; (mov r8, r8)
    c7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c7e2:	bc08      	pop	{r3}
    c7e4:	469e      	mov	lr, r3
    c7e6:	4770      	bx	lr

0000c7e8 <__init_array_start>:
    c7e8:	000000d9 	.word	0x000000d9

0000c7ec <_fini>:
    c7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7ee:	46c0      	nop			; (mov r8, r8)
    c7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c7f2:	bc08      	pop	{r3}
    c7f4:	469e      	mov	lr, r3
    c7f6:	4770      	bx	lr

0000c7f8 <__fini_array_start>:
    c7f8:	000000b1 	.word	0x000000b1
