<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_gaussianFilter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_gaussianFilter.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_gaussianFilter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_gaussianFilter.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-06-04 15:10:11</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 2.77039e-06</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 2.77039e-06</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        2.77039e-06</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- imageOut                      ce_out        2.77039e-06</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- imageOut_valid                ce_out        2.77039e-06</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- imageIn_ready                 ce_out        2.77039e-06</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- </span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- </span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Module: gaussianF_ip_src_gaussianFilter</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- Model version: 8.39</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- </span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- Simulink model description for gaussianFilter:</span>
</span><span><a class="LN" id="40">   40   </a><span class="CT">-- </span>
</span><span><a class="LN" id="41">   41   </a><span class="CT">-- Sobel Edge Detection Using the MATLAB(R) Function Block</span>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- This example shows how to use HDL Coder(TM) to check, </span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- generate, and verify HDL code for a Sobel Edge Detection </span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- block built using the MATLAB Function block.</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- </span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="47">   47   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="48">   48   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="49">   49   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a><span class="KW">ENTITY</span> gaussianF_ip_src_gaussianFilter <span class="KW">IS</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>        imageIn                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="56">   56   </a>        imageIn_valid                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        imageOut_ready                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="59">   59   </a>        imageOut                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="60">   60   </a>        imageOut_valid                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="61">   61   </a>        imageIn_ready                     :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="62">   62   </a>        );
</span><span><a class="LN" id="63">   63   </a><span class="KW">END</span> gaussianF_ip_src_gaussianFilter;
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_gaussianFilter <span class="KW">IS</span>
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_uint32Tosingle2
</span><span><a class="LN" id="70">   70   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          u                               :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="74">   74   </a>          u_valid                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          Out1                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="76">   76   </a>          Out1_valid                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="77">   77   </a>          );
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_singleToUint32
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          In1                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="85">   85   </a>          In1_valid                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          u                               :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="87">   87   </a>          u_valid                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="88">   88   </a>          );
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_Input_FIFOs
</span><span><a class="LN" id="92">   92   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="93">   93   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="95">   95   </a>          enable_in                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          imageIn_in                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="97">   97   </a>          imageIn_valid                   :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="98">   98   </a>          enable_out                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="99">   99   </a>          imageIn_out                     :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="100">  100   </a>          imageIn_ready                   :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="101">  101   </a>          valid                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="102">  102   </a>          );
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_Output_FIFOs
</span><span><a class="LN" id="106">  106   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="107">  107   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="108">  108   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="109">  109   </a>          enable_in                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>          y_in                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="111">  111   </a>          y_valid_in                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="112">  112   </a>          y_ready                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="113">  113   </a>          enable_out                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="114">  114   </a>          y_out                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="115">  115   </a>          y_valid                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="116">  116   </a>          );
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_uint32Tosingle2
</span><span><a class="LN" id="121">  121   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_uint32Tosingle2(rtl);
</span><span><a class="LN" id="122">  122   </a>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_singleToUint32
</span><span><a class="LN" id="124">  124   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_singleToUint32(rtl);
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_Input_FIFOs
</span><span><a class="LN" id="127">  127   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_Input_FIFOs(rtl);
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_Output_FIFOs
</span><span><a class="LN" id="130">  130   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_Output_FIFOs(rtl);
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> enable                           : std_logic;
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> enb_gated                        : std_logic;
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> imageIn_1                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> valid                            : std_logic;
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> uint32Tosingle2_out1             : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> uint32Tosingle2_out1_valid       : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> y                                : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> y_valid                          : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : std_logic_vector(166 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [167]</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> y_valid_1                        : std_logic;
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> outsHaveSpace                    : std_logic;
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> y_1                              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> y_valid_2                        : std_logic;
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="148" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  148   </a>  u_uint32Tosingle2 : gaussianF_ip_src_uint32Tosingle2
</span><span><a  class="LN" id="149" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  149   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="150" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  150   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="151" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  151   </a>              enb =&gt; enb_gated,
</span><span><a  class="LN" id="152" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  152   </a>              u =&gt; imageIn_1,  <span class="CT">-- uint32</span>
</span><span><a  class="LN" id="153" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  153   </a>              u_valid =&gt; valid,
</span><span><a  class="LN" id="154" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  154   </a>              Out1 =&gt; uint32Tosingle2_out1,  <span class="CT">-- single</span>
</span><span><a  class="LN" id="155" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  155   </a>              Out1_valid =&gt; uint32Tosingle2_out1_valid
</span><span><a  class="LN" id="156" href="matlab:coder.internal.code2model('gaussianFilter:12021')" name="code2model">  156   </a>              );
</span><span><a class="LN" id="157">  157   </a>
</span><span><a  class="LN" id="158" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  158   </a>  u_singleToUint32 : gaussianF_ip_src_singleToUint32
</span><span><a  class="LN" id="159" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  159   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="160" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  160   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="161" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  161   </a>              enb =&gt; enb_gated,
</span><span><a  class="LN" id="162" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  162   </a>              In1 =&gt; uint32Tosingle2_out1,  <span class="CT">-- single</span>
</span><span><a  class="LN" id="163" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  163   </a>              In1_valid =&gt; uint32Tosingle2_out1_valid,
</span><span><a  class="LN" id="164" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  164   </a>              u =&gt; y,  <span class="CT">-- uint32</span>
</span><span><a  class="LN" id="165" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  165   </a>              u_valid =&gt; y_valid
</span><span><a  class="LN" id="166" href="matlab:coder.internal.code2model('gaussianFilter:12043')" name="code2model">  166   </a>              );
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  u_Input_FIFOs : gaussianF_ip_src_Input_FIFOs
</span><span><a class="LN" id="169">  169   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="170">  170   </a>              reset =&gt; reset,
</span><span><a class="LN" id="171">  171   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="172">  172   </a>              enable_in =&gt; outsHaveSpace,
</span><span><a class="LN" id="173">  173   </a>              imageIn_in =&gt; imageIn,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="174">  174   </a>              imageIn_valid =&gt; imageIn_valid,
</span><span><a class="LN" id="175">  175   </a>              enable_out =&gt; enable,
</span><span><a class="LN" id="176">  176   </a>              imageIn_out =&gt; imageIn_1,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="177">  177   </a>              imageIn_ready =&gt; imageIn_ready,
</span><span><a class="LN" id="178">  178   </a>              valid =&gt; valid
</span><span><a class="LN" id="179">  179   </a>              );
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  u_Output_FIFOs : gaussianF_ip_src_Output_FIFOs
</span><span><a class="LN" id="182">  182   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="183">  183   </a>              reset =&gt; reset,
</span><span><a class="LN" id="184">  184   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="185">  185   </a>              enable_in =&gt; enable,
</span><span><a class="LN" id="186">  186   </a>              y_in =&gt; y,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="187">  187   </a>              y_valid_in =&gt; y_valid_1,
</span><span><a class="LN" id="188">  188   </a>              y_ready =&gt; imageOut_ready,
</span><span><a class="LN" id="189">  189   </a>              enable_out =&gt; outsHaveSpace,
</span><span><a class="LN" id="190">  190   </a>              y_out =&gt; y_1,  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="191">  191   </a>              y_valid =&gt; y_valid_2
</span><span><a class="LN" id="192">  192   </a>              );
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  enb_gated &lt;= enable <span class="KW">AND</span> clk_enable;
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196">  196   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="199">  199   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200">  200   </a>        delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="201">  201   </a>      <span class="KW">ELSIF</span> enb_gated = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="202">  202   </a>        delayMatch_reg(0) &lt;= y_valid;
</span><span><a class="LN" id="203">  203   </a>        delayMatch_reg(166 <span class="KW">DOWNTO</span> 1) &lt;= delayMatch_reg(165 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="204">  204   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="205">  205   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>  y_valid_1 &lt;= delayMatch_reg(166);
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  imageOut_valid &lt;= y_valid_2;
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212">  212   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214">  214   </a>  imageOut &lt;= y_1;
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
