mime version server cern date tuesday jan gmt content type text html content length last modified monday dec gmt partitioning partitioning abstracts papers members group area listed please use email addresses end abstract get details r rajaraman d f wong optimal clustering delay minimization proceedings design automation conference june paper addresses problem circuit clustering delay minimization subject area capacity constraints use general delay model heuristic solutions known present optimum polynomial time algorithm combinational circuits model algorithm generalized solve problem monotone clustering constraint contact rraj cs utexas edu honghua yang d f wong circuit clustering delay minimization area pin constraints proceedings international workshop field programmable gate arrays february consider problem circuit partitioning multiple chip implementation one motivation studying problem current needs good partitioning tools implementing circuit multiple fpga chips allow replication logic gates would reduce circuit delay circuit partitioning replication logic gates also called circuit clustering paper present circuit clustering algorithm minimizes circuit delay subject area pin constraints chip general delay model developed repeated network cut technique find cluster bounded area pin constraints algorithm optimal either area constraint pin constraint tested algorithm set benchmark circuits consistently obtained optimal near optimal results contact yanghh cs utexas edu honghua yang d f wong efficient network flow based min cut balanced partitioning proceedings ieee international conference computer aided design nov consider problem bipartitioning circuit two balanced components minimizes number crossing nets previously kernighan lin type k l heuristics simulated annealing approach spectral method given solve problem however network flow techniques overlooked viable approach min cut balanced bipartition due high complexity paper propose balanced bipartition heuristic based repeated max flow min cut techniques give efficient implementation asymptotic time complexity one max flow computation implemented heuristic algorithm package called fbb experimental results demonstrate fbb outperforms k l heuristics spectral method terms number crossing nets efficient implementation makes possible partition large circuit instances reasonable runtime example average elapsed time bipartitioning circuit almost k gates less minutes contact yanghh cs utexas edu