{"Processors":  [
	{
		"Processor ID": "252",
		"Designer": "Intel",
		"Processor Family": "Core 2 Solo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "U2100",
		"Processor Date": "",
		"Processor Clock [MHz]": "1060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "5.5",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.0",
		"FO4 Source": ""
	},
	{
		"Processor ID": "253",
		"Designer": "Intel",
		"Processor Family": "Core 2 Solo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "U2200",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "5.5",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.0",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.0",
		"FO4 Source": ""
	},
	{
		"Processor ID": "302",
		"Designer": "Intel",
		"Processor Family": "Core 2 Solo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SU3300",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "5.5",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "364",
		"Designer": "Intel",
		"Processor Family": "Core 2 Solo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SU3500",
		"Processor Date": "",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "5.5",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1138",
		"Designer": "Intel",
		"Processor Family": "Core 2 Solo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "SU3500",
		"Processor Date": "2009-04-01",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "1",
		"TDP": "5.5",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": "mul(360,Leff)"
	}
]}} 
