
WAndersonLab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000698c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001230  08006b3c  08006b3c  00007b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d6c  08007d6c  00009070  2**0
                  CONTENTS
  4 .ARM          00000008  08007d6c  08007d6c  00008d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d74  08007d74  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d74  08007d74  00008d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d78  08007d78  00008d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007d7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009070  2**0
                  CONTENTS
 10 .bss          00025d70  20000070  20000070  00009070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025de0  20025de0  00009070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000131fa  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f44  00000000  00000000  0001c29a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b0  00000000  00000000  0001f1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f32  00000000  00000000  00020590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d2b  00000000  00000000  000214c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017fbb  00000000  00000000  000481ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2af7  00000000  00000000  000601a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142c9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000579c  00000000  00000000  00142ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  00148480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006b24 	.word	0x08006b24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08006b24 	.word	0x08006b24

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
#if COMPILE_TOUCH_FUNCTIONS == 1
static STMPE811_TouchData StaticTouchData;
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f002 f9e2 	bl	800294c <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 f91a 	bl	80007c0 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f8d7 	bl	8000740 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fa08 	bl	80009ac <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f000 fc94 	bl	8000ec8 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b02      	ldr	r3, [pc, #8]	@ (80005ac <ApplicationInit+0x2c>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	2000008c 	.word	0x2000008c

080005b0 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08c      	sub	sp, #48	@ 0x30
 80005b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	61bb      	str	r3, [r7, #24]
 80005ba:	4b5a      	ldr	r3, [pc, #360]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005be:	4a59      	ldr	r2, [pc, #356]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80005c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80005c6:	4b57      	ldr	r3, [pc, #348]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80005ce:	61bb      	str	r3, [r7, #24]
 80005d0:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
 80005d6:	4b53      	ldr	r3, [pc, #332]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a52      	ldr	r2, [pc, #328]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b50      	ldr	r3, [pc, #320]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	617b      	str	r3, [r7, #20]
 80005ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	613b      	str	r3, [r7, #16]
 80005f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a4b      	ldr	r2, [pc, #300]	@ (8000724 <LCD_GPIO_Init+0x174>)
 80005f8:	f043 0302 	orr.w	r3, r3, #2
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b49      	ldr	r3, [pc, #292]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0302 	and.w	r3, r3, #2
 8000606:	613b      	str	r3, [r7, #16]
 8000608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	4b45      	ldr	r3, [pc, #276]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a44      	ldr	r2, [pc, #272]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000614:	f043 0304 	orr.w	r3, r3, #4
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b42      	ldr	r3, [pc, #264]	@ (8000724 <LCD_GPIO_Init+0x174>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0304 	and.w	r3, r3, #4
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	4b3e      	ldr	r3, [pc, #248]	@ (8000724 <LCD_GPIO_Init+0x174>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a3d      	ldr	r2, [pc, #244]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000630:	f043 0308 	orr.w	r3, r3, #8
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b3b      	ldr	r3, [pc, #236]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	4b37      	ldr	r3, [pc, #220]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	4a36      	ldr	r2, [pc, #216]	@ (8000724 <LCD_GPIO_Init+0x174>)
 800064c:	f043 0320 	orr.w	r3, r3, #32
 8000650:	6313      	str	r3, [r2, #48]	@ 0x30
 8000652:	4b34      	ldr	r3, [pc, #208]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	f003 0320 	and.w	r3, r3, #32
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	603b      	str	r3, [r7, #0]
 8000662:	4b30      	ldr	r3, [pc, #192]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a2f      	ldr	r2, [pc, #188]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000668:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4b2d      	ldr	r3, [pc, #180]	@ (8000724 <LCD_GPIO_Init+0x174>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800067a:	f641 0358 	movw	r3, #6232	@ 0x1858
 800067e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000680:	2302      	movs	r3, #2
 8000682:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000688:	2302      	movs	r3, #2
 800068a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800068c:	230e      	movs	r3, #14
 800068e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000690:	f107 031c 	add.w	r3, r7, #28
 8000694:	4619      	mov	r1, r3
 8000696:	4824      	ldr	r0, [pc, #144]	@ (8000728 <LCD_GPIO_Init+0x178>)
 8000698:	f002 fb4e 	bl	8002d38 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800069c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80006a0:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80006a2:	f107 031c 	add.w	r3, r7, #28
 80006a6:	4619      	mov	r1, r3
 80006a8:	4820      	ldr	r0, [pc, #128]	@ (800072c <LCD_GPIO_Init+0x17c>)
 80006aa:	f002 fb45 	bl	8002d38 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80006ae:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80006b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80006b4:	f107 031c 	add.w	r3, r7, #28
 80006b8:	4619      	mov	r1, r3
 80006ba:	481d      	ldr	r0, [pc, #116]	@ (8000730 <LCD_GPIO_Init+0x180>)
 80006bc:	f002 fb3c 	bl	8002d38 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80006c0:	2348      	movs	r3, #72	@ 0x48
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	481a      	ldr	r0, [pc, #104]	@ (8000734 <LCD_GPIO_Init+0x184>)
 80006cc:	f002 fb34 	bl	8002d38 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80006d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80006d6:	f107 031c 	add.w	r3, r7, #28
 80006da:	4619      	mov	r1, r3
 80006dc:	4816      	ldr	r0, [pc, #88]	@ (8000738 <LCD_GPIO_Init+0x188>)
 80006de:	f002 fb2b 	bl	8002d38 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80006e2:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80006e6:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80006e8:	f107 031c 	add.w	r3, r7, #28
 80006ec:	4619      	mov	r1, r3
 80006ee:	4813      	ldr	r0, [pc, #76]	@ (800073c <LCD_GPIO_Init+0x18c>)
 80006f0:	f002 fb22 	bl	8002d38 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80006f4:	2303      	movs	r3, #3
 80006f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80006f8:	2309      	movs	r3, #9
 80006fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4619      	mov	r1, r3
 8000702:	480a      	ldr	r0, [pc, #40]	@ (800072c <LCD_GPIO_Init+0x17c>)
 8000704:	f002 fb18 	bl	8002d38 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000708:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800070c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800070e:	f107 031c 	add.w	r3, r7, #28
 8000712:	4619      	mov	r1, r3
 8000714:	4809      	ldr	r0, [pc, #36]	@ (800073c <LCD_GPIO_Init+0x18c>)
 8000716:	f002 fb0f 	bl	8002d38 <HAL_GPIO_Init>
}
 800071a:	bf00      	nop
 800071c:	3730      	adds	r7, #48	@ 0x30
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40020000 	.word	0x40020000
 800072c:	40020400 	.word	0x40020400
 8000730:	40020800 	.word	0x40020800
 8000734:	40020c00 	.word	0x40020c00
 8000738:	40021400 	.word	0x40021400
 800073c:	40021800 	.word	0x40021800

08000740 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b090      	sub	sp, #64	@ 0x40
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800074e:	23f0      	movs	r3, #240	@ 0xf0
 8000750:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000756:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800075a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 800075c:	2302      	movs	r3, #2
 800075e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000760:	23ff      	movs	r3, #255	@ 0xff
 8000762:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000768:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800076c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800076e:	2305      	movs	r3, #5
 8000770:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d101      	bne.n	800077c <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <LTCD_Layer_Init+0x78>)
 800077a:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 800077c:	23f0      	movs	r3, #240	@ 0xf0
 800077e:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000780:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000784:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000798:	79fa      	ldrb	r2, [r7, #7]
 800079a:	f107 030c 	add.w	r3, r7, #12
 800079e:	4619      	mov	r1, r3
 80007a0:	4806      	ldr	r0, [pc, #24]	@ (80007bc <LTCD_Layer_Init+0x7c>)
 80007a2:	f003 ff23 	bl	80045ec <HAL_LTDC_ConfigLayer>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80007ac:	f000 fb86 	bl	8000ebc <LCD_Error_Handler>
	}
}
 80007b0:	bf00      	nop
 80007b2:	3740      	adds	r7, #64	@ 0x40
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20000170 	.word	0x20000170
 80007bc:	20000094 	.word	0x20000094

080007c0 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80007c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000870 <LTCD__Init+0xb0>)
 80007c6:	4a2b      	ldr	r2, [pc, #172]	@ (8000874 <LTCD__Init+0xb4>)
 80007c8:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80007ca:	4b29      	ldr	r3, [pc, #164]	@ (8000870 <LTCD__Init+0xb0>)
 80007cc:	2209      	movs	r2, #9
 80007ce:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 80007d0:	4b27      	ldr	r3, [pc, #156]	@ (8000870 <LTCD__Init+0xb0>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80007d6:	4b26      	ldr	r3, [pc, #152]	@ (8000870 <LTCD__Init+0xb0>)
 80007d8:	221d      	movs	r2, #29
 80007da:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80007dc:	4b24      	ldr	r3, [pc, #144]	@ (8000870 <LTCD__Init+0xb0>)
 80007de:	2203      	movs	r2, #3
 80007e0:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80007e2:	4b23      	ldr	r3, [pc, #140]	@ (8000870 <LTCD__Init+0xb0>)
 80007e4:	f240 120d 	movw	r2, #269	@ 0x10d
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80007ea:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <LTCD__Init+0xb0>)
 80007ec:	f240 1243 	movw	r2, #323	@ 0x143
 80007f0:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80007f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000870 <LTCD__Init+0xb0>)
 80007f4:	f240 1217 	movw	r2, #279	@ 0x117
 80007f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80007fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000870 <LTCD__Init+0xb0>)
 80007fc:	f240 1247 	movw	r2, #327	@ 0x147
 8000800:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000802:	4b1b      	ldr	r3, [pc, #108]	@ (8000870 <LTCD__Init+0xb0>)
 8000804:	2200      	movs	r2, #0
 8000806:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800080a:	4b19      	ldr	r3, [pc, #100]	@ (8000870 <LTCD__Init+0xb0>)
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000812:	4b17      	ldr	r3, [pc, #92]	@ (8000870 <LTCD__Init+0xb0>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <LTCD__Init+0xb8>)
 800081c:	2208      	movs	r2, #8
 800081e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <LTCD__Init+0xb8>)
 8000822:	22c0      	movs	r2, #192	@ 0xc0
 8000824:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <LTCD__Init+0xb8>)
 8000828:	2204      	movs	r2, #4
 800082a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <LTCD__Init+0xb8>)
 800082e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000832:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000834:	4810      	ldr	r0, [pc, #64]	@ (8000878 <LTCD__Init+0xb8>)
 8000836:	f004 fd33 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800083a:	4b0d      	ldr	r3, [pc, #52]	@ (8000870 <LTCD__Init+0xb0>)
 800083c:	2200      	movs	r2, #0
 800083e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000840:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <LTCD__Init+0xb0>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000846:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <LTCD__Init+0xb0>)
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <LTCD__Init+0xb0>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000852:	f7ff fead 	bl	80005b0 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000856:	4806      	ldr	r0, [pc, #24]	@ (8000870 <LTCD__Init+0xb0>)
 8000858:	f003 fdf8 	bl	800444c <HAL_LTDC_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000862:	f000 fb2b 	bl	8000ebc <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000866:	f000 fb46 	bl	8000ef6 <ili9341_Init>
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000094 	.word	0x20000094
 8000874:	40016800 	.word	0x40016800
 8000878:	2000013c 	.word	0x2000013c

0800087c <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	80fb      	strh	r3, [r7, #6]
 8000886:	460b      	mov	r3, r1
 8000888:	80bb      	strh	r3, [r7, #4]
 800088a:	4613      	mov	r3, r2
 800088c:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800088e:	88ba      	ldrh	r2, [r7, #4]
 8000890:	4613      	mov	r3, r2
 8000892:	011b      	lsls	r3, r3, #4
 8000894:	1a9b      	subs	r3, r3, r2
 8000896:	011b      	lsls	r3, r3, #4
 8000898:	461a      	mov	r2, r3
 800089a:	88fb      	ldrh	r3, [r7, #6]
 800089c:	4413      	add	r3, r2
 800089e:	4905      	ldr	r1, [pc, #20]	@ (80008b4 <LCD_Draw_Pixel+0x38>)
 80008a0:	887a      	ldrh	r2, [r7, #2]
 80008a2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000170 	.word	0x20000170

080008b8 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4604      	mov	r4, r0
 80008c0:	4608      	mov	r0, r1
 80008c2:	4611      	mov	r1, r2
 80008c4:	461a      	mov	r2, r3
 80008c6:	4623      	mov	r3, r4
 80008c8:	80fb      	strh	r3, [r7, #6]
 80008ca:	4603      	mov	r3, r0
 80008cc:	80bb      	strh	r3, [r7, #4]
 80008ce:	460b      	mov	r3, r1
 80008d0:	807b      	strh	r3, [r7, #2]
 80008d2:	4613      	mov	r3, r2
 80008d4:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 80008d6:	887b      	ldrh	r3, [r7, #2]
 80008d8:	425b      	negs	r3, r3
 80008da:	b29b      	uxth	r3, r3
 80008dc:	81fb      	strh	r3, [r7, #14]
 80008de:	e034      	b.n	800094a <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 80008e0:	887b      	ldrh	r3, [r7, #2]
 80008e2:	425b      	negs	r3, r3
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	81bb      	strh	r3, [r7, #12]
 80008e8:	e024      	b.n	8000934 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 80008ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80008ee:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80008f2:	fb03 f202 	mul.w	r2, r3, r2
 80008f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008fa:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80008fe:	fb01 f303 	mul.w	r3, r1, r3
 8000902:	441a      	add	r2, r3
 8000904:	887b      	ldrh	r3, [r7, #2]
 8000906:	8879      	ldrh	r1, [r7, #2]
 8000908:	fb01 f303 	mul.w	r3, r1, r3
 800090c:	429a      	cmp	r2, r3
 800090e:	dc0b      	bgt.n	8000928 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8000910:	89ba      	ldrh	r2, [r7, #12]
 8000912:	88fb      	ldrh	r3, [r7, #6]
 8000914:	4413      	add	r3, r2
 8000916:	b298      	uxth	r0, r3
 8000918:	89fa      	ldrh	r2, [r7, #14]
 800091a:	88bb      	ldrh	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	b29b      	uxth	r3, r3
 8000920:	883a      	ldrh	r2, [r7, #0]
 8000922:	4619      	mov	r1, r3
 8000924:	f7ff ffaa 	bl	800087c <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000928:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800092c:	b29b      	uxth	r3, r3
 800092e:	3301      	adds	r3, #1
 8000930:	b29b      	uxth	r3, r3
 8000932:	81bb      	strh	r3, [r7, #12]
 8000934:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000938:	887b      	ldrh	r3, [r7, #2]
 800093a:	429a      	cmp	r2, r3
 800093c:	ddd5      	ble.n	80008ea <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 800093e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000942:	b29b      	uxth	r3, r3
 8000944:	3301      	adds	r3, #1
 8000946:	b29b      	uxth	r3, r3
 8000948:	81fb      	strh	r3, [r7, #14]
 800094a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800094e:	887b      	ldrh	r3, [r7, #2]
 8000950:	429a      	cmp	r2, r3
 8000952:	ddc5      	ble.n	80008e0 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000954:	bf00      	nop
 8000956:	bf00      	nop
 8000958:	3714      	adds	r7, #20
 800095a:	46bd      	mov	sp, r7
 800095c:	bd90      	pop	{r4, r7, pc}

0800095e <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 800095e:	b590      	push	{r4, r7, lr}
 8000960:	b085      	sub	sp, #20
 8000962:	af00      	add	r7, sp, #0
 8000964:	4604      	mov	r4, r0
 8000966:	4608      	mov	r0, r1
 8000968:	4611      	mov	r1, r2
 800096a:	461a      	mov	r2, r3
 800096c:	4623      	mov	r3, r4
 800096e:	80fb      	strh	r3, [r7, #6]
 8000970:	4603      	mov	r3, r0
 8000972:	80bb      	strh	r3, [r7, #4]
 8000974:	460b      	mov	r3, r1
 8000976:	807b      	strh	r3, [r7, #2]
 8000978:	4613      	mov	r3, r2
 800097a:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 800097c:	2300      	movs	r3, #0
 800097e:	81fb      	strh	r3, [r7, #14]
 8000980:	e00b      	b.n	800099a <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000982:	89fa      	ldrh	r2, [r7, #14]
 8000984:	88bb      	ldrh	r3, [r7, #4]
 8000986:	4413      	add	r3, r2
 8000988:	b299      	uxth	r1, r3
 800098a:	883a      	ldrh	r2, [r7, #0]
 800098c:	88fb      	ldrh	r3, [r7, #6]
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff ff74 	bl	800087c <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000994:	89fb      	ldrh	r3, [r7, #14]
 8000996:	3301      	adds	r3, #1
 8000998:	81fb      	strh	r3, [r7, #14]
 800099a:	89fa      	ldrh	r2, [r7, #14]
 800099c:	887b      	ldrh	r3, [r7, #2]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d3ef      	bcc.n	8000982 <LCD_Draw_Vertical_Line+0x24>
  }
}
 80009a2:	bf00      	nop
 80009a4:	bf00      	nop
 80009a6:	3714      	adds	r7, #20
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd90      	pop	{r4, r7, pc}

080009ac <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	460a      	mov	r2, r1
 80009b6:	71fb      	strb	r3, [r7, #7]
 80009b8:	4613      	mov	r3, r2
 80009ba:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d10e      	bne.n	80009e0 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	e007      	b.n	80009d8 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 80009c8:	4908      	ldr	r1, [pc, #32]	@ (80009ec <LCD_Clear+0x40>)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	88ba      	ldrh	r2, [r7, #4]
 80009ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	3301      	adds	r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80009de:	d3f3      	bcc.n	80009c8 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 80009e0:	bf00      	nop
 80009e2:	3714      	adds	r7, #20
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	20000170 	.word	0x20000170

080009f0 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80009fa:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <LCD_SetTextColor+0x1c>)
 80009fc:	88fb      	ldrh	r3, [r7, #6]
 80009fe:	8013      	strh	r3, [r2, #0]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	20000000 	.word	0x20000000

08000a10 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000a18:	4a04      	ldr	r2, [pc, #16]	@ (8000a2c <LCD_SetFont+0x1c>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6013      	str	r3, [r2, #0]
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	2000016c 	.word	0x2000016c

08000a30 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	603a      	str	r2, [r7, #0]
 8000a3a:	80fb      	strh	r3, [r7, #6]
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	e04c      	b.n	8000ae8 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60bb      	str	r3, [r7, #8]
 8000a52:	e03f      	b.n	8000ad4 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	683a      	ldr	r2, [r7, #0]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	881b      	ldrh	r3, [r3, #0]
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <LCD_Draw_Char+0xd0>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	889b      	ldrh	r3, [r3, #4]
 8000a66:	4a27      	ldr	r2, [pc, #156]	@ (8000b04 <LCD_Draw_Char+0xd4>)
 8000a68:	fba2 2303 	umull	r2, r3, r2, r3
 8000a6c:	08db      	lsrs	r3, r3, #3
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	2280      	movs	r2, #128	@ 0x80
 8000a74:	409a      	lsls	r2, r3
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	fa42 f303 	asr.w	r3, r2, r3
 8000a7c:	400b      	ands	r3, r1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d104      	bne.n	8000a8c <LCD_Draw_Char+0x5c>
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <LCD_Draw_Char+0xd0>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	889b      	ldrh	r3, [r3, #4]
 8000a88:	2b0c      	cmp	r3, #12
 8000a8a:	d920      	bls.n	8000ace <LCD_Draw_Char+0x9e>
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	4413      	add	r3, r2
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	461a      	mov	r2, r3
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	fa42 f303 	asr.w	r3, r2, r3
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d104      	bne.n	8000ab0 <LCD_Draw_Char+0x80>
 8000aa6:	4b16      	ldr	r3, [pc, #88]	@ (8000b00 <LCD_Draw_Char+0xd0>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	889b      	ldrh	r3, [r3, #4]
 8000aac:	2b0c      	cmp	r3, #12
 8000aae:	d80e      	bhi.n	8000ace <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	88fb      	ldrh	r3, [r7, #6]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	b298      	uxth	r0, r3
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	88bb      	ldrh	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <LCD_Draw_Char+0xd8>)
 8000ac6:	8812      	ldrh	r2, [r2, #0]
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f7ff fed7 	bl	800087c <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <LCD_Draw_Char+0xd0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	889b      	ldrh	r3, [r3, #4]
 8000ada:	461a      	mov	r2, r3
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d3b8      	bcc.n	8000a54 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <LCD_Draw_Char+0xd0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	88db      	ldrh	r3, [r3, #6]
 8000aee:	461a      	mov	r2, r3
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d3ab      	bcc.n	8000a4e <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000af6:	bf00      	nop
 8000af8:	bf00      	nop
 8000afa:	3710      	adds	r7, #16
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000016c 	.word	0x2000016c
 8000b04:	aaaaaaab 	.word	0xaaaaaaab
 8000b08:	20000000 	.word	0x20000000

08000b0c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	80fb      	strh	r3, [r7, #6]
 8000b16:	460b      	mov	r3, r1
 8000b18:	80bb      	strh	r3, [r7, #4]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000b1e:	78fb      	ldrb	r3, [r7, #3]
 8000b20:	3b20      	subs	r3, #32
 8000b22:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000b24:	4b09      	ldr	r3, [pc, #36]	@ (8000b4c <LCD_DisplayChar+0x40>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	78fb      	ldrb	r3, [r7, #3]
 8000b2c:	4907      	ldr	r1, [pc, #28]	@ (8000b4c <LCD_DisplayChar+0x40>)
 8000b2e:	6809      	ldr	r1, [r1, #0]
 8000b30:	88c9      	ldrh	r1, [r1, #6]
 8000b32:	fb01 f303 	mul.w	r3, r1, r3
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	441a      	add	r2, r3
 8000b3a:	88b9      	ldrh	r1, [r7, #4]
 8000b3c:	88fb      	ldrh	r3, [r7, #6]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff ff76 	bl	8000a30 <LCD_Draw_Char>
}
 8000b44:	bf00      	nop
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000016c 	.word	0x2000016c

08000b50 <LCD_DrawMenuScreen>:
	LCD_DisplayChar(125,160,'r');
	LCD_DisplayChar(130,160,'l');
	LCD_DisplayChar(140,160,'d');
}

void LCD_DrawMenuScreen(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    LCD_Clear(0, COLOR_BG);
 8000b54:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f7ff ff27 	bl	80009ac <LCD_Clear>

    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff ff46 	bl	80009f0 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 8000b64:	482d      	ldr	r0, [pc, #180]	@ (8000c1c <LCD_DrawMenuScreen+0xcc>)
 8000b66:	f7ff ff53 	bl	8000a10 <LCD_SetFont>
    LCD_DisplayChar(50, 40, '1');
 8000b6a:	2231      	movs	r2, #49	@ 0x31
 8000b6c:	2128      	movs	r1, #40	@ 0x28
 8000b6e:	2032      	movs	r0, #50	@ 0x32
 8000b70:	f7ff ffcc 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 60, '-');
 8000b74:	222d      	movs	r2, #45	@ 0x2d
 8000b76:	213c      	movs	r1, #60	@ 0x3c
 8000b78:	2032      	movs	r0, #50	@ 0x32
 8000b7a:	f7ff ffc7 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 80, 'P');
 8000b7e:	2250      	movs	r2, #80	@ 0x50
 8000b80:	2150      	movs	r1, #80	@ 0x50
 8000b82:	2032      	movs	r0, #50	@ 0x32
 8000b84:	f7ff ffc2 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 100, 'L');
 8000b88:	224c      	movs	r2, #76	@ 0x4c
 8000b8a:	2164      	movs	r1, #100	@ 0x64
 8000b8c:	2032      	movs	r0, #50	@ 0x32
 8000b8e:	f7ff ffbd 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 120, 'A');
 8000b92:	2241      	movs	r2, #65	@ 0x41
 8000b94:	2178      	movs	r1, #120	@ 0x78
 8000b96:	2032      	movs	r0, #50	@ 0x32
 8000b98:	f7ff ffb8 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 140, 'Y');
 8000b9c:	2259      	movs	r2, #89	@ 0x59
 8000b9e:	218c      	movs	r1, #140	@ 0x8c
 8000ba0:	2032      	movs	r0, #50	@ 0x32
 8000ba2:	f7ff ffb3 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 160, 'E');
 8000ba6:	2245      	movs	r2, #69	@ 0x45
 8000ba8:	21a0      	movs	r1, #160	@ 0xa0
 8000baa:	2032      	movs	r0, #50	@ 0x32
 8000bac:	f7ff ffae 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(50, 180, 'R');
 8000bb0:	2252      	movs	r2, #82	@ 0x52
 8000bb2:	21b4      	movs	r1, #180	@ 0xb4
 8000bb4:	2032      	movs	r0, #50	@ 0x32
 8000bb6:	f7ff ffa9 	bl	8000b0c <LCD_DisplayChar>

    LCD_DisplayChar(170, 40, '2');
 8000bba:	2232      	movs	r2, #50	@ 0x32
 8000bbc:	2128      	movs	r1, #40	@ 0x28
 8000bbe:	20aa      	movs	r0, #170	@ 0xaa
 8000bc0:	f7ff ffa4 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 60, '-');
 8000bc4:	222d      	movs	r2, #45	@ 0x2d
 8000bc6:	213c      	movs	r1, #60	@ 0x3c
 8000bc8:	20aa      	movs	r0, #170	@ 0xaa
 8000bca:	f7ff ff9f 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 80, 'P');
 8000bce:	2250      	movs	r2, #80	@ 0x50
 8000bd0:	2150      	movs	r1, #80	@ 0x50
 8000bd2:	20aa      	movs	r0, #170	@ 0xaa
 8000bd4:	f7ff ff9a 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 100, 'L');
 8000bd8:	224c      	movs	r2, #76	@ 0x4c
 8000bda:	2164      	movs	r1, #100	@ 0x64
 8000bdc:	20aa      	movs	r0, #170	@ 0xaa
 8000bde:	f7ff ff95 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 120, 'A');
 8000be2:	2241      	movs	r2, #65	@ 0x41
 8000be4:	2178      	movs	r1, #120	@ 0x78
 8000be6:	20aa      	movs	r0, #170	@ 0xaa
 8000be8:	f7ff ff90 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 140, 'Y');
 8000bec:	2259      	movs	r2, #89	@ 0x59
 8000bee:	218c      	movs	r1, #140	@ 0x8c
 8000bf0:	20aa      	movs	r0, #170	@ 0xaa
 8000bf2:	f7ff ff8b 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 160, 'E');
 8000bf6:	2245      	movs	r2, #69	@ 0x45
 8000bf8:	21a0      	movs	r1, #160	@ 0xa0
 8000bfa:	20aa      	movs	r0, #170	@ 0xaa
 8000bfc:	f7ff ff86 	bl	8000b0c <LCD_DisplayChar>
    LCD_DisplayChar(170, 180, 'R');
 8000c00:	2252      	movs	r2, #82	@ 0x52
 8000c02:	21b4      	movs	r1, #180	@ 0xb4
 8000c04:	20aa      	movs	r0, #170	@ 0xaa
 8000c06:	f7ff ff81 	bl	8000b0c <LCD_DisplayChar>

    LCD_Draw_Vertical_Line(120, 40, 240, LCD_COLOR_BLACK);
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	22f0      	movs	r2, #240	@ 0xf0
 8000c0e:	2128      	movs	r1, #40	@ 0x28
 8000c10:	2078      	movs	r0, #120	@ 0x78
 8000c12:	f7ff fea4 	bl	800095e <LCD_Draw_Vertical_Line>
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000004 	.word	0x20000004

08000c20 <LCD_DrawGameBoard>:

void LCD_DrawGameBoard(int board[6][7]) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
    LCD_Clear(0, COLOR_BG);
 8000c28:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f7ff febd 	bl	80009ac <LCD_Clear>

    for (int row = 0; row < BOARD_ROWS; row++) {
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	e047      	b.n	8000cc8 <LCD_DrawGameBoard+0xa8>
        for (int col = 0; col < BOARD_COLS; col++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61bb      	str	r3, [r7, #24]
 8000c3c:	e03e      	b.n	8000cbc <LCD_DrawGameBoard+0x9c>
            int x = BOARD_X_START + col * (2 * CELL_RADIUS + CELL_SPACING);
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	015b      	lsls	r3, r3, #5
 8000c42:	3314      	adds	r3, #20
 8000c44:	613b      	str	r3, [r7, #16]
            int y = BOARD_Y_START + row * (2 * CELL_RADIUS + CELL_SPACING);
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	015b      	lsls	r3, r3, #5
 8000c4a:	333c      	adds	r3, #60	@ 0x3c
 8000c4c:	60fb      	str	r3, [r7, #12]
            uint16_t color = COLOR_BG;
 8000c4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c52:	82fb      	strh	r3, [r7, #22]

            if (board[row][col] == 1) color = COLOR_PLAYER1;
 8000c54:	69fa      	ldr	r2, [r7, #28]
 8000c56:	4613      	mov	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	1a9b      	subs	r3, r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4413      	add	r3, r2
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d103      	bne.n	8000c76 <LCD_DrawGameBoard+0x56>
 8000c6e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c72:	82fb      	strh	r3, [r7, #22]
 8000c74:	e00f      	b.n	8000c96 <LCD_DrawGameBoard+0x76>
            else if (board[row][col] == 2) color = COLOR_PLAYER2;
 8000c76:	69fa      	ldr	r2, [r7, #28]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	00db      	lsls	r3, r3, #3
 8000c7c:	1a9b      	subs	r3, r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d102      	bne.n	8000c96 <LCD_DrawGameBoard+0x76>
 8000c90:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000c94:	82fb      	strh	r3, [r7, #22]

            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, COLOR_GRID);     // background
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	b298      	uxth	r0, r3
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	b299      	uxth	r1, r3
 8000c9e:	231f      	movs	r3, #31
 8000ca0:	220e      	movs	r2, #14
 8000ca2:	f7ff fe09 	bl	80008b8 <LCD_Draw_Circle_Fill>
            LCD_Draw_Circle_Fill(x, y, CELL_RADIUS - 3, color);       //draw coin
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	b298      	uxth	r0, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	b299      	uxth	r1, r3
 8000cae:	8afb      	ldrh	r3, [r7, #22]
 8000cb0:	220b      	movs	r2, #11
 8000cb2:	f7ff fe01 	bl	80008b8 <LCD_Draw_Circle_Fill>
        for (int col = 0; col < BOARD_COLS; col++) {
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	61bb      	str	r3, [r7, #24]
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	2b06      	cmp	r3, #6
 8000cc0:	ddbd      	ble.n	8000c3e <LCD_DrawGameBoard+0x1e>
    for (int row = 0; row < BOARD_ROWS; row++) {
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	61fb      	str	r3, [r7, #28]
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	2b05      	cmp	r3, #5
 8000ccc:	ddb4      	ble.n	8000c38 <LCD_DrawGameBoard+0x18>
        }
    }
}
 8000cce:	bf00      	nop
 8000cd0:	bf00      	nop
 8000cd2:	3720      	adds	r7, #32
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <LCD_DrawGameOverScreen>:


void LCD_DrawGameOverScreen(int winner, int redWins, int yellowWins, int elapsedTime) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08e      	sub	sp, #56	@ 0x38
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
 8000ce4:	603b      	str	r3, [r7, #0]
    LCD_Clear(0, COLOR_BG);
 8000ce6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff fe5e 	bl	80009ac <LCD_Clear>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f7ff fe7d 	bl	80009f0 <LCD_SetTextColor>
    LCD_SetFont(&Font16x24);
 8000cf6:	4863      	ldr	r0, [pc, #396]	@ (8000e84 <LCD_DrawGameOverScreen+0x1ac>)
 8000cf8:	f7ff fe8a 	bl	8000a10 <LCD_SetFont>

    if (winner == 1) {
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d128      	bne.n	8000d54 <LCD_DrawGameOverScreen+0x7c>
        LCD_DisplayChar(40, 40, 'R');
 8000d02:	2252      	movs	r2, #82	@ 0x52
 8000d04:	2128      	movs	r1, #40	@ 0x28
 8000d06:	2028      	movs	r0, #40	@ 0x28
 8000d08:	f7ff ff00 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'E');
 8000d0c:	2245      	movs	r2, #69	@ 0x45
 8000d0e:	213c      	movs	r1, #60	@ 0x3c
 8000d10:	2028      	movs	r0, #40	@ 0x28
 8000d12:	f7ff fefb 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'D');
 8000d16:	2244      	movs	r2, #68	@ 0x44
 8000d18:	2150      	movs	r1, #80	@ 0x50
 8000d1a:	2028      	movs	r0, #40	@ 0x28
 8000d1c:	f7ff fef6 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 100, ' ');
 8000d20:	2220      	movs	r2, #32
 8000d22:	2164      	movs	r1, #100	@ 0x64
 8000d24:	2028      	movs	r0, #40	@ 0x28
 8000d26:	f7ff fef1 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 120, 'W');
 8000d2a:	2257      	movs	r2, #87	@ 0x57
 8000d2c:	2178      	movs	r1, #120	@ 0x78
 8000d2e:	2028      	movs	r0, #40	@ 0x28
 8000d30:	f7ff feec 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 140, 'I');
 8000d34:	2249      	movs	r2, #73	@ 0x49
 8000d36:	218c      	movs	r1, #140	@ 0x8c
 8000d38:	2028      	movs	r0, #40	@ 0x28
 8000d3a:	f7ff fee7 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 160, 'N');
 8000d3e:	224e      	movs	r2, #78	@ 0x4e
 8000d40:	21a0      	movs	r1, #160	@ 0xa0
 8000d42:	2028      	movs	r0, #40	@ 0x28
 8000d44:	f7ff fee2 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 180, 'S');
 8000d48:	2253      	movs	r2, #83	@ 0x53
 8000d4a:	21b4      	movs	r1, #180	@ 0xb4
 8000d4c:	2028      	movs	r0, #40	@ 0x28
 8000d4e:	f7ff fedd 	bl	8000b0c <LCD_DisplayChar>
 8000d52:	e049      	b.n	8000de8 <LCD_DrawGameOverScreen+0x110>
    } else if (winner == 2) {
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	2b02      	cmp	r3, #2
 8000d58:	d137      	bne.n	8000dca <LCD_DrawGameOverScreen+0xf2>
        LCD_DisplayChar(40, 40, 'Y');
 8000d5a:	2259      	movs	r2, #89	@ 0x59
 8000d5c:	2128      	movs	r1, #40	@ 0x28
 8000d5e:	2028      	movs	r0, #40	@ 0x28
 8000d60:	f7ff fed4 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'E');
 8000d64:	2245      	movs	r2, #69	@ 0x45
 8000d66:	213c      	movs	r1, #60	@ 0x3c
 8000d68:	2028      	movs	r0, #40	@ 0x28
 8000d6a:	f7ff fecf 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'L');
 8000d6e:	224c      	movs	r2, #76	@ 0x4c
 8000d70:	2150      	movs	r1, #80	@ 0x50
 8000d72:	2028      	movs	r0, #40	@ 0x28
 8000d74:	f7ff feca 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 100, 'L');
 8000d78:	224c      	movs	r2, #76	@ 0x4c
 8000d7a:	2164      	movs	r1, #100	@ 0x64
 8000d7c:	2028      	movs	r0, #40	@ 0x28
 8000d7e:	f7ff fec5 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 120, 'O');
 8000d82:	224f      	movs	r2, #79	@ 0x4f
 8000d84:	2178      	movs	r1, #120	@ 0x78
 8000d86:	2028      	movs	r0, #40	@ 0x28
 8000d88:	f7ff fec0 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 140, 'W');
 8000d8c:	2257      	movs	r2, #87	@ 0x57
 8000d8e:	218c      	movs	r1, #140	@ 0x8c
 8000d90:	2028      	movs	r0, #40	@ 0x28
 8000d92:	f7ff febb 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 160, ' ');
 8000d96:	2220      	movs	r2, #32
 8000d98:	21a0      	movs	r1, #160	@ 0xa0
 8000d9a:	2028      	movs	r0, #40	@ 0x28
 8000d9c:	f7ff feb6 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 180, 'W');
 8000da0:	2257      	movs	r2, #87	@ 0x57
 8000da2:	21b4      	movs	r1, #180	@ 0xb4
 8000da4:	2028      	movs	r0, #40	@ 0x28
 8000da6:	f7ff feb1 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 200, 'I');
 8000daa:	2249      	movs	r2, #73	@ 0x49
 8000dac:	21c8      	movs	r1, #200	@ 0xc8
 8000dae:	2028      	movs	r0, #40	@ 0x28
 8000db0:	f7ff feac 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 220, 'N');
 8000db4:	224e      	movs	r2, #78	@ 0x4e
 8000db6:	21dc      	movs	r1, #220	@ 0xdc
 8000db8:	2028      	movs	r0, #40	@ 0x28
 8000dba:	f7ff fea7 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 240, 'S');
 8000dbe:	2253      	movs	r2, #83	@ 0x53
 8000dc0:	21f0      	movs	r1, #240	@ 0xf0
 8000dc2:	2028      	movs	r0, #40	@ 0x28
 8000dc4:	f7ff fea2 	bl	8000b0c <LCD_DisplayChar>
 8000dc8:	e00e      	b.n	8000de8 <LCD_DrawGameOverScreen+0x110>
    } else {
        LCD_DisplayChar(40, 40, 'T');
 8000dca:	2254      	movs	r2, #84	@ 0x54
 8000dcc:	2128      	movs	r1, #40	@ 0x28
 8000dce:	2028      	movs	r0, #40	@ 0x28
 8000dd0:	f7ff fe9c 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 60, 'I');
 8000dd4:	2249      	movs	r2, #73	@ 0x49
 8000dd6:	213c      	movs	r1, #60	@ 0x3c
 8000dd8:	2028      	movs	r0, #40	@ 0x28
 8000dda:	f7ff fe97 	bl	8000b0c <LCD_DisplayChar>
        LCD_DisplayChar(40, 80, 'E');
 8000dde:	2245      	movs	r2, #69	@ 0x45
 8000de0:	2150      	movs	r1, #80	@ 0x50
 8000de2:	2028      	movs	r0, #40	@ 0x28
 8000de4:	f7ff fe92 	bl	8000b0c <LCD_DisplayChar>
    }

    char buffer[32];
    sprintf(buffer, "Red: %d  Yellow: %d", redWins, yellowWins);
 8000de8:	f107 0014 	add.w	r0, r7, #20
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	4925      	ldr	r1, [pc, #148]	@ (8000e88 <LCD_DrawGameOverScreen+0x1b0>)
 8000df2:	f005 f9f7 	bl	80061e4 <siprintf>
    for (int i = 0; buffer[i]; i++) {
 8000df6:	2300      	movs	r3, #0
 8000df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dfa:	e011      	b.n	8000e20 <LCD_DrawGameOverScreen+0x148>
        LCD_DisplayChar(200, 40 + i * 16, buffer[i]);
 8000dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	011b      	lsls	r3, r3, #4
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	3328      	adds	r3, #40	@ 0x28
 8000e06:	b299      	uxth	r1, r3
 8000e08:	f107 0214 	add.w	r2, r7, #20
 8000e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e0e:	4413      	add	r3, r2
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	20c8      	movs	r0, #200	@ 0xc8
 8000e16:	f7ff fe79 	bl	8000b0c <LCD_DisplayChar>
    for (int i = 0; buffer[i]; i++) {
 8000e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e20:	f107 0214 	add.w	r2, r7, #20
 8000e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e26:	4413      	add	r3, r2
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1e6      	bne.n	8000dfc <LCD_DrawGameOverScreen+0x124>
    }

	LCD_DisplayChar(200, 200, 'R');
 8000e2e:	2252      	movs	r2, #82	@ 0x52
 8000e30:	21c8      	movs	r1, #200	@ 0xc8
 8000e32:	20c8      	movs	r0, #200	@ 0xc8
 8000e34:	f7ff fe6a 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 220, 'E');
 8000e38:	2245      	movs	r2, #69	@ 0x45
 8000e3a:	21dc      	movs	r1, #220	@ 0xdc
 8000e3c:	20c8      	movs	r0, #200	@ 0xc8
 8000e3e:	f7ff fe65 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 240, 'S');
 8000e42:	2253      	movs	r2, #83	@ 0x53
 8000e44:	21f0      	movs	r1, #240	@ 0xf0
 8000e46:	20c8      	movs	r0, #200	@ 0xc8
 8000e48:	f7ff fe60 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 260, 'T');
 8000e4c:	2254      	movs	r2, #84	@ 0x54
 8000e4e:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8000e52:	20c8      	movs	r0, #200	@ 0xc8
 8000e54:	f7ff fe5a 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 280, 'A');
 8000e58:	2241      	movs	r2, #65	@ 0x41
 8000e5a:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8000e5e:	20c8      	movs	r0, #200	@ 0xc8
 8000e60:	f7ff fe54 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 300, 'R');
 8000e64:	2252      	movs	r2, #82	@ 0x52
 8000e66:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000e6a:	20c8      	movs	r0, #200	@ 0xc8
 8000e6c:	f7ff fe4e 	bl	8000b0c <LCD_DisplayChar>
	LCD_DisplayChar(200, 320, 'T');
 8000e70:	2254      	movs	r2, #84	@ 0x54
 8000e72:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000e76:	20c8      	movs	r0, #200	@ 0xc8
 8000e78:	f7ff fe48 	bl	8000b0c <LCD_DisplayChar>
}
 8000e7c:	bf00      	nop
 8000e7e:	3738      	adds	r7, #56	@ 0x38
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000004 	.word	0x20000004
 8000e88:	08006b3c 	.word	0x08006b3c

08000e8c <LCD_DrawFloatingCoin>:

void LCD_DrawFloatingCoin(int column, uint16_t color) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
    int x = BOARD_X_START + column * (2 * CELL_RADIUS + CELL_SPACING);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	015b      	lsls	r3, r3, #5
 8000e9c:	3314      	adds	r3, #20
 8000e9e:	60fb      	str	r3, [r7, #12]
    int y = BOARD_Y_START - 30;
 8000ea0:	231e      	movs	r3, #30
 8000ea2:	60bb      	str	r3, [r7, #8]

    LCD_Draw_Circle_Fill(x, y, CELL_RADIUS, color);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	b298      	uxth	r0, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	b299      	uxth	r1, r3
 8000eac:	887b      	ldrh	r3, [r7, #2]
 8000eae:	220e      	movs	r2, #14
 8000eb0:	f7ff fd02 	bl	80008b8 <LCD_Draw_Circle_Fill>
}
 8000eb4:	bf00      	nop
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec0:	b672      	cpsid	i
}
 8000ec2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <LCD_Error_Handler+0x8>

08000ec8 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000ecc:	f001 f9f5 	bl	80022ba <STMPE811_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d001      	beq.n	8000eda <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000ed6:	bf00      	nop
 8000ed8:	e7fd      	b.n	8000ed6 <InitializeLCDTouch+0xe>
  }
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}

08000ede <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f001 fa9f 	bl	800242a <STMPE811_ReadTouch>
 8000eec:	4603      	mov	r3, r0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000efa:	f000 f9ff 	bl	80012fc <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000efe:	20ca      	movs	r0, #202	@ 0xca
 8000f00:	f000 f943 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000f04:	20c3      	movs	r0, #195	@ 0xc3
 8000f06:	f000 f94d 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000f0a:	2008      	movs	r0, #8
 8000f0c:	f000 f94a 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000f10:	2050      	movs	r0, #80	@ 0x50
 8000f12:	f000 f947 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000f16:	20cf      	movs	r0, #207	@ 0xcf
 8000f18:	f000 f937 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f000 f941 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000f22:	20c1      	movs	r0, #193	@ 0xc1
 8000f24:	f000 f93e 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000f28:	2030      	movs	r0, #48	@ 0x30
 8000f2a:	f000 f93b 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000f2e:	20ed      	movs	r0, #237	@ 0xed
 8000f30:	f000 f92b 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000f34:	2064      	movs	r0, #100	@ 0x64
 8000f36:	f000 f935 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	f000 f932 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000f40:	2012      	movs	r0, #18
 8000f42:	f000 f92f 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000f46:	2081      	movs	r0, #129	@ 0x81
 8000f48:	f000 f92c 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000f4c:	20e8      	movs	r0, #232	@ 0xe8
 8000f4e:	f000 f91c 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000f52:	2085      	movs	r0, #133	@ 0x85
 8000f54:	f000 f926 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 f923 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000f5e:	2078      	movs	r0, #120	@ 0x78
 8000f60:	f000 f920 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000f64:	20cb      	movs	r0, #203	@ 0xcb
 8000f66:	f000 f910 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000f6a:	2039      	movs	r0, #57	@ 0x39
 8000f6c:	f000 f91a 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000f70:	202c      	movs	r0, #44	@ 0x2c
 8000f72:	f000 f917 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 f914 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000f7c:	2034      	movs	r0, #52	@ 0x34
 8000f7e:	f000 f911 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000f82:	2002      	movs	r0, #2
 8000f84:	f000 f90e 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000f88:	20f7      	movs	r0, #247	@ 0xf7
 8000f8a:	f000 f8fe 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000f8e:	2020      	movs	r0, #32
 8000f90:	f000 f908 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000f94:	20ea      	movs	r0, #234	@ 0xea
 8000f96:	f000 f8f8 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 f902 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f000 f8ff 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000fa6:	20b1      	movs	r0, #177	@ 0xb1
 8000fa8:	f000 f8ef 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000fac:	2000      	movs	r0, #0
 8000fae:	f000 f8f9 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000fb2:	201b      	movs	r0, #27
 8000fb4:	f000 f8f6 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000fb8:	20b6      	movs	r0, #182	@ 0xb6
 8000fba:	f000 f8e6 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000fbe:	200a      	movs	r0, #10
 8000fc0:	f000 f8f0 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000fc4:	20a2      	movs	r0, #162	@ 0xa2
 8000fc6:	f000 f8ed 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000fca:	20c0      	movs	r0, #192	@ 0xc0
 8000fcc:	f000 f8dd 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000fd0:	2010      	movs	r0, #16
 8000fd2:	f000 f8e7 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000fd6:	20c1      	movs	r0, #193	@ 0xc1
 8000fd8:	f000 f8d7 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000fdc:	2010      	movs	r0, #16
 8000fde:	f000 f8e1 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000fe2:	20c5      	movs	r0, #197	@ 0xc5
 8000fe4:	f000 f8d1 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000fe8:	2045      	movs	r0, #69	@ 0x45
 8000fea:	f000 f8db 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000fee:	2015      	movs	r0, #21
 8000ff0:	f000 f8d8 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000ff4:	20c7      	movs	r0, #199	@ 0xc7
 8000ff6:	f000 f8c8 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000ffa:	2090      	movs	r0, #144	@ 0x90
 8000ffc:	f000 f8d2 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001000:	2036      	movs	r0, #54	@ 0x36
 8001002:	f000 f8c2 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001006:	20c8      	movs	r0, #200	@ 0xc8
 8001008:	f000 f8cc 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 800100c:	20f2      	movs	r0, #242	@ 0xf2
 800100e:	f000 f8bc 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001012:	2000      	movs	r0, #0
 8001014:	f000 f8c6 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001018:	20b0      	movs	r0, #176	@ 0xb0
 800101a:	f000 f8b6 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 800101e:	20c2      	movs	r0, #194	@ 0xc2
 8001020:	f000 f8c0 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001024:	20b6      	movs	r0, #182	@ 0xb6
 8001026:	f000 f8b0 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 800102a:	200a      	movs	r0, #10
 800102c:	f000 f8ba 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001030:	20a7      	movs	r0, #167	@ 0xa7
 8001032:	f000 f8b7 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001036:	2027      	movs	r0, #39	@ 0x27
 8001038:	f000 f8b4 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 800103c:	2004      	movs	r0, #4
 800103e:	f000 f8b1 	bl	80011a4 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001042:	202a      	movs	r0, #42	@ 0x2a
 8001044:	f000 f8a1 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001048:	2000      	movs	r0, #0
 800104a:	f000 f8ab 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800104e:	2000      	movs	r0, #0
 8001050:	f000 f8a8 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001054:	2000      	movs	r0, #0
 8001056:	f000 f8a5 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 800105a:	20ef      	movs	r0, #239	@ 0xef
 800105c:	f000 f8a2 	bl	80011a4 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001060:	202b      	movs	r0, #43	@ 0x2b
 8001062:	f000 f892 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001066:	2000      	movs	r0, #0
 8001068:	f000 f89c 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800106c:	2000      	movs	r0, #0
 800106e:	f000 f899 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001072:	2001      	movs	r0, #1
 8001074:	f000 f896 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001078:	203f      	movs	r0, #63	@ 0x3f
 800107a:	f000 f893 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 800107e:	20f6      	movs	r0, #246	@ 0xf6
 8001080:	f000 f883 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001084:	2001      	movs	r0, #1
 8001086:	f000 f88d 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800108a:	2000      	movs	r0, #0
 800108c:	f000 f88a 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001090:	2006      	movs	r0, #6
 8001092:	f000 f887 	bl	80011a4 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001096:	202c      	movs	r0, #44	@ 0x2c
 8001098:	f000 f877 	bl	800118a <ili9341_Write_Reg>
  LCD_Delay(200);
 800109c:	20c8      	movs	r0, #200	@ 0xc8
 800109e:	f000 f9e9 	bl	8001474 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 80010a2:	2026      	movs	r0, #38	@ 0x26
 80010a4:	f000 f871 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 f87b 	bl	80011a4 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 80010ae:	20e0      	movs	r0, #224	@ 0xe0
 80010b0:	f000 f86b 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 80010b4:	200f      	movs	r0, #15
 80010b6:	f000 f875 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 80010ba:	2029      	movs	r0, #41	@ 0x29
 80010bc:	f000 f872 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 80010c0:	2024      	movs	r0, #36	@ 0x24
 80010c2:	f000 f86f 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80010c6:	200c      	movs	r0, #12
 80010c8:	f000 f86c 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 80010cc:	200e      	movs	r0, #14
 80010ce:	f000 f869 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80010d2:	2009      	movs	r0, #9
 80010d4:	f000 f866 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 80010d8:	204e      	movs	r0, #78	@ 0x4e
 80010da:	f000 f863 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80010de:	2078      	movs	r0, #120	@ 0x78
 80010e0:	f000 f860 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 80010e4:	203c      	movs	r0, #60	@ 0x3c
 80010e6:	f000 f85d 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80010ea:	2009      	movs	r0, #9
 80010ec:	f000 f85a 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80010f0:	2013      	movs	r0, #19
 80010f2:	f000 f857 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80010f6:	2005      	movs	r0, #5
 80010f8:	f000 f854 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80010fc:	2017      	movs	r0, #23
 80010fe:	f000 f851 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001102:	2011      	movs	r0, #17
 8001104:	f000 f84e 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001108:	2000      	movs	r0, #0
 800110a:	f000 f84b 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 800110e:	20e1      	movs	r0, #225	@ 0xe1
 8001110:	f000 f83b 	bl	800118a <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f845 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 800111a:	2016      	movs	r0, #22
 800111c:	f000 f842 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001120:	201b      	movs	r0, #27
 8001122:	f000 f83f 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001126:	2004      	movs	r0, #4
 8001128:	f000 f83c 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800112c:	2011      	movs	r0, #17
 800112e:	f000 f839 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001132:	2007      	movs	r0, #7
 8001134:	f000 f836 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001138:	2031      	movs	r0, #49	@ 0x31
 800113a:	f000 f833 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 800113e:	2033      	movs	r0, #51	@ 0x33
 8001140:	f000 f830 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001144:	2042      	movs	r0, #66	@ 0x42
 8001146:	f000 f82d 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 800114a:	2005      	movs	r0, #5
 800114c:	f000 f82a 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001150:	200c      	movs	r0, #12
 8001152:	f000 f827 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001156:	200a      	movs	r0, #10
 8001158:	f000 f824 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 800115c:	2028      	movs	r0, #40	@ 0x28
 800115e:	f000 f821 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001162:	202f      	movs	r0, #47	@ 0x2f
 8001164:	f000 f81e 	bl	80011a4 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001168:	200f      	movs	r0, #15
 800116a:	f000 f81b 	bl	80011a4 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 800116e:	2011      	movs	r0, #17
 8001170:	f000 f80b 	bl	800118a <ili9341_Write_Reg>
  LCD_Delay(200);
 8001174:	20c8      	movs	r0, #200	@ 0xc8
 8001176:	f000 f97d 	bl	8001474 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 800117a:	2029      	movs	r0, #41	@ 0x29
 800117c:	f000 f805 	bl	800118a <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001180:	202c      	movs	r0, #44	@ 0x2c
 8001182:	f000 f802 	bl	800118a <ili9341_Write_Reg>
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}

0800118a <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f94a 	bl	8001430 <LCD_IO_WriteReg>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 f91b 	bl	80013ec <LCD_IO_WriteData>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80011c4:	4819      	ldr	r0, [pc, #100]	@ (800122c <SPI_Init+0x6c>)
 80011c6:	f004 fc4a 	bl	8005a5e <HAL_SPI_GetState>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d12b      	bne.n	8001228 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <SPI_Init+0x6c>)
 80011d2:	4a17      	ldr	r2, [pc, #92]	@ (8001230 <SPI_Init+0x70>)
 80011d4:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <SPI_Init+0x6c>)
 80011d8:	2218      	movs	r2, #24
 80011da:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80011dc:	4b13      	ldr	r3, [pc, #76]	@ (800122c <SPI_Init+0x6c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80011e2:	4b12      	ldr	r3, [pc, #72]	@ (800122c <SPI_Init+0x6c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80011e8:	4b10      	ldr	r3, [pc, #64]	@ (800122c <SPI_Init+0x6c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <SPI_Init+0x6c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80011f4:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <SPI_Init+0x6c>)
 80011f6:	2207      	movs	r2, #7
 80011f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <SPI_Init+0x6c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001200:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <SPI_Init+0x6c>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001206:	4b09      	ldr	r3, [pc, #36]	@ (800122c <SPI_Init+0x6c>)
 8001208:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800120c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800120e:	4b07      	ldr	r3, [pc, #28]	@ (800122c <SPI_Init+0x6c>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001214:	4b05      	ldr	r3, [pc, #20]	@ (800122c <SPI_Init+0x6c>)
 8001216:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800121a:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 800121c:	4803      	ldr	r0, [pc, #12]	@ (800122c <SPI_Init+0x6c>)
 800121e:	f000 f833 	bl	8001288 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001222:	4802      	ldr	r0, [pc, #8]	@ (800122c <SPI_Init+0x6c>)
 8001224:	f004 fa26 	bl	8005674 <HAL_SPI_Init>
  }
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20025970 	.word	0x20025970
 8001230:	40015000 	.word	0x40015000

08001234 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <SPI_Write+0x34>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	1db9      	adds	r1, r7, #6
 8001248:	2201      	movs	r2, #1
 800124a:	4808      	ldr	r0, [pc, #32]	@ (800126c <SPI_Write+0x38>)
 800124c:	f004 fac3 	bl	80057d6 <HAL_SPI_Transmit>
 8001250:	4603      	mov	r3, r0
 8001252:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 800125a:	f000 f809 	bl	8001270 <SPI_Error>
  }
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000000c 	.word	0x2000000c
 800126c:	20025970 	.word	0x20025970

08001270 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001274:	4803      	ldr	r0, [pc, #12]	@ (8001284 <SPI_Error+0x14>)
 8001276:	f004 fa86 	bl	8005786 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800127a:	f7ff ffa1 	bl	80011c0 <SPI_Init>
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20025970 	.word	0x20025970

08001288 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	@ 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	4b17      	ldr	r3, [pc, #92]	@ (80012f4 <SPI_MspInit+0x6c>)
 8001296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001298:	4a16      	ldr	r2, [pc, #88]	@ (80012f4 <SPI_MspInit+0x6c>)
 800129a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800129e:	6453      	str	r3, [r2, #68]	@ 0x44
 80012a0:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <SPI_MspInit+0x6c>)
 80012a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012a8:	613b      	str	r3, [r7, #16]
 80012aa:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <SPI_MspInit+0x6c>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <SPI_MspInit+0x6c>)
 80012b6:	f043 0320 	orr.w	r3, r3, #32
 80012ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80012bc:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <SPI_MspInit+0x6c>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c0:	f003 0320 	and.w	r3, r3, #32
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 80012c8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80012d2:	2302      	movs	r3, #2
 80012d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80012d6:	2301      	movs	r3, #1
 80012d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 80012da:	2305      	movs	r3, #5
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	4804      	ldr	r0, [pc, #16]	@ (80012f8 <SPI_MspInit+0x70>)
 80012e6:	f001 fd27 	bl	8002d38 <HAL_GPIO_Init>
}
 80012ea:	bf00      	nop
 80012ec:	3728      	adds	r7, #40	@ 0x28
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40023800 	.word	0x40023800
 80012f8:	40021400 	.word	0x40021400

080012fc <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001302:	4b36      	ldr	r3, [pc, #216]	@ (80013dc <LCD_IO_Init+0xe0>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d164      	bne.n	80013d4 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800130a:	4b34      	ldr	r3, [pc, #208]	@ (80013dc <LCD_IO_Init+0xe0>)
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	4b32      	ldr	r3, [pc, #200]	@ (80013e0 <LCD_IO_Init+0xe4>)
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	4a31      	ldr	r2, [pc, #196]	@ (80013e0 <LCD_IO_Init+0xe4>)
 800131a:	f043 0308 	orr.w	r3, r3, #8
 800131e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001320:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <LCD_IO_Init+0xe4>)
 8001322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800132c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001330:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800133a:	2302      	movs	r3, #2
 800133c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	4619      	mov	r1, r3
 8001344:	4827      	ldr	r0, [pc, #156]	@ (80013e4 <LCD_IO_Init+0xe8>)
 8001346:	f001 fcf7 	bl	8002d38 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	607b      	str	r3, [r7, #4]
 800134e:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <LCD_IO_Init+0xe4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a23      	ldr	r2, [pc, #140]	@ (80013e0 <LCD_IO_Init+0xe4>)
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <LCD_IO_Init+0xe4>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001366:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800136a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800136c:	2301      	movs	r3, #1
 800136e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001374:	2302      	movs	r3, #2
 8001376:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	4619      	mov	r1, r3
 800137e:	4819      	ldr	r0, [pc, #100]	@ (80013e4 <LCD_IO_Init+0xe8>)
 8001380:	f001 fcda 	bl	8002d38 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001384:	2300      	movs	r3, #0
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <LCD_IO_Init+0xe4>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	4a14      	ldr	r2, [pc, #80]	@ (80013e0 <LCD_IO_Init+0xe4>)
 800138e:	f043 0304 	orr.w	r3, r3, #4
 8001392:	6313      	str	r3, [r2, #48]	@ 0x30
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <LCD_IO_Init+0xe4>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001398:	f003 0304 	and.w	r3, r3, #4
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80013a0:	2304      	movs	r3, #4
 80013a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80013ac:	2302      	movs	r3, #2
 80013ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	4619      	mov	r1, r3
 80013b6:	480c      	ldr	r0, [pc, #48]	@ (80013e8 <LCD_IO_Init+0xec>)
 80013b8:	f001 fcbe 	bl	8002d38 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80013bc:	2200      	movs	r2, #0
 80013be:	2104      	movs	r1, #4
 80013c0:	4809      	ldr	r0, [pc, #36]	@ (80013e8 <LCD_IO_Init+0xec>)
 80013c2:	f001 ff89 	bl	80032d8 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80013c6:	2201      	movs	r2, #1
 80013c8:	2104      	movs	r1, #4
 80013ca:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <LCD_IO_Init+0xec>)
 80013cc:	f001 ff84 	bl	80032d8 <HAL_GPIO_WritePin>

    SPI_Init();
 80013d0:	f7ff fef6 	bl	80011c0 <SPI_Init>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3720      	adds	r7, #32
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200259c8 	.word	0x200259c8
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40020c00 	.word	0x40020c00
 80013e8:	40020800 	.word	0x40020800

080013ec <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013fc:	480a      	ldr	r0, [pc, #40]	@ (8001428 <LCD_IO_WriteData+0x3c>)
 80013fe:	f001 ff6b 	bl	80032d8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001402:	2200      	movs	r2, #0
 8001404:	2104      	movs	r1, #4
 8001406:	4809      	ldr	r0, [pc, #36]	@ (800142c <LCD_IO_WriteData+0x40>)
 8001408:	f001 ff66 	bl	80032d8 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ff10 	bl	8001234 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001414:	2201      	movs	r2, #1
 8001416:	2104      	movs	r1, #4
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <LCD_IO_WriteData+0x40>)
 800141a:	f001 ff5d 	bl	80032d8 <HAL_GPIO_WritePin>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40020c00 	.word	0x40020c00
 800142c:	40020800 	.word	0x40020800

08001430 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800143a:	2200      	movs	r2, #0
 800143c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001440:	480a      	ldr	r0, [pc, #40]	@ (800146c <LCD_IO_WriteReg+0x3c>)
 8001442:	f001 ff49 	bl	80032d8 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001446:	2200      	movs	r2, #0
 8001448:	2104      	movs	r1, #4
 800144a:	4809      	ldr	r0, [pc, #36]	@ (8001470 <LCD_IO_WriteReg+0x40>)
 800144c:	f001 ff44 	bl	80032d8 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	b29b      	uxth	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff feed 	bl	8001234 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800145a:	2201      	movs	r2, #1
 800145c:	2104      	movs	r1, #4
 800145e:	4804      	ldr	r0, [pc, #16]	@ (8001470 <LCD_IO_WriteReg+0x40>)
 8001460:	f001 ff3a 	bl	80032d8 <HAL_GPIO_WritePin>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40020c00 	.word	0x40020c00
 8001470:	40020800 	.word	0x40020800

08001474 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f001 fb51 	bl	8002b24 <HAL_Delay>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <placeCoin>:

int redWins = 0;
int yellowWins = 0;
int elapsedTime = 0;

void placeCoin(int board[6][7], int col, int player) {
 800148a:	b480      	push	{r7}
 800148c:	b087      	sub	sp, #28
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
    for (int row = 5; row >= 0; row--) {
 8001496:	2305      	movs	r3, #5
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e01c      	b.n	80014d6 <placeCoin+0x4c>
        if (board[row][col] == 0) {
 800149c:	697a      	ldr	r2, [r7, #20]
 800149e:	4613      	mov	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	1a9b      	subs	r3, r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	68ba      	ldr	r2, [r7, #8]
 80014ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10c      	bne.n	80014d0 <placeCoin+0x46>
            board[row][col] = player;
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	4613      	mov	r3, r2
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	461a      	mov	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4413      	add	r3, r2
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            break;
 80014ce:	e006      	b.n	80014de <placeCoin+0x54>
    for (int row = 5; row >= 0; row--) {
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dadf      	bge.n	800149c <placeCoin+0x12>
        }
    }
}
 80014dc:	bf00      	nop
 80014de:	bf00      	nop
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <checkWinOrTie>:

int checkWinOrTie(int board[6][7], int* winnerOut) {
 80014ea:	b480      	push	{r7}
 80014ec:	b083      	sub	sp, #12
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	6039      	str	r1, [r7, #0]
    // Placeholder logic  always return false (no game over)
    *winnerOut = 0;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
    return 0;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800150e:	f001 fa97 	bl	8002a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001512:	f000 f89b 	bl	800164c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001516:	f000 fa8b 	bl	8001a30 <MX_GPIO_Init>
  MX_LTDC_Init();
 800151a:	f000 f941 	bl	80017a0 <MX_LTDC_Init>
  MX_RNG_Init();
 800151e:	f000 f9f1 	bl	8001904 <MX_RNG_Init>
  MX_TIM2_Init();
 8001522:	f000 fa39 	bl	8001998 <MX_TIM2_Init>
  MX_SPI5_Init();
 8001526:	f000 fa01 	bl	800192c <MX_SPI5_Init>
  MX_I2C3_Init();
 800152a:	f000 f8f9 	bl	8001720 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800152e:	f7ff f827 	bl	8000580 <ApplicationInit>

  HAL_Delay(5000);
 8001532:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001536:	f001 faf5 	bl	8002b24 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /////////////////////////// TEST DRAW FUNCTIONS////////////////////////////////
  LCD_DrawMenuScreen();
 800153a:	f7ff fb09 	bl	8000b50 <LCD_DrawMenuScreen>
  STMPE811_TouchData touch;
  while (1) {
      if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 800153e:	463b      	mov	r3, r7
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fccc 	bl	8000ede <returnTouchStateAndLocation>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1f8      	bne.n	800153e <main+0x36>
          if (touch.x < 120) {
 800154c:	883b      	ldrh	r3, [r7, #0]
 800154e:	2b77      	cmp	r3, #119	@ 0x77
 8001550:	d803      	bhi.n	800155a <main+0x52>
              onePlayerMode = 1;
 8001552:	4b35      	ldr	r3, [pc, #212]	@ (8001628 <main+0x120>)
 8001554:	2201      	movs	r2, #1
 8001556:	601a      	str	r2, [r3, #0]
          } else {
              onePlayerMode = 0;
          }
          break;
 8001558:	e002      	b.n	8001560 <main+0x58>
              onePlayerMode = 0;
 800155a:	4b33      	ldr	r3, [pc, #204]	@ (8001628 <main+0x120>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
      }
  }

  LCD_DrawGameBoard(board);
 8001560:	4832      	ldr	r0, [pc, #200]	@ (800162c <main+0x124>)
 8001562:	f7ff fb5d 	bl	8000c20 <LCD_DrawGameBoard>
      int currentColumn = 3;
 8001566:	2303      	movs	r3, #3
 8001568:	60fb      	str	r3, [r7, #12]

      while (!gameOver) {
 800156a:	e04d      	b.n	8001608 <main+0x100>
          LCD_DrawGameBoard(board);
 800156c:	482f      	ldr	r0, [pc, #188]	@ (800162c <main+0x124>)
 800156e:	f7ff fb57 	bl	8000c20 <LCD_DrawGameBoard>
          uint16_t color;
          if (currentPlayer == 1) {
 8001572:	4b2f      	ldr	r3, [pc, #188]	@ (8001630 <main+0x128>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d103      	bne.n	8001582 <main+0x7a>
              color = COLOR_PLAYER1;
 800157a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800157e:	817b      	strh	r3, [r7, #10]
 8001580:	e002      	b.n	8001588 <main+0x80>
          } else {
              color = COLOR_PLAYER2;
 8001582:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001586:	817b      	strh	r3, [r7, #10]
          }
          LCD_DrawFloatingCoin(currentColumn, color);
 8001588:	897b      	ldrh	r3, [r7, #10]
 800158a:	4619      	mov	r1, r3
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f7ff fc7d 	bl	8000e8c <LCD_DrawFloatingCoin>

          if (returnTouchStateAndLocation(&touch) == STMPE811_State_Pressed) {
 8001592:	463b      	mov	r3, r7
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fca2 	bl	8000ede <returnTouchStateAndLocation>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d112      	bne.n	80015c6 <main+0xbe>
              if (touch.x < 120) currentColumn = MAX(0, currentColumn - 1);
 80015a0:	883b      	ldrh	r3, [r7, #0]
 80015a2:	2b77      	cmp	r3, #119	@ 0x77
 80015a4:	d806      	bhi.n	80015b4 <main+0xac>
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	bfb8      	it	lt
 80015ac:	2301      	movlt	r3, #1
 80015ae:	3b01      	subs	r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	e005      	b.n	80015c0 <main+0xb8>
              else currentColumn = MIN(6, currentColumn + 1);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	2b05      	cmp	r3, #5
 80015b8:	bfa8      	it	ge
 80015ba:	2305      	movge	r3, #5
 80015bc:	3301      	adds	r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
              HAL_Delay(200);
 80015c0:	20c8      	movs	r0, #200	@ 0xc8
 80015c2:	f001 faaf 	bl	8002b24 <HAL_Delay>
          }

          if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80015c6:	2101      	movs	r1, #1
 80015c8:	481a      	ldr	r0, [pc, #104]	@ (8001634 <main+0x12c>)
 80015ca:	f001 fe6d 	bl	80032a8 <HAL_GPIO_ReadPin>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d119      	bne.n	8001608 <main+0x100>
              placeCoin(board, currentColumn, currentPlayer);  // NOT YET DEFINED!!!!
 80015d4:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <main+0x128>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	68f9      	ldr	r1, [r7, #12]
 80015dc:	4813      	ldr	r0, [pc, #76]	@ (800162c <main+0x124>)
 80015de:	f7ff ff54 	bl	800148a <placeCoin>
              gameOver = checkWinOrTie(board, &winner);     //ALSO NOT YET DEFINED!!!!
 80015e2:	4915      	ldr	r1, [pc, #84]	@ (8001638 <main+0x130>)
 80015e4:	4811      	ldr	r0, [pc, #68]	@ (800162c <main+0x124>)
 80015e6:	f7ff ff80 	bl	80014ea <checkWinOrTie>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4a13      	ldr	r2, [pc, #76]	@ (800163c <main+0x134>)
 80015ee:	6013      	str	r3, [r2, #0]
              currentPlayer = (currentPlayer == 1) ? 2 : 1;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <main+0x128>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <main+0xf4>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e000      	b.n	80015fe <main+0xf6>
 80015fc:	2301      	movs	r3, #1
 80015fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001630 <main+0x128>)
 8001600:	6013      	str	r3, [r2, #0]
              HAL_Delay(200);
 8001602:	20c8      	movs	r0, #200	@ 0xc8
 8001604:	f001 fa8e 	bl	8002b24 <HAL_Delay>
      while (!gameOver) {
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <main+0x134>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0ad      	beq.n	800156c <main+0x64>
          }
      }

      LCD_DrawGameOverScreen(winner, redWins, yellowWins, elapsedTime);
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <main+0x130>)
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <main+0x138>)
 8001616:	6819      	ldr	r1, [r3, #0]
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <main+0x13c>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <main+0x140>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f7ff fb5a 	bl	8000cd8 <LCD_DrawGameOverScreen>

      while (1);
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <main+0x11c>
 8001628:	20025c20 	.word	0x20025c20
 800162c:	20025b78 	.word	0x20025b78
 8001630:	20000010 	.word	0x20000010
 8001634:	40020000 	.word	0x40020000
 8001638:	20025c28 	.word	0x20025c28
 800163c:	20025c24 	.word	0x20025c24
 8001640:	20025c2c 	.word	0x20025c2c
 8001644:	20025c30 	.word	0x20025c30
 8001648:	20025c34 	.word	0x20025c34

0800164c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b094      	sub	sp, #80	@ 0x50
 8001650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001652:	f107 0320 	add.w	r3, r7, #32
 8001656:	2230      	movs	r2, #48	@ 0x30
 8001658:	2100      	movs	r1, #0
 800165a:	4618      	mov	r0, r3
 800165c:	f004 fde2 	bl	8006224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001670:	2300      	movs	r3, #0
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	4b28      	ldr	r3, [pc, #160]	@ (8001718 <SystemClock_Config+0xcc>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	4a27      	ldr	r2, [pc, #156]	@ (8001718 <SystemClock_Config+0xcc>)
 800167a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800167e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001680:	4b25      	ldr	r3, [pc, #148]	@ (8001718 <SystemClock_Config+0xcc>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800168c:	2300      	movs	r3, #0
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	4b22      	ldr	r3, [pc, #136]	@ (800171c <SystemClock_Config+0xd0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a21      	ldr	r2, [pc, #132]	@ (800171c <SystemClock_Config+0xd0>)
 8001696:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <SystemClock_Config+0xd0>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016a8:	2301      	movs	r3, #1
 80016aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016b2:	2302      	movs	r3, #2
 80016b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016bc:	2308      	movs	r3, #8
 80016be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016c0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80016c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016c6:	2302      	movs	r3, #2
 80016c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016ca:	2307      	movs	r3, #7
 80016cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ce:	f107 0320 	add.w	r3, r7, #32
 80016d2:	4618      	mov	r0, r3
 80016d4:	f003 f960 	bl	8004998 <HAL_RCC_OscConfig>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016de:	f000 fb55 	bl	8001d8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e2:	230f      	movs	r3, #15
 80016e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e6:	2302      	movs	r3, #2
 80016e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016ee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016fa:	f107 030c 	add.w	r3, r7, #12
 80016fe:	2105      	movs	r1, #5
 8001700:	4618      	mov	r0, r3
 8001702:	f003 fbc1 	bl	8004e88 <HAL_RCC_ClockConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800170c:	f000 fb3e 	bl	8001d8c <Error_Handler>
  }
}
 8001710:	bf00      	nop
 8001712:	3750      	adds	r7, #80	@ 0x50
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40023800 	.word	0x40023800
 800171c:	40007000 	.word	0x40007000

08001720 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001724:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001726:	4a1c      	ldr	r2, [pc, #112]	@ (8001798 <MX_I2C3_Init+0x78>)
 8001728:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800172a:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <MX_I2C3_Init+0x74>)
 800172c:	4a1b      	ldr	r2, [pc, #108]	@ (800179c <MX_I2C3_Init+0x7c>)
 800172e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001730:	4b18      	ldr	r3, [pc, #96]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001736:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800173c:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <MX_I2C3_Init+0x74>)
 800173e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001742:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001744:	4b13      	ldr	r3, [pc, #76]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800174a:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <MX_I2C3_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001750:	4b10      	ldr	r3, [pc, #64]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800175c:	480d      	ldr	r0, [pc, #52]	@ (8001794 <MX_I2C3_Init+0x74>)
 800175e:	f001 fdd5 	bl	800330c <HAL_I2C_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001768:	f000 fb10 	bl	8001d8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800176c:	2100      	movs	r1, #0
 800176e:	4809      	ldr	r0, [pc, #36]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001770:	f002 fdf0 	bl	8004354 <HAL_I2CEx_ConfigAnalogFilter>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800177a:	f000 fb07 	bl	8001d8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800177e:	2100      	movs	r1, #0
 8001780:	4804      	ldr	r0, [pc, #16]	@ (8001794 <MX_I2C3_Init+0x74>)
 8001782:	f002 fe23 	bl	80043cc <HAL_I2CEx_ConfigDigitalFilter>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800178c:	f000 fafe 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	200259cc 	.word	0x200259cc
 8001798:	40005c00 	.word	0x40005c00
 800179c:	000186a0 	.word	0x000186a0

080017a0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b09a      	sub	sp, #104	@ 0x68
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80017a6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017aa:	2234      	movs	r2, #52	@ 0x34
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f004 fd38 	bl	8006224 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80017b4:	463b      	mov	r3, r7
 80017b6:	2234      	movs	r2, #52	@ 0x34
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f004 fd32 	bl	8006224 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80017c0:	4b4e      	ldr	r3, [pc, #312]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017c2:	4a4f      	ldr	r2, [pc, #316]	@ (8001900 <MX_LTDC_Init+0x160>)
 80017c4:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80017c6:	4b4d      	ldr	r3, [pc, #308]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80017cc:	4b4b      	ldr	r3, [pc, #300]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80017d2:	4b4a      	ldr	r3, [pc, #296]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80017d8:	4b48      	ldr	r3, [pc, #288]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80017de:	4b47      	ldr	r3, [pc, #284]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017e0:	2207      	movs	r2, #7
 80017e2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80017e4:	4b45      	ldr	r3, [pc, #276]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017e6:	2203      	movs	r2, #3
 80017e8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80017ea:	4b44      	ldr	r3, [pc, #272]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017ec:	220e      	movs	r2, #14
 80017ee:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 80017f0:	4b42      	ldr	r3, [pc, #264]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017f2:	2205      	movs	r2, #5
 80017f4:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 80017f6:	4b41      	ldr	r3, [pc, #260]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80017f8:	f240 228e 	movw	r2, #654	@ 0x28e
 80017fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80017fe:	4b3f      	ldr	r3, [pc, #252]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001800:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8001804:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8001806:	4b3d      	ldr	r3, [pc, #244]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001808:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800180c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 800180e:	4b3b      	ldr	r3, [pc, #236]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001810:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8001814:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001816:	4b39      	ldr	r3, [pc, #228]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800181e:	4b37      	ldr	r3, [pc, #220]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001820:	2200      	movs	r2, #0
 8001822:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001826:	4b35      	ldr	r3, [pc, #212]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800182e:	4833      	ldr	r0, [pc, #204]	@ (80018fc <MX_LTDC_Init+0x15c>)
 8001830:	f002 fe0c 	bl	800444c <HAL_LTDC_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800183a:	f000 faa7 	bl	8001d8c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800184e:	2300      	movs	r3, #0
 8001850:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8001856:	2300      	movs	r3, #0
 8001858:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800185a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800185e:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001860:	2305      	movs	r3, #5
 8001862:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001882:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001886:	2200      	movs	r2, #0
 8001888:	4619      	mov	r1, r3
 800188a:	481c      	ldr	r0, [pc, #112]	@ (80018fc <MX_LTDC_Init+0x15c>)
 800188c:	f002 feae 	bl	80045ec <HAL_LTDC_ConfigLayer>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001896:	f000 fa79 	bl	8001d8c <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80018b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ba:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80018bc:	2305      	movs	r3, #5
 80018be:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80018de:	463b      	mov	r3, r7
 80018e0:	2201      	movs	r2, #1
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_LTDC_Init+0x15c>)
 80018e6:	f002 fe81 	bl	80045ec <HAL_LTDC_ConfigLayer>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 80018f0:	f000 fa4c 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	3768      	adds	r7, #104	@ 0x68
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20025a20 	.word	0x20025a20
 8001900:	40016800 	.word	0x40016800

08001904 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <MX_RNG_Init+0x20>)
 800190a:	4a07      	ldr	r2, [pc, #28]	@ (8001928 <MX_RNG_Init+0x24>)
 800190c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800190e:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_RNG_Init+0x20>)
 8001910:	f003 fe86 	bl	8005620 <HAL_RNG_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800191a:	f000 fa37 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20025ac8 	.word	0x20025ac8
 8001928:	50060800 	.word	0x50060800

0800192c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001930:	4b17      	ldr	r3, [pc, #92]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001932:	4a18      	ldr	r2, [pc, #96]	@ (8001994 <MX_SPI5_Init+0x68>)
 8001934:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001936:	4b16      	ldr	r3, [pc, #88]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001938:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800193c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800193e:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001944:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001946:	2200      	movs	r2, #0
 8001948:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800194a:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <MX_SPI5_Init+0x64>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001950:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001952:	2200      	movs	r2, #0
 8001954:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001956:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001958:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800195c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800195e:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001960:	2200      	movs	r2, #0
 8001962:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001964:	4b0a      	ldr	r3, [pc, #40]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001966:	2200      	movs	r2, #0
 8001968:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <MX_SPI5_Init+0x64>)
 800196c:	2200      	movs	r2, #0
 800196e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001970:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001972:	2200      	movs	r2, #0
 8001974:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001976:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <MX_SPI5_Init+0x64>)
 8001978:	220a      	movs	r2, #10
 800197a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800197c:	4804      	ldr	r0, [pc, #16]	@ (8001990 <MX_SPI5_Init+0x64>)
 800197e:	f003 fe79 	bl	8005674 <HAL_SPI_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001988:	f000 fa00 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20025ad8 	.word	0x20025ad8
 8001994:	40015000 	.word	0x40015000

08001998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800199e:	f107 0308 	add.w	r3, r7, #8
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019b4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019be:	2200      	movs	r2, #0
 80019c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019c8:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019ca:	f04f 32ff 	mov.w	r2, #4294967295
 80019ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d0:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019dc:	4813      	ldr	r0, [pc, #76]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019de:	f004 f929 	bl	8005c34 <HAL_TIM_Base_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80019e8:	f000 f9d0 	bl	8001d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019f2:	f107 0308 	add.w	r3, r7, #8
 80019f6:	4619      	mov	r1, r3
 80019f8:	480c      	ldr	r0, [pc, #48]	@ (8001a2c <MX_TIM2_Init+0x94>)
 80019fa:	f004 f96a 	bl	8005cd2 <HAL_TIM_ConfigClockSource>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a04:	f000 f9c2 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	4619      	mov	r1, r3
 8001a14:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_TIM2_Init+0x94>)
 8001a16:	f004 fb69 	bl	80060ec <HAL_TIMEx_MasterConfigSynchronization>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a20:	f000 f9b4 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20025b30 	.word	0x20025b30

08001a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08e      	sub	sp, #56	@ 0x38
 8001a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	605a      	str	r2, [r3, #4]
 8001a40:	609a      	str	r2, [r3, #8]
 8001a42:	60da      	str	r2, [r3, #12]
 8001a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
 8001a4a:	4bb2      	ldr	r3, [pc, #712]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	4ab1      	ldr	r2, [pc, #708]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a50:	f043 0304 	orr.w	r3, r3, #4
 8001a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a56:	4baf      	ldr	r3, [pc, #700]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	623b      	str	r3, [r7, #32]
 8001a60:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	61fb      	str	r3, [r7, #28]
 8001a66:	4bab      	ldr	r3, [pc, #684]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4aaa      	ldr	r2, [pc, #680]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a6c:	f043 0320 	orr.w	r3, r3, #32
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4ba8      	ldr	r3, [pc, #672]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0320 	and.w	r3, r3, #32
 8001a7a:	61fb      	str	r3, [r7, #28]
 8001a7c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
 8001a82:	4ba4      	ldr	r3, [pc, #656]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4aa3      	ldr	r2, [pc, #652]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4ba1      	ldr	r3, [pc, #644]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a96:	61bb      	str	r3, [r7, #24]
 8001a98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	4b9d      	ldr	r3, [pc, #628]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a9c      	ldr	r2, [pc, #624]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b9a      	ldr	r3, [pc, #616]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b96      	ldr	r3, [pc, #600]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a95      	ldr	r2, [pc, #596]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b93      	ldr	r3, [pc, #588]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b8f      	ldr	r3, [pc, #572]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a8e      	ldr	r2, [pc, #568]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001adc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b8c      	ldr	r3, [pc, #560]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	4b88      	ldr	r3, [pc, #544]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	4a87      	ldr	r2, [pc, #540]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001af8:	f043 0310 	orr.w	r3, r3, #16
 8001afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afe:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	f003 0310 	and.w	r3, r3, #16
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	4b81      	ldr	r3, [pc, #516]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	4a80      	ldr	r2, [pc, #512]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001b14:	f043 0308 	orr.w	r3, r3, #8
 8001b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1a:	4b7e      	ldr	r3, [pc, #504]	@ (8001d14 <MX_GPIO_Init+0x2e4>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	f003 0308 	and.w	r3, r3, #8
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2116      	movs	r1, #22
 8001b2a:	487b      	ldr	r0, [pc, #492]	@ (8001d18 <MX_GPIO_Init+0x2e8>)
 8001b2c:	f001 fbd4 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2180      	movs	r1, #128	@ 0x80
 8001b34:	4879      	ldr	r0, [pc, #484]	@ (8001d1c <MX_GPIO_Init+0x2ec>)
 8001b36:	f001 fbcf 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001b40:	4877      	ldr	r0, [pc, #476]	@ (8001d20 <MX_GPIO_Init+0x2f0>)
 8001b42:	f001 fbc9 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001b46:	2200      	movs	r2, #0
 8001b48:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001b4c:	4875      	ldr	r0, [pc, #468]	@ (8001d24 <MX_GPIO_Init+0x2f4>)
 8001b4e:	f001 fbc3 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001b52:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001b56:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b60:	2303      	movs	r3, #3
 8001b62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b64:	230c      	movs	r3, #12
 8001b66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	486e      	ldr	r0, [pc, #440]	@ (8001d28 <MX_GPIO_Init+0x2f8>)
 8001b70:	f001 f8e2 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001b74:	2301      	movs	r3, #1
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b80:	2303      	movs	r3, #3
 8001b82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b84:	230c      	movs	r3, #12
 8001b86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4862      	ldr	r0, [pc, #392]	@ (8001d18 <MX_GPIO_Init+0x2e8>)
 8001b90:	f001 f8d2 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001b94:	2316      	movs	r3, #22
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba8:	4619      	mov	r1, r3
 8001baa:	485b      	ldr	r0, [pc, #364]	@ (8001d18 <MX_GPIO_Init+0x2e8>)
 8001bac:	f001 f8c4 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001bb0:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bb6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4855      	ldr	r0, [pc, #340]	@ (8001d1c <MX_GPIO_Init+0x2ec>)
 8001bc8:	f001 f8b6 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be0:	4619      	mov	r1, r3
 8001be2:	484e      	ldr	r0, [pc, #312]	@ (8001d1c <MX_GPIO_Init+0x2ec>)
 8001be4:	f001 f8a8 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001be8:	2320      	movs	r3, #32
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bec:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4846      	ldr	r0, [pc, #280]	@ (8001d18 <MX_GPIO_Init+0x2e8>)
 8001bfe:	f001 f89b 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001c02:	2304      	movs	r3, #4
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c12:	4619      	mov	r1, r3
 8001c14:	4845      	ldr	r0, [pc, #276]	@ (8001d2c <MX_GPIO_Init+0x2fc>)
 8001c16:	f001 f88f 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001c1a:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c2c:	230c      	movs	r3, #12
 8001c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c34:	4619      	mov	r1, r3
 8001c36:	483b      	ldr	r0, [pc, #236]	@ (8001d24 <MX_GPIO_Init+0x2f4>)
 8001c38:	f001 f87e 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001c3c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c4e:	230c      	movs	r3, #12
 8001c50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c56:	4619      	mov	r1, r3
 8001c58:	4835      	ldr	r0, [pc, #212]	@ (8001d30 <MX_GPIO_Init+0x300>)
 8001c5a:	f001 f86d 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001c5e:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001c70:	230c      	movs	r3, #12
 8001c72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	482c      	ldr	r0, [pc, #176]	@ (8001d2c <MX_GPIO_Init+0x2fc>)
 8001c7c:	f001 f85c 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001c80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c92:	4619      	mov	r1, r3
 8001c94:	4825      	ldr	r0, [pc, #148]	@ (8001d2c <MX_GPIO_Init+0x2fc>)
 8001c96:	f001 f84f 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001c9a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cac:	230c      	movs	r3, #12
 8001cae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	481a      	ldr	r0, [pc, #104]	@ (8001d20 <MX_GPIO_Init+0x2f0>)
 8001cb8:	f001 f83e 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001cbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4813      	ldr	r0, [pc, #76]	@ (8001d20 <MX_GPIO_Init+0x2f0>)
 8001cd2:	f001 f831 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001cd6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cec:	4619      	mov	r1, r3
 8001cee:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <MX_GPIO_Init+0x2f0>)
 8001cf0:	f001 f822 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001cf4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d02:	2303      	movs	r3, #3
 8001d04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d06:	2307      	movs	r3, #7
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	e010      	b.n	8001d34 <MX_GPIO_Init+0x304>
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40020800 	.word	0x40020800
 8001d1c:	40020000 	.word	0x40020000
 8001d20:	40020c00 	.word	0x40020c00
 8001d24:	40021800 	.word	0x40021800
 8001d28:	40021400 	.word	0x40021400
 8001d2c:	40020400 	.word	0x40020400
 8001d30:	40021000 	.word	0x40021000
 8001d34:	4812      	ldr	r0, [pc, #72]	@ (8001d80 <MX_GPIO_Init+0x350>)
 8001d36:	f000 ffff 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001d3a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d40:	2301      	movs	r3, #1
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d50:	4619      	mov	r1, r3
 8001d52:	480c      	ldr	r0, [pc, #48]	@ (8001d84 <MX_GPIO_Init+0x354>)
 8001d54:	f000 fff0 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001d58:	2360      	movs	r3, #96	@ 0x60
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d64:	2303      	movs	r3, #3
 8001d66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d68:	230c      	movs	r3, #12
 8001d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d70:	4619      	mov	r1, r3
 8001d72:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <MX_GPIO_Init+0x358>)
 8001d74:	f000 ffe0 	bl	8002d38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d78:	bf00      	nop
 8001d7a:	3738      	adds	r7, #56	@ 0x38
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40020000 	.word	0x40020000
 8001d84:	40021800 	.word	0x40021800
 8001d88:	40020400 	.word	0x40020400

08001d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d90:	b672      	cpsid	i
}
 8001d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <Error_Handler+0x8>

08001d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	4b10      	ldr	r3, [pc, #64]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	4a0f      	ldr	r2, [pc, #60]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dae:	4b0d      	ldr	r3, [pc, #52]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	603b      	str	r3, [r7, #0]
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_MspInit+0x4c>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dd6:	2007      	movs	r0, #7
 8001dd8:	f000 ff7a 	bl	8002cd0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40023800 	.word	0x40023800

08001de8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	@ 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a29      	ldr	r2, [pc, #164]	@ (8001eac <HAL_I2C_MspInit+0xc4>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d14b      	bne.n	8001ea2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	4b28      	ldr	r3, [pc, #160]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	4a27      	ldr	r2, [pc, #156]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e14:	f043 0304 	orr.w	r3, r3, #4
 8001e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1a:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	4a20      	ldr	r2, [pc, #128]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e36:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e48:	2312      	movs	r3, #18
 8001e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e54:	2304      	movs	r3, #4
 8001e56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4815      	ldr	r0, [pc, #84]	@ (8001eb4 <HAL_I2C_MspInit+0xcc>)
 8001e60:	f000 ff6a 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6a:	2312      	movs	r3, #18
 8001e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e76:	2304      	movs	r3, #4
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480d      	ldr	r0, [pc, #52]	@ (8001eb8 <HAL_I2C_MspInit+0xd0>)
 8001e82:	f000 ff59 	bl	8002d38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8e:	4a08      	ldr	r2, [pc, #32]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <HAL_I2C_MspInit+0xc8>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40005c00 	.word	0x40005c00
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020800 	.word	0x40020800
 8001eb8:	40020000 	.word	0x40020000

08001ebc <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b09a      	sub	sp, #104	@ 0x68
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed8:	2230      	movs	r2, #48	@ 0x30
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f004 f9a1 	bl	8006224 <memset>
  if(hltdc->Instance==LTDC)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a81      	ldr	r2, [pc, #516]	@ (80020ec <HAL_LTDC_MspInit+0x230>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	f040 80fb 	bne.w	80020e4 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001eee:	2308      	movs	r3, #8
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8001ef2:	23c8      	movs	r3, #200	@ 0xc8
 8001ef4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8001efa:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001efe:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f04:	4618      	mov	r0, r3
 8001f06:	f003 f9cb 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001f10:	f7ff ff3c 	bl	8001d8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001f14:	2300      	movs	r3, #0
 8001f16:	623b      	str	r3, [r7, #32]
 8001f18:	4b75      	ldr	r3, [pc, #468]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1c:	4a74      	ldr	r2, [pc, #464]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f22:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f24:	4b72      	ldr	r3, [pc, #456]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f2c:	623b      	str	r3, [r7, #32]
 8001f2e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
 8001f34:	4b6e      	ldr	r3, [pc, #440]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f38:	4a6d      	ldr	r2, [pc, #436]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f3a:	f043 0320 	orr.w	r3, r3, #32
 8001f3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f40:	4b6b      	ldr	r3, [pc, #428]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f44:	f003 0320 	and.w	r3, r3, #32
 8001f48:	61fb      	str	r3, [r7, #28]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
 8001f50:	4b67      	ldr	r3, [pc, #412]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	4a66      	ldr	r2, [pc, #408]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5c:	4b64      	ldr	r3, [pc, #400]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	61bb      	str	r3, [r7, #24]
 8001f66:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	4b60      	ldr	r3, [pc, #384]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f70:	4a5f      	ldr	r2, [pc, #380]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f72:	f043 0302 	orr.w	r3, r3, #2
 8001f76:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f78:	4b5d      	ldr	r3, [pc, #372]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	4b59      	ldr	r3, [pc, #356]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8c:	4a58      	ldr	r2, [pc, #352]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f94:	4b56      	ldr	r3, [pc, #344]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	4b52      	ldr	r3, [pc, #328]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa8:	4a51      	ldr	r2, [pc, #324]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001faa:	f043 0304 	orr.w	r3, r3, #4
 8001fae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb0:	4b4f      	ldr	r3, [pc, #316]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	4b4b      	ldr	r3, [pc, #300]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc4:	4a4a      	ldr	r2, [pc, #296]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001fc6:	f043 0308 	orr.w	r3, r3, #8
 8001fca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fcc:	4b48      	ldr	r3, [pc, #288]	@ (80020f0 <HAL_LTDC_MspInit+0x234>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001fd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fdc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fea:	230e      	movs	r3, #14
 8001fec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001fee:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	483f      	ldr	r0, [pc, #252]	@ (80020f4 <HAL_LTDC_MspInit+0x238>)
 8001ff6:	f000 fe9f 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001ffa:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001ffe:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002000:	2302      	movs	r3, #2
 8002002:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002008:	2300      	movs	r3, #0
 800200a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800200c:	230e      	movs	r3, #14
 800200e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002010:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002014:	4619      	mov	r1, r3
 8002016:	4838      	ldr	r0, [pc, #224]	@ (80020f8 <HAL_LTDC_MspInit+0x23c>)
 8002018:	f000 fe8e 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800201c:	2303      	movs	r3, #3
 800201e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2300      	movs	r3, #0
 800202a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800202c:	2309      	movs	r3, #9
 800202e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002030:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002034:	4619      	mov	r1, r3
 8002036:	4831      	ldr	r0, [pc, #196]	@ (80020fc <HAL_LTDC_MspInit+0x240>)
 8002038:	f000 fe7e 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800203c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002040:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002042:	2302      	movs	r3, #2
 8002044:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204a:	2300      	movs	r3, #0
 800204c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800204e:	230e      	movs	r3, #14
 8002050:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002052:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002056:	4619      	mov	r1, r3
 8002058:	4828      	ldr	r0, [pc, #160]	@ (80020fc <HAL_LTDC_MspInit+0x240>)
 800205a:	f000 fe6d 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800205e:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8002062:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206c:	2300      	movs	r3, #0
 800206e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002070:	230e      	movs	r3, #14
 8002072:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002074:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002078:	4619      	mov	r1, r3
 800207a:	4821      	ldr	r0, [pc, #132]	@ (8002100 <HAL_LTDC_MspInit+0x244>)
 800207c:	f000 fe5c 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002080:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002084:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002092:	230e      	movs	r3, #14
 8002094:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002096:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800209a:	4619      	mov	r1, r3
 800209c:	4819      	ldr	r0, [pc, #100]	@ (8002104 <HAL_LTDC_MspInit+0x248>)
 800209e:	f000 fe4b 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80020a2:	2348      	movs	r3, #72	@ 0x48
 80020a4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020b2:	230e      	movs	r3, #14
 80020b4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020ba:	4619      	mov	r1, r3
 80020bc:	4812      	ldr	r0, [pc, #72]	@ (8002108 <HAL_LTDC_MspInit+0x24c>)
 80020be:	f000 fe3b 	bl	8002d38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80020c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c8:	2302      	movs	r3, #2
 80020ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80020d4:	2309      	movs	r3, #9
 80020d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020dc:	4619      	mov	r1, r3
 80020de:	4808      	ldr	r0, [pc, #32]	@ (8002100 <HAL_LTDC_MspInit+0x244>)
 80020e0:	f000 fe2a 	bl	8002d38 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80020e4:	bf00      	nop
 80020e6:	3768      	adds	r7, #104	@ 0x68
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40016800 	.word	0x40016800
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40021400 	.word	0x40021400
 80020f8:	40020000 	.word	0x40020000
 80020fc:	40020400 	.word	0x40020400
 8002100:	40021800 	.word	0x40021800
 8002104:	40020800 	.word	0x40020800
 8002108:	40020c00 	.word	0x40020c00

0800210c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a0b      	ldr	r2, [pc, #44]	@ (8002148 <HAL_RNG_MspInit+0x3c>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d10d      	bne.n	800213a <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_RNG_MspInit+0x40>)
 8002124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002126:	4a09      	ldr	r2, [pc, #36]	@ (800214c <HAL_RNG_MspInit+0x40>)
 8002128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800212c:	6353      	str	r3, [r2, #52]	@ 0x34
 800212e:	4b07      	ldr	r3, [pc, #28]	@ (800214c <HAL_RNG_MspInit+0x40>)
 8002130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 800213a:	bf00      	nop
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	50060800 	.word	0x50060800
 800214c:	40023800 	.word	0x40023800

08002150 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a19      	ldr	r2, [pc, #100]	@ (80021d4 <HAL_SPI_MspInit+0x84>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d12c      	bne.n	80021cc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	613b      	str	r3, [r7, #16]
 8002176:	4b18      	ldr	r3, [pc, #96]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 8002178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800217a:	4a17      	ldr	r2, [pc, #92]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 800217c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002180:	6453      	str	r3, [r2, #68]	@ 0x44
 8002182:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002196:	4a10      	ldr	r2, [pc, #64]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 8002198:	f043 0320 	orr.w	r3, r3, #32
 800219c:	6313      	str	r3, [r2, #48]	@ 0x30
 800219e:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <HAL_SPI_MspInit+0x88>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	f003 0320 	and.w	r3, r3, #32
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80021aa:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80021ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b0:	2302      	movs	r3, #2
 80021b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80021bc:	2305      	movs	r3, #5
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	4619      	mov	r1, r3
 80021c6:	4805      	ldr	r0, [pc, #20]	@ (80021dc <HAL_SPI_MspInit+0x8c>)
 80021c8:	f000 fdb6 	bl	8002d38 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80021cc:	bf00      	nop
 80021ce:	3728      	adds	r7, #40	@ 0x28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40015000 	.word	0x40015000
 80021d8:	40023800 	.word	0x40023800
 80021dc:	40021400 	.word	0x40021400

080021e0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a08      	ldr	r2, [pc, #32]	@ (8002210 <HAL_SPI_MspDeInit+0x30>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d10a      	bne.n	8002208 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80021f2:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <HAL_SPI_MspDeInit+0x34>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a07      	ldr	r2, [pc, #28]	@ (8002214 <HAL_SPI_MspDeInit+0x34>)
 80021f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80021fe:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002202:	4805      	ldr	r0, [pc, #20]	@ (8002218 <HAL_SPI_MspDeInit+0x38>)
 8002204:	f000 ff44 	bl	8003090 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40015000 	.word	0x40015000
 8002214:	40023800 	.word	0x40023800
 8002218:	40021400 	.word	0x40021400

0800221c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800222c:	d10d      	bne.n	800224a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b09      	ldr	r3, [pc, #36]	@ (8002258 <HAL_TIM_Base_MspInit+0x3c>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002236:	4a08      	ldr	r2, [pc, #32]	@ (8002258 <HAL_TIM_Base_MspInit+0x3c>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6413      	str	r3, [r2, #64]	@ 0x40
 800223e:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_TIM_Base_MspInit+0x3c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800224a:	bf00      	nop
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800

0800225c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002260:	bf00      	nop
 8002262:	e7fd      	b.n	8002260 <NMI_Handler+0x4>

08002264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <HardFault_Handler+0x4>

0800226c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <MemManage_Handler+0x4>

08002274 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <BusFault_Handler+0x4>

0800227c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <UsageFault_Handler+0x4>

08002284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b2:	f000 fc17 	bl	8002ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}

080022ba <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80022c0:	f000 f9ce 	bl	8002660 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80022c4:	f000 f98e 	bl	80025e4 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80022c8:	2202      	movs	r2, #2
 80022ca:	2103      	movs	r1, #3
 80022cc:	2082      	movs	r0, #130	@ 0x82
 80022ce:	f000 fa1b 	bl	8002708 <I2C3_Write>
    HAL_Delay(5);
 80022d2:	2005      	movs	r0, #5
 80022d4:	f000 fc26 	bl	8002b24 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80022d8:	2200      	movs	r2, #0
 80022da:	2103      	movs	r1, #3
 80022dc:	2082      	movs	r0, #130	@ 0x82
 80022de:	f000 fa13 	bl	8002708 <I2C3_Write>
    HAL_Delay(2);
 80022e2:	2002      	movs	r0, #2
 80022e4:	f000 fc1e 	bl	8002b24 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80022e8:	1cba      	adds	r2, r7, #2
 80022ea:	2302      	movs	r3, #2
 80022ec:	2100      	movs	r1, #0
 80022ee:	2082      	movs	r0, #130	@ 0x82
 80022f0:	f000 fa5a 	bl	80027a8 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 80022f4:	887b      	ldrh	r3, [r7, #2]
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 80022fa:	887b      	ldrh	r3, [r7, #2]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	b29a      	uxth	r2, r3
 8002300:	88fb      	ldrh	r3, [r7, #6]
 8002302:	4313      	orrs	r3, r2
 8002304:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8002306:	88fb      	ldrh	r3, [r7, #6]
 8002308:	f640 0211 	movw	r2, #2065	@ 0x811
 800230c:	4293      	cmp	r3, r2
 800230e:	d001      	beq.n	8002314 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8002310:	2303      	movs	r3, #3
 8002312:	e075      	b.n	8002400 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8002314:	2202      	movs	r2, #2
 8002316:	2103      	movs	r1, #3
 8002318:	2082      	movs	r0, #130	@ 0x82
 800231a:	f000 f9f5 	bl	8002708 <I2C3_Write>
    HAL_Delay(5);
 800231e:	2005      	movs	r0, #5
 8002320:	f000 fc00 	bl	8002b24 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8002324:	2200      	movs	r2, #0
 8002326:	2103      	movs	r1, #3
 8002328:	2082      	movs	r0, #130	@ 0x82
 800232a:	f000 f9ed 	bl	8002708 <I2C3_Write>
    HAL_Delay(2);
 800232e:	2002      	movs	r0, #2
 8002330:	f000 fbf8 	bl	8002b24 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002334:	2004      	movs	r0, #4
 8002336:	f000 f867 	bl	8002408 <STMPE811_Read>
 800233a:	4603      	mov	r3, r0
 800233c:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 800233e:	797b      	ldrb	r3, [r7, #5]
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002346:	797b      	ldrb	r3, [r7, #5]
 8002348:	461a      	mov	r2, r3
 800234a:	2104      	movs	r1, #4
 800234c:	2082      	movs	r0, #130	@ 0x82
 800234e:	f000 f9db 	bl	8002708 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8002352:	2004      	movs	r0, #4
 8002354:	f000 f858 	bl	8002408 <STMPE811_Read>
 8002358:	4603      	mov	r3, r0
 800235a:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 800235c:	797b      	ldrb	r3, [r7, #5]
 800235e:	f023 0302 	bic.w	r3, r3, #2
 8002362:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8002364:	797b      	ldrb	r3, [r7, #5]
 8002366:	461a      	mov	r2, r3
 8002368:	2104      	movs	r1, #4
 800236a:	2082      	movs	r0, #130	@ 0x82
 800236c:	f000 f9cc 	bl	8002708 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002370:	2249      	movs	r2, #73	@ 0x49
 8002372:	2120      	movs	r1, #32
 8002374:	2082      	movs	r0, #130	@ 0x82
 8002376:	f000 f9c7 	bl	8002708 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 800237a:	2002      	movs	r0, #2
 800237c:	f000 fbd2 	bl	8002b24 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002380:	2201      	movs	r2, #1
 8002382:	2121      	movs	r1, #33	@ 0x21
 8002384:	2082      	movs	r0, #130	@ 0x82
 8002386:	f000 f9bf 	bl	8002708 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 800238a:	2017      	movs	r0, #23
 800238c:	f000 f83c 	bl	8002408 <STMPE811_Read>
 8002390:	4603      	mov	r3, r0
 8002392:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8002394:	797b      	ldrb	r3, [r7, #5]
 8002396:	f043 031e 	orr.w	r3, r3, #30
 800239a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 800239c:	797b      	ldrb	r3, [r7, #5]
 800239e:	461a      	mov	r2, r3
 80023a0:	2117      	movs	r1, #23
 80023a2:	2082      	movs	r0, #130	@ 0x82
 80023a4:	f000 f9b0 	bl	8002708 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80023a8:	229a      	movs	r2, #154	@ 0x9a
 80023aa:	2141      	movs	r1, #65	@ 0x41
 80023ac:	2082      	movs	r0, #130	@ 0x82
 80023ae:	f000 f9ab 	bl	8002708 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80023b2:	2201      	movs	r2, #1
 80023b4:	214a      	movs	r1, #74	@ 0x4a
 80023b6:	2082      	movs	r0, #130	@ 0x82
 80023b8:	f000 f9a6 	bl	8002708 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80023bc:	2201      	movs	r2, #1
 80023be:	214b      	movs	r1, #75	@ 0x4b
 80023c0:	2082      	movs	r0, #130	@ 0x82
 80023c2:	f000 f9a1 	bl	8002708 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80023c6:	2200      	movs	r2, #0
 80023c8:	214b      	movs	r1, #75	@ 0x4b
 80023ca:	2082      	movs	r0, #130	@ 0x82
 80023cc:	f000 f99c 	bl	8002708 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 80023d0:	2201      	movs	r2, #1
 80023d2:	2156      	movs	r1, #86	@ 0x56
 80023d4:	2082      	movs	r0, #130	@ 0x82
 80023d6:	f000 f997 	bl	8002708 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 80023da:	2201      	movs	r2, #1
 80023dc:	2158      	movs	r1, #88	@ 0x58
 80023de:	2082      	movs	r0, #130	@ 0x82
 80023e0:	f000 f992 	bl	8002708 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 80023e4:	2203      	movs	r2, #3
 80023e6:	2140      	movs	r1, #64	@ 0x40
 80023e8:	2082      	movs	r0, #130	@ 0x82
 80023ea:	f000 f98d 	bl	8002708 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 80023ee:	22ff      	movs	r2, #255	@ 0xff
 80023f0:	210b      	movs	r1, #11
 80023f2:	2082      	movs	r0, #130	@ 0x82
 80023f4:	f000 f988 	bl	8002708 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 80023f8:	20c8      	movs	r0, #200	@ 0xc8
 80023fa:	f000 fb93 	bl	8002b24 <HAL_Delay>

    return STMPE811_State_Ok;
 80023fe:	2302      	movs	r3, #2

}
 8002400:	4618      	mov	r0, r3
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8002412:	f107 020f 	add.w	r2, r7, #15
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	4619      	mov	r1, r3
 800241a:	2082      	movs	r0, #130	@ 0x82
 800241c:	f000 f99e 	bl	800275c <I2C3_Read>

    return readData;
 8002420:	7bfb      	ldrb	r3, [r7, #15]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b084      	sub	sp, #16
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	791a      	ldrb	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 800243a:	2040      	movs	r0, #64	@ 0x40
 800243c:	f7ff ffe4 	bl	8002408 <STMPE811_Read>
 8002440:	4603      	mov	r3, r0
 8002442:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8002444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002448:	2b00      	cmp	r3, #0
 800244a:	db0e      	blt.n	800246a <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002452:	2201      	movs	r2, #1
 8002454:	214b      	movs	r1, #75	@ 0x4b
 8002456:	2082      	movs	r0, #130	@ 0x82
 8002458:	f000 f956 	bl	8002708 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800245c:	2200      	movs	r2, #0
 800245e:	214b      	movs	r1, #75	@ 0x4b
 8002460:	2082      	movs	r0, #130	@ 0x82
 8002462:	f000 f951 	bl	8002708 <I2C3_Write>

        return STMPE811_State_Released;
 8002466:	2301      	movs	r3, #1
 8002468:	e0a7      	b.n	80025ba <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	799b      	ldrb	r3, [r3, #6]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d117      	bne.n	80024a2 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	881b      	ldrh	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f000 f9b8 	bl	80027ec <TM_STMPE811_ReadX>
 800247c:	4603      	mov	r3, r0
 800247e:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002482:	b29a      	uxth	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	885b      	ldrh	r3, [r3, #2]
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fa0b 	bl	80028a8 <TM_STMPE811_ReadY>
 8002492:	4603      	mov	r3, r0
 8002494:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002498:	3301      	adds	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	805a      	strh	r2, [r3, #2]
 80024a0:	e048      	b.n	8002534 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	799b      	ldrb	r3, [r3, #6]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d112      	bne.n	80024d0 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f99c 	bl	80027ec <TM_STMPE811_ReadX>
 80024b4:	4603      	mov	r3, r0
 80024b6:	461a      	mov	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	885b      	ldrh	r3, [r3, #2]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 f9f1 	bl	80028a8 <TM_STMPE811_ReadY>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	805a      	strh	r2, [r3, #2]
 80024ce:	e031      	b.n	8002534 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	799b      	ldrb	r3, [r3, #6]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d115      	bne.n	8002504 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	885b      	ldrh	r3, [r3, #2]
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 f985 	bl	80027ec <TM_STMPE811_ReadX>
 80024e2:	4603      	mov	r3, r0
 80024e4:	461a      	mov	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f9da 	bl	80028a8 <TM_STMPE811_ReadY>
 80024f4:	4603      	mov	r3, r0
 80024f6:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80024fa:	3301      	adds	r3, #1
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	801a      	strh	r2, [r3, #0]
 8002502:	e017      	b.n	8002534 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	799b      	ldrb	r3, [r3, #6]
 8002508:	2b03      	cmp	r3, #3
 800250a:	d113      	bne.n	8002534 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f000 f96b 	bl	80027ec <TM_STMPE811_ReadX>
 8002516:	4603      	mov	r3, r0
 8002518:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800251c:	b29a      	uxth	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f9be 	bl	80028a8 <TM_STMPE811_ReadY>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002534:	2201      	movs	r2, #1
 8002536:	214b      	movs	r1, #75	@ 0x4b
 8002538:	2082      	movs	r0, #130	@ 0x82
 800253a:	f000 f8e5 	bl	8002708 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800253e:	2200      	movs	r2, #0
 8002540:	214b      	movs	r1, #75	@ 0x4b
 8002542:	2082      	movs	r0, #130	@ 0x82
 8002544:	f000 f8e0 	bl	8002708 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	799b      	ldrb	r3, [r3, #6]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <STMPE811_ReadTouch+0x12e>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	799b      	ldrb	r3, [r3, #6]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d115      	bne.n	8002584 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d027      	beq.n	80025b0 <STMPE811_ReadTouch+0x186>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	2bee      	cmp	r3, #238	@ 0xee
 8002566:	d823      	bhi.n	80025b0 <STMPE811_ReadTouch+0x186>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	885b      	ldrh	r3, [r3, #2]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d01f      	beq.n	80025b0 <STMPE811_ReadTouch+0x186>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	885b      	ldrh	r3, [r3, #2]
 8002574:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002578:	d81a      	bhi.n	80025b0 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002580:	2300      	movs	r3, #0
 8002582:	e01a      	b.n	80025ba <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d012      	beq.n	80025b2 <STMPE811_ReadTouch+0x188>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002594:	d80d      	bhi.n	80025b2 <STMPE811_ReadTouch+0x188>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	885b      	ldrh	r3, [r3, #2]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d009      	beq.n	80025b2 <STMPE811_ReadTouch+0x188>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	885b      	ldrh	r3, [r3, #2]
 80025a2:	2bee      	cmp	r3, #238	@ 0xee
 80025a4:	d805      	bhi.n	80025b2 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80025ac:	2300      	movs	r3, #0
 80025ae:	e004      	b.n	80025ba <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80025b0:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80025b8:	2301      	movs	r3, #1
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80025c8:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20025c8c 	.word	0x20025c8c

080025e4 <I2C3_Init>:

static void I2C3_Init()
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	603b      	str	r3, [r7, #0]
 80025ee:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <I2C3_Init+0x6c>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	4a17      	ldr	r2, [pc, #92]	@ (8002650 <I2C3_Init+0x6c>)
 80025f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025fa:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <I2C3_Init+0x6c>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8002606:	4b13      	ldr	r3, [pc, #76]	@ (8002654 <I2C3_Init+0x70>)
 8002608:	4a13      	ldr	r2, [pc, #76]	@ (8002658 <I2C3_Init+0x74>)
 800260a:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 800260c:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <I2C3_Init+0x70>)
 800260e:	4a13      	ldr	r2, [pc, #76]	@ (800265c <I2C3_Init+0x78>)
 8002610:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002612:	4b10      	ldr	r3, [pc, #64]	@ (8002654 <I2C3_Init+0x70>)
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8002618:	4b0e      	ldr	r3, [pc, #56]	@ (8002654 <I2C3_Init+0x70>)
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800261e:	4b0d      	ldr	r3, [pc, #52]	@ (8002654 <I2C3_Init+0x70>)
 8002620:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002624:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8002626:	4b0b      	ldr	r3, [pc, #44]	@ (8002654 <I2C3_Init+0x70>)
 8002628:	2200      	movs	r2, #0
 800262a:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800262c:	4b09      	ldr	r3, [pc, #36]	@ (8002654 <I2C3_Init+0x70>)
 800262e:	2200      	movs	r2, #0
 8002630:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002632:	4808      	ldr	r0, [pc, #32]	@ (8002654 <I2C3_Init+0x70>)
 8002634:	f000 fe6a 	bl	800330c <HAL_I2C_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002642:	bf00      	nop
 8002644:	e7fd      	b.n	8002642 <I2C3_Init+0x5e>
    }
    return;
 8002646:	bf00      	nop
}
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800
 8002654:	20025c38 	.word	0x20025c38
 8002658:	40005c00 	.word	0x40005c00
 800265c:	000186a0 	.word	0x000186a0

08002660 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002666:	f107 030c 	add.w	r3, r7, #12
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	60da      	str	r2, [r3, #12]
 8002674:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	4b20      	ldr	r3, [pc, #128]	@ (80026fc <I2C3_MspInit+0x9c>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	4a1f      	ldr	r2, [pc, #124]	@ (80026fc <I2C3_MspInit+0x9c>)
 8002680:	f043 0304 	orr.w	r3, r3, #4
 8002684:	6313      	str	r3, [r2, #48]	@ 0x30
 8002686:	4b1d      	ldr	r3, [pc, #116]	@ (80026fc <I2C3_MspInit+0x9c>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	4b19      	ldr	r3, [pc, #100]	@ (80026fc <I2C3_MspInit+0x9c>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	4a18      	ldr	r2, [pc, #96]	@ (80026fc <I2C3_MspInit+0x9c>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a2:	4b16      	ldr	r3, [pc, #88]	@ (80026fc <I2C3_MspInit+0x9c>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	607b      	str	r3, [r7, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80026ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b4:	2312      	movs	r3, #18
 80026b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026bc:	2300      	movs	r3, #0
 80026be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80026c0:	2304      	movs	r3, #4
 80026c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80026c4:	f107 030c 	add.w	r3, r7, #12
 80026c8:	4619      	mov	r1, r3
 80026ca:	480d      	ldr	r0, [pc, #52]	@ (8002700 <I2C3_MspInit+0xa0>)
 80026cc:	f000 fb34 	bl	8002d38 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80026d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026d6:	2312      	movs	r3, #18
 80026d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026de:	2300      	movs	r3, #0
 80026e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80026e2:	2304      	movs	r3, #4
 80026e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80026e6:	f107 030c 	add.w	r3, r7, #12
 80026ea:	4619      	mov	r1, r3
 80026ec:	4805      	ldr	r0, [pc, #20]	@ (8002704 <I2C3_MspInit+0xa4>)
 80026ee:	f000 fb23 	bl	8002d38 <HAL_GPIO_Init>
    
}
 80026f2:	bf00      	nop
 80026f4:	3720      	adds	r7, #32
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40023800 	.word	0x40023800
 8002700:	40020800 	.word	0x40020800
 8002704:	40020000 	.word	0x40020000

08002708 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af04      	add	r7, sp, #16
 800270e:	4603      	mov	r3, r0
 8002710:	80fb      	strh	r3, [r7, #6]
 8002712:	460b      	mov	r3, r1
 8002714:	717b      	strb	r3, [r7, #5]
 8002716:	4613      	mov	r3, r2
 8002718:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800271a:	793b      	ldrb	r3, [r7, #4]
 800271c:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800271e:	797b      	ldrb	r3, [r7, #5]
 8002720:	b29a      	uxth	r2, r3
 8002722:	88f9      	ldrh	r1, [r7, #6]
 8002724:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <I2C3_Write+0x48>)
 8002726:	9302      	str	r3, [sp, #8]
 8002728:	2301      	movs	r3, #1
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	f107 030f 	add.w	r3, r7, #15
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	2301      	movs	r3, #1
 8002734:	4807      	ldr	r0, [pc, #28]	@ (8002754 <I2C3_Write+0x4c>)
 8002736:	f000 ff2d 	bl	8003594 <HAL_I2C_Mem_Write>
 800273a:	4603      	mov	r3, r0
 800273c:	461a      	mov	r2, r3
 800273e:	4b06      	ldr	r3, [pc, #24]	@ (8002758 <I2C3_Write+0x50>)
 8002740:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002742:	f7ff ff3f 	bl	80025c4 <verifyHAL_I2C_IS_OKAY>
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	0003d090 	.word	0x0003d090
 8002754:	20025c38 	.word	0x20025c38
 8002758:	20025c8c 	.word	0x20025c8c

0800275c <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af04      	add	r7, sp, #16
 8002762:	4603      	mov	r3, r0
 8002764:	603a      	str	r2, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
 8002768:	460b      	mov	r3, r1
 800276a:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	b299      	uxth	r1, r3
 8002770:	79bb      	ldrb	r3, [r7, #6]
 8002772:	b29a      	uxth	r2, r3
 8002774:	4b09      	ldr	r3, [pc, #36]	@ (800279c <I2C3_Read+0x40>)
 8002776:	9302      	str	r3, [sp, #8]
 8002778:	2301      	movs	r3, #1
 800277a:	9301      	str	r3, [sp, #4]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	2301      	movs	r3, #1
 8002782:	4807      	ldr	r0, [pc, #28]	@ (80027a0 <I2C3_Read+0x44>)
 8002784:	f001 f800 	bl	8003788 <HAL_I2C_Mem_Read>
 8002788:	4603      	mov	r3, r0
 800278a:	461a      	mov	r2, r3
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <I2C3_Read+0x48>)
 800278e:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002790:	f7ff ff18 	bl	80025c4 <verifyHAL_I2C_IS_OKAY>
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	0003d090 	.word	0x0003d090
 80027a0:	20025c38 	.word	0x20025c38
 80027a4:	20025c8c 	.word	0x20025c8c

080027a8 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af04      	add	r7, sp, #16
 80027ae:	603a      	str	r2, [r7, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
 80027b6:	460b      	mov	r3, r1
 80027b8:	71bb      	strb	r3, [r7, #6]
 80027ba:	4613      	mov	r3, r2
 80027bc:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	b299      	uxth	r1, r3
 80027c2:	79bb      	ldrb	r3, [r7, #6]
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <I2C3_MulitByteRead+0x3c>)
 80027c8:	9302      	str	r3, [sp, #8]
 80027ca:	88bb      	ldrh	r3, [r7, #4]
 80027cc:	9301      	str	r3, [sp, #4]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2301      	movs	r3, #1
 80027d4:	4804      	ldr	r0, [pc, #16]	@ (80027e8 <I2C3_MulitByteRead+0x40>)
 80027d6:	f000 ffd7 	bl	8003788 <HAL_I2C_Mem_Read>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	0003d090 	.word	0x0003d090
 80027e8:	20025c38 	.word	0x20025c38

080027ec <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 80027f6:	204d      	movs	r0, #77	@ 0x4d
 80027f8:	f7ff fe06 	bl	8002408 <STMPE811_Read>
 80027fc:	4603      	mov	r3, r0
 80027fe:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002800:	204e      	movs	r0, #78	@ 0x4e
 8002802:	f7ff fe01 	bl	8002408 <STMPE811_Read>
 8002806:	4603      	mov	r3, r0
 8002808:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800280a:	7a7b      	ldrb	r3, [r7, #9]
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	b21a      	sxth	r2, r3
 8002810:	7a3b      	ldrb	r3, [r7, #8]
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8002818:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800281c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002820:	4293      	cmp	r3, r2
 8002822:	dc06      	bgt.n	8002832 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8002824:	89fb      	ldrh	r3, [r7, #14]
 8002826:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 800282a:	330c      	adds	r3, #12
 800282c:	b29b      	uxth	r3, r3
 800282e:	81fb      	strh	r3, [r7, #14]
 8002830:	e005      	b.n	800283e <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8002832:	89fb      	ldrh	r3, [r7, #14]
 8002834:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8002838:	3308      	adds	r3, #8
 800283a:	b29b      	uxth	r3, r3
 800283c:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 800283e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002842:	4a18      	ldr	r2, [pc, #96]	@ (80028a4 <TM_STMPE811_ReadX+0xb8>)
 8002844:	fb82 1203 	smull	r1, r2, r2, r3
 8002848:	441a      	add	r2, r3
 800284a:	10d2      	asrs	r2, r2, #3
 800284c:	17db      	asrs	r3, r3, #31
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002852:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002856:	2bef      	cmp	r3, #239	@ 0xef
 8002858:	dd02      	ble.n	8002860 <TM_STMPE811_ReadX+0x74>
        val = 239;
 800285a:	23ef      	movs	r3, #239	@ 0xef
 800285c:	81fb      	strh	r3, [r7, #14]
 800285e:	e005      	b.n	800286c <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8002860:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002864:	2b00      	cmp	r3, #0
 8002866:	da01      	bge.n	800286c <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 800286c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002870:	88fb      	ldrh	r3, [r7, #6]
 8002872:	429a      	cmp	r2, r3
 8002874:	dd05      	ble.n	8002882 <TM_STMPE811_ReadX+0x96>
 8002876:	89fa      	ldrh	r2, [r7, #14]
 8002878:	88fb      	ldrh	r3, [r7, #6]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	b29b      	uxth	r3, r3
 800287e:	b21b      	sxth	r3, r3
 8002880:	e004      	b.n	800288c <TM_STMPE811_ReadX+0xa0>
 8002882:	89fb      	ldrh	r3, [r7, #14]
 8002884:	88fa      	ldrh	r2, [r7, #6]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	b29b      	uxth	r3, r3
 800288a:	b21b      	sxth	r3, r3
 800288c:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 800288e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002892:	2b04      	cmp	r3, #4
 8002894:	dd01      	ble.n	800289a <TM_STMPE811_ReadX+0xae>
        return val;
 8002896:	89fb      	ldrh	r3, [r7, #14]
 8002898:	e000      	b.n	800289c <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 800289a:	88fb      	ldrh	r3, [r7, #6]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	88888889 	.word	0x88888889

080028a8 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80028b2:	204f      	movs	r0, #79	@ 0x4f
 80028b4:	f7ff fda8 	bl	8002408 <STMPE811_Read>
 80028b8:	4603      	mov	r3, r0
 80028ba:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80028bc:	2050      	movs	r0, #80	@ 0x50
 80028be:	f7ff fda3 	bl	8002408 <STMPE811_Read>
 80028c2:	4603      	mov	r3, r0
 80028c4:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80028c6:	7a7b      	ldrb	r3, [r7, #9]
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	b21a      	sxth	r2, r3
 80028cc:	7a3b      	ldrb	r3, [r7, #8]
 80028ce:	b21b      	sxth	r3, r3
 80028d0:	4313      	orrs	r3, r2
 80028d2:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 80028d4:	89fb      	ldrh	r3, [r7, #14]
 80028d6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80028da:	b29b      	uxth	r3, r3
 80028dc:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 80028de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028e2:	4a19      	ldr	r2, [pc, #100]	@ (8002948 <TM_STMPE811_ReadY+0xa0>)
 80028e4:	fb82 1203 	smull	r1, r2, r2, r3
 80028e8:	1052      	asrs	r2, r2, #1
 80028ea:	17db      	asrs	r3, r3, #31
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 80028f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	dc02      	bgt.n	80028fe <TM_STMPE811_ReadY+0x56>
        val = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	81fb      	strh	r3, [r7, #14]
 80028fc:	e007      	b.n	800290e <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 80028fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002902:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002906:	db02      	blt.n	800290e <TM_STMPE811_ReadY+0x66>
        val = 319;
 8002908:	f240 133f 	movw	r3, #319	@ 0x13f
 800290c:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 800290e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	429a      	cmp	r2, r3
 8002916:	dd05      	ble.n	8002924 <TM_STMPE811_ReadY+0x7c>
 8002918:	89fa      	ldrh	r2, [r7, #14]
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	b29b      	uxth	r3, r3
 8002920:	b21b      	sxth	r3, r3
 8002922:	e004      	b.n	800292e <TM_STMPE811_ReadY+0x86>
 8002924:	89fb      	ldrh	r3, [r7, #14]
 8002926:	88fa      	ldrh	r2, [r7, #6]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	b29b      	uxth	r3, r3
 800292c:	b21b      	sxth	r3, r3
 800292e:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8002930:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002934:	2b04      	cmp	r3, #4
 8002936:	dd01      	ble.n	800293c <TM_STMPE811_ReadY+0x94>
        return val;
 8002938:	89fb      	ldrh	r3, [r7, #14]
 800293a:	e000      	b.n	800293e <TM_STMPE811_ReadY+0x96>
    }
    return y;
 800293c:	88fb      	ldrh	r3, [r7, #6]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	2e8ba2e9 	.word	0x2e8ba2e9

0800294c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002964:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <_sbrk+0x5c>)
 8002966:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <_sbrk+0x60>)
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002970:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <_sbrk+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d102      	bne.n	800297e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <_sbrk+0x64>)
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <_sbrk+0x68>)
 800297c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	429a      	cmp	r2, r3
 800298a:	d207      	bcs.n	800299c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800298c:	f003 fc52 	bl	8006234 <__errno>
 8002990:	4603      	mov	r3, r0
 8002992:	220c      	movs	r2, #12
 8002994:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	e009      	b.n	80029b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <_sbrk+0x64>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029a2:	4b07      	ldr	r3, [pc, #28]	@ (80029c0 <_sbrk+0x64>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	4a05      	ldr	r2, [pc, #20]	@ (80029c0 <_sbrk+0x64>)
 80029ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ae:	68fb      	ldr	r3, [r7, #12]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20030000 	.word	0x20030000
 80029bc:	00000400 	.word	0x00000400
 80029c0:	20025c90 	.word	0x20025c90
 80029c4:	20025de0 	.word	0x20025de0

080029c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <SystemInit+0x20>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d2:	4a05      	ldr	r2, [pc, #20]	@ (80029e8 <SystemInit+0x20>)
 80029d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80029ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029f0:	f7ff ffea 	bl	80029c8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029f4:	480c      	ldr	r0, [pc, #48]	@ (8002a28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029f6:	490d      	ldr	r1, [pc, #52]	@ (8002a2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029fc:	e002      	b.n	8002a04 <LoopCopyDataInit>

080029fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a02:	3304      	adds	r3, #4

08002a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a08:	d3f9      	bcc.n	80029fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002a38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a10:	e001      	b.n	8002a16 <LoopFillZerobss>

08002a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a14:	3204      	adds	r2, #4

08002a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a18:	d3fb      	bcc.n	8002a12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002a1a:	f003 fc11 	bl	8006240 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a1e:	f7fe fd73 	bl	8001508 <main>
  bx  lr    
 8002a22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002a24:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a2c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002a30:	08007d7c 	.word	0x08007d7c
  ldr r2, =_sbss
 8002a34:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002a38:	20025de0 	.word	0x20025de0

08002a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a3c:	e7fe      	b.n	8002a3c <ADC_IRQHandler>
	...

08002a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a44:	4b0e      	ldr	r3, [pc, #56]	@ (8002a80 <HAL_Init+0x40>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0d      	ldr	r2, [pc, #52]	@ (8002a80 <HAL_Init+0x40>)
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a50:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_Init+0x40>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	@ (8002a80 <HAL_Init+0x40>)
 8002a56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a5c:	4b08      	ldr	r3, [pc, #32]	@ (8002a80 <HAL_Init+0x40>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a07      	ldr	r2, [pc, #28]	@ (8002a80 <HAL_Init+0x40>)
 8002a62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a68:	2003      	movs	r0, #3
 8002a6a:	f000 f931 	bl	8002cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f000 f808 	bl	8002a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a74:	f7ff f990 	bl	8001d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023c00 	.word	0x40023c00

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_InitTick+0x54>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <HAL_InitTick+0x58>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f93b 	bl	8002d1e <HAL_SYSTICK_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00e      	b.n	8002ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d80a      	bhi.n	8002ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f000 f911 	bl	8002ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac4:	4a06      	ldr	r2, [pc, #24]	@ (8002ae0 <HAL_InitTick+0x5c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20000014 	.word	0x20000014
 8002adc:	2000001c 	.word	0x2000001c
 8002ae0:	20000018 	.word	0x20000018

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	2000001c 	.word	0x2000001c
 8002b08:	20025c94 	.word	0x20025c94

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	@ (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	20025c94 	.word	0x20025c94

08002b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff ffee 	bl	8002b0c <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3c:	d005      	beq.n	8002b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b68 <HAL_Delay+0x44>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b4a:	bf00      	nop
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d8f7      	bhi.n	8002b4c <HAL_Delay+0x28>
  {
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	2000001c 	.word	0x2000001c

08002b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	@ (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	60d3      	str	r3, [r2, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb8:	4b04      	ldr	r3, [pc, #16]	@ (8002bcc <__NVIC_GetPriorityGrouping+0x18>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0307 	and.w	r3, r3, #7
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	6039      	str	r1, [r7, #0]
 8002bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	db0a      	blt.n	8002bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	490c      	ldr	r1, [pc, #48]	@ (8002c1c <__NVIC_SetPriority+0x4c>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	0112      	lsls	r2, r2, #4
 8002bf0:	b2d2      	uxtb	r2, r2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf8:	e00a      	b.n	8002c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	4908      	ldr	r1, [pc, #32]	@ (8002c20 <__NVIC_SetPriority+0x50>)
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	3b04      	subs	r3, #4
 8002c08:	0112      	lsls	r2, r2, #4
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	761a      	strb	r2, [r3, #24]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	@ 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f1c3 0307 	rsb	r3, r3, #7
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	bf28      	it	cs
 8002c42:	2304      	movcs	r3, #4
 8002c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2b06      	cmp	r3, #6
 8002c4c:	d902      	bls.n	8002c54 <NVIC_EncodePriority+0x30>
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3b03      	subs	r3, #3
 8002c52:	e000      	b.n	8002c56 <NVIC_EncodePriority+0x32>
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c58:	f04f 32ff 	mov.w	r2, #4294967295
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	401a      	ands	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	fa01 f303 	lsl.w	r3, r1, r3
 8002c76:	43d9      	mvns	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	4313      	orrs	r3, r2
         );
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3724      	adds	r7, #36	@ 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
	...

08002c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c9c:	d301      	bcc.n	8002ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00f      	b.n	8002cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ccc <SysTick_Config+0x40>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002caa:	210f      	movs	r1, #15
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	f7ff ff8e 	bl	8002bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ccc <SysTick_Config+0x40>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cba:	4b04      	ldr	r3, [pc, #16]	@ (8002ccc <SysTick_Config+0x40>)
 8002cbc:	2207      	movs	r2, #7
 8002cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	e000e010 	.word	0xe000e010

08002cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff ff47 	bl	8002b6c <__NVIC_SetPriorityGrouping>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b086      	sub	sp, #24
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	4603      	mov	r3, r0
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
 8002cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cf8:	f7ff ff5c 	bl	8002bb4 <__NVIC_GetPriorityGrouping>
 8002cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	68b9      	ldr	r1, [r7, #8]
 8002d02:	6978      	ldr	r0, [r7, #20]
 8002d04:	f7ff ff8e 	bl	8002c24 <NVIC_EncodePriority>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d0e:	4611      	mov	r1, r2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff ff5d 	bl	8002bd0 <__NVIC_SetPriority>
}
 8002d16:	bf00      	nop
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff ffb0 	bl	8002c8c <SysTick_Config>
 8002d2c:	4603      	mov	r3, r0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
	...

08002d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b089      	sub	sp, #36	@ 0x24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
 8002d52:	e177      	b.n	8003044 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d54:	2201      	movs	r2, #1
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4013      	ands	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	f040 8166 	bne.w	800303e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d005      	beq.n	8002d8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d130      	bne.n	8002dec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	2203      	movs	r2, #3
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	4013      	ands	r3, r2
 8002dce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	091b      	lsrs	r3, r3, #4
 8002dd6:	f003 0201 	and.w	r2, r3, #1
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 0303 	and.w	r3, r3, #3
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d017      	beq.n	8002e28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	2203      	movs	r2, #3
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d123      	bne.n	8002e7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	08da      	lsrs	r2, r3, #3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3208      	adds	r2, #8
 8002e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	220f      	movs	r2, #15
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	08da      	lsrs	r2, r3, #3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3208      	adds	r2, #8
 8002e76:	69b9      	ldr	r1, [r7, #24]
 8002e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	2203      	movs	r2, #3
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 0203 	and.w	r2, r3, #3
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 80c0 	beq.w	800303e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	4b66      	ldr	r3, [pc, #408]	@ (800305c <HAL_GPIO_Init+0x324>)
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec6:	4a65      	ldr	r2, [pc, #404]	@ (800305c <HAL_GPIO_Init+0x324>)
 8002ec8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ece:	4b63      	ldr	r3, [pc, #396]	@ (800305c <HAL_GPIO_Init+0x324>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eda:	4a61      	ldr	r2, [pc, #388]	@ (8003060 <HAL_GPIO_Init+0x328>)
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	089b      	lsrs	r3, r3, #2
 8002ee0:	3302      	adds	r3, #2
 8002ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	220f      	movs	r2, #15
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4013      	ands	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a58      	ldr	r2, [pc, #352]	@ (8003064 <HAL_GPIO_Init+0x32c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d037      	beq.n	8002f76 <HAL_GPIO_Init+0x23e>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a57      	ldr	r2, [pc, #348]	@ (8003068 <HAL_GPIO_Init+0x330>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d031      	beq.n	8002f72 <HAL_GPIO_Init+0x23a>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a56      	ldr	r2, [pc, #344]	@ (800306c <HAL_GPIO_Init+0x334>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d02b      	beq.n	8002f6e <HAL_GPIO_Init+0x236>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a55      	ldr	r2, [pc, #340]	@ (8003070 <HAL_GPIO_Init+0x338>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d025      	beq.n	8002f6a <HAL_GPIO_Init+0x232>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a54      	ldr	r2, [pc, #336]	@ (8003074 <HAL_GPIO_Init+0x33c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d01f      	beq.n	8002f66 <HAL_GPIO_Init+0x22e>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a53      	ldr	r2, [pc, #332]	@ (8003078 <HAL_GPIO_Init+0x340>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d019      	beq.n	8002f62 <HAL_GPIO_Init+0x22a>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a52      	ldr	r2, [pc, #328]	@ (800307c <HAL_GPIO_Init+0x344>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d013      	beq.n	8002f5e <HAL_GPIO_Init+0x226>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a51      	ldr	r2, [pc, #324]	@ (8003080 <HAL_GPIO_Init+0x348>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00d      	beq.n	8002f5a <HAL_GPIO_Init+0x222>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a50      	ldr	r2, [pc, #320]	@ (8003084 <HAL_GPIO_Init+0x34c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d007      	beq.n	8002f56 <HAL_GPIO_Init+0x21e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a4f      	ldr	r2, [pc, #316]	@ (8003088 <HAL_GPIO_Init+0x350>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d101      	bne.n	8002f52 <HAL_GPIO_Init+0x21a>
 8002f4e:	2309      	movs	r3, #9
 8002f50:	e012      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f52:	230a      	movs	r3, #10
 8002f54:	e010      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f56:	2308      	movs	r3, #8
 8002f58:	e00e      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f5a:	2307      	movs	r3, #7
 8002f5c:	e00c      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f5e:	2306      	movs	r3, #6
 8002f60:	e00a      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f62:	2305      	movs	r3, #5
 8002f64:	e008      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f66:	2304      	movs	r3, #4
 8002f68:	e006      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e004      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e002      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <HAL_GPIO_Init+0x240>
 8002f76:	2300      	movs	r3, #0
 8002f78:	69fa      	ldr	r2, [r7, #28]
 8002f7a:	f002 0203 	and.w	r2, r2, #3
 8002f7e:	0092      	lsls	r2, r2, #2
 8002f80:	4093      	lsls	r3, r2
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f88:	4935      	ldr	r1, [pc, #212]	@ (8003060 <HAL_GPIO_Init+0x328>)
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	3302      	adds	r3, #2
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f96:	4b3d      	ldr	r3, [pc, #244]	@ (800308c <HAL_GPIO_Init+0x354>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fba:	4a34      	ldr	r2, [pc, #208]	@ (800308c <HAL_GPIO_Init+0x354>)
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fc0:	4b32      	ldr	r3, [pc, #200]	@ (800308c <HAL_GPIO_Init+0x354>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fe4:	4a29      	ldr	r2, [pc, #164]	@ (800308c <HAL_GPIO_Init+0x354>)
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fea:	4b28      	ldr	r3, [pc, #160]	@ (800308c <HAL_GPIO_Init+0x354>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800300e:	4a1f      	ldr	r2, [pc, #124]	@ (800308c <HAL_GPIO_Init+0x354>)
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003014:	4b1d      	ldr	r3, [pc, #116]	@ (800308c <HAL_GPIO_Init+0x354>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003038:	4a14      	ldr	r2, [pc, #80]	@ (800308c <HAL_GPIO_Init+0x354>)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3301      	adds	r3, #1
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2b0f      	cmp	r3, #15
 8003048:	f67f ae84 	bls.w	8002d54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3724      	adds	r7, #36	@ 0x24
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800
 8003060:	40013800 	.word	0x40013800
 8003064:	40020000 	.word	0x40020000
 8003068:	40020400 	.word	0x40020400
 800306c:	40020800 	.word	0x40020800
 8003070:	40020c00 	.word	0x40020c00
 8003074:	40021000 	.word	0x40021000
 8003078:	40021400 	.word	0x40021400
 800307c:	40021800 	.word	0x40021800
 8003080:	40021c00 	.word	0x40021c00
 8003084:	40022000 	.word	0x40022000
 8003088:	40022400 	.word	0x40022400
 800308c:	40013c00 	.word	0x40013c00

08003090 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003090:	b480      	push	{r7}
 8003092:	b087      	sub	sp, #28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	e0d9      	b.n	8003260 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030ac:	2201      	movs	r2, #1
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4013      	ands	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	f040 80c9 	bne.w	800325a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80030c8:	4a6b      	ldr	r2, [pc, #428]	@ (8003278 <HAL_GPIO_DeInit+0x1e8>)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	089b      	lsrs	r3, r3, #2
 80030ce:	3302      	adds	r3, #2
 80030d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f003 0303 	and.w	r3, r3, #3
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	220f      	movs	r2, #15
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	4013      	ands	r3, r2
 80030e8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a63      	ldr	r2, [pc, #396]	@ (800327c <HAL_GPIO_DeInit+0x1ec>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d037      	beq.n	8003162 <HAL_GPIO_DeInit+0xd2>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a62      	ldr	r2, [pc, #392]	@ (8003280 <HAL_GPIO_DeInit+0x1f0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d031      	beq.n	800315e <HAL_GPIO_DeInit+0xce>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a61      	ldr	r2, [pc, #388]	@ (8003284 <HAL_GPIO_DeInit+0x1f4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d02b      	beq.n	800315a <HAL_GPIO_DeInit+0xca>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a60      	ldr	r2, [pc, #384]	@ (8003288 <HAL_GPIO_DeInit+0x1f8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d025      	beq.n	8003156 <HAL_GPIO_DeInit+0xc6>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a5f      	ldr	r2, [pc, #380]	@ (800328c <HAL_GPIO_DeInit+0x1fc>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d01f      	beq.n	8003152 <HAL_GPIO_DeInit+0xc2>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a5e      	ldr	r2, [pc, #376]	@ (8003290 <HAL_GPIO_DeInit+0x200>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d019      	beq.n	800314e <HAL_GPIO_DeInit+0xbe>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a5d      	ldr	r2, [pc, #372]	@ (8003294 <HAL_GPIO_DeInit+0x204>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_DeInit+0xba>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a5c      	ldr	r2, [pc, #368]	@ (8003298 <HAL_GPIO_DeInit+0x208>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_DeInit+0xb6>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a5b      	ldr	r2, [pc, #364]	@ (800329c <HAL_GPIO_DeInit+0x20c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_DeInit+0xb2>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a5a      	ldr	r2, [pc, #360]	@ (80032a0 <HAL_GPIO_DeInit+0x210>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_DeInit+0xae>
 800313a:	2309      	movs	r3, #9
 800313c:	e012      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 800313e:	230a      	movs	r3, #10
 8003140:	e010      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 8003142:	2308      	movs	r3, #8
 8003144:	e00e      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 8003146:	2307      	movs	r3, #7
 8003148:	e00c      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 800314a:	2306      	movs	r3, #6
 800314c:	e00a      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 800314e:	2305      	movs	r3, #5
 8003150:	e008      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 8003152:	2304      	movs	r3, #4
 8003154:	e006      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 8003156:	2303      	movs	r3, #3
 8003158:	e004      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 800315a:	2302      	movs	r3, #2
 800315c:	e002      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <HAL_GPIO_DeInit+0xd4>
 8003162:	2300      	movs	r3, #0
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	f002 0203 	and.w	r2, r2, #3
 800316a:	0092      	lsls	r2, r2, #2
 800316c:	4093      	lsls	r3, r2
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	429a      	cmp	r2, r3
 8003172:	d132      	bne.n	80031da <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003174:	4b4b      	ldr	r3, [pc, #300]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	43db      	mvns	r3, r3
 800317c:	4949      	ldr	r1, [pc, #292]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 800317e:	4013      	ands	r3, r2
 8003180:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003182:	4b48      	ldr	r3, [pc, #288]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	43db      	mvns	r3, r3
 800318a:	4946      	ldr	r1, [pc, #280]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 800318c:	4013      	ands	r3, r2
 800318e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003190:	4b44      	ldr	r3, [pc, #272]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	43db      	mvns	r3, r3
 8003198:	4942      	ldr	r1, [pc, #264]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 800319a:	4013      	ands	r3, r2
 800319c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800319e:	4b41      	ldr	r3, [pc, #260]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	43db      	mvns	r3, r3
 80031a6:	493f      	ldr	r1, [pc, #252]	@ (80032a4 <HAL_GPIO_DeInit+0x214>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	220f      	movs	r2, #15
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80031bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <HAL_GPIO_DeInit+0x1e8>)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	089b      	lsrs	r3, r3, #2
 80031c2:	3302      	adds	r3, #2
 80031c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	43da      	mvns	r2, r3
 80031cc:	482a      	ldr	r0, [pc, #168]	@ (8003278 <HAL_GPIO_DeInit+0x1e8>)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	089b      	lsrs	r3, r3, #2
 80031d2:	400a      	ands	r2, r1
 80031d4:	3302      	adds	r3, #2
 80031d6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	2103      	movs	r1, #3
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	401a      	ands	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	08da      	lsrs	r2, r3, #3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3208      	adds	r2, #8
 80031f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	220f      	movs	r2, #15
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	08d2      	lsrs	r2, r2, #3
 8003210:	4019      	ands	r1, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	3208      	adds	r2, #8
 8003216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	2103      	movs	r1, #3
 8003224:	fa01 f303 	lsl.w	r3, r1, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	401a      	ands	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	2101      	movs	r1, #1
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	fa01 f303 	lsl.w	r3, r1, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	401a      	ands	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	2103      	movs	r1, #3
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	401a      	ands	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	3301      	adds	r3, #1
 800325e:	617b      	str	r3, [r7, #20]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2b0f      	cmp	r3, #15
 8003264:	f67f af22 	bls.w	80030ac <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40013800 	.word	0x40013800
 800327c:	40020000 	.word	0x40020000
 8003280:	40020400 	.word	0x40020400
 8003284:	40020800 	.word	0x40020800
 8003288:	40020c00 	.word	0x40020c00
 800328c:	40021000 	.word	0x40021000
 8003290:	40021400 	.word	0x40021400
 8003294:	40021800 	.word	0x40021800
 8003298:	40021c00 	.word	0x40021c00
 800329c:	40022000 	.word	0x40022000
 80032a0:	40022400 	.word	0x40022400
 80032a4:	40013c00 	.word	0x40013c00

080032a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	460b      	mov	r3, r1
 80032b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691a      	ldr	r2, [r3, #16]
 80032b8:	887b      	ldrh	r3, [r7, #2]
 80032ba:	4013      	ands	r3, r2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032c0:	2301      	movs	r3, #1
 80032c2:	73fb      	strb	r3, [r7, #15]
 80032c4:	e001      	b.n	80032ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032c6:	2300      	movs	r3, #0
 80032c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	807b      	strh	r3, [r7, #2]
 80032e4:	4613      	mov	r3, r2
 80032e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032e8:	787b      	ldrb	r3, [r7, #1]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ee:	887a      	ldrh	r2, [r7, #2]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032f4:	e003      	b.n	80032fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032f6:	887b      	ldrh	r3, [r7, #2]
 80032f8:	041a      	lsls	r2, r3, #16
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	619a      	str	r2, [r3, #24]
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e12b      	b.n	8003576 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fe fd58 	bl	8001de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2224      	movs	r2, #36	@ 0x24
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0201 	bic.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800335e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800336e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003370:	f001 ff82 	bl	8005278 <HAL_RCC_GetPCLK1Freq>
 8003374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4a81      	ldr	r2, [pc, #516]	@ (8003580 <HAL_I2C_Init+0x274>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d807      	bhi.n	8003390 <HAL_I2C_Init+0x84>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a80      	ldr	r2, [pc, #512]	@ (8003584 <HAL_I2C_Init+0x278>)
 8003384:	4293      	cmp	r3, r2
 8003386:	bf94      	ite	ls
 8003388:	2301      	movls	r3, #1
 800338a:	2300      	movhi	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e006      	b.n	800339e <HAL_I2C_Init+0x92>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a7d      	ldr	r2, [pc, #500]	@ (8003588 <HAL_I2C_Init+0x27c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	bf94      	ite	ls
 8003398:	2301      	movls	r3, #1
 800339a:	2300      	movhi	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0e7      	b.n	8003576 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a78      	ldr	r2, [pc, #480]	@ (800358c <HAL_I2C_Init+0x280>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	0c9b      	lsrs	r3, r3, #18
 80033b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003580 <HAL_I2C_Init+0x274>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d802      	bhi.n	80033e0 <HAL_I2C_Init+0xd4>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	3301      	adds	r3, #1
 80033de:	e009      	b.n	80033f4 <HAL_I2C_Init+0xe8>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033e6:	fb02 f303 	mul.w	r3, r2, r3
 80033ea:	4a69      	ldr	r2, [pc, #420]	@ (8003590 <HAL_I2C_Init+0x284>)
 80033ec:	fba2 2303 	umull	r2, r3, r2, r3
 80033f0:	099b      	lsrs	r3, r3, #6
 80033f2:	3301      	adds	r3, #1
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003406:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	495c      	ldr	r1, [pc, #368]	@ (8003580 <HAL_I2C_Init+0x274>)
 8003410:	428b      	cmp	r3, r1
 8003412:	d819      	bhi.n	8003448 <HAL_I2C_Init+0x13c>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1e59      	subs	r1, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003422:	1c59      	adds	r1, r3, #1
 8003424:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003428:	400b      	ands	r3, r1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_I2C_Init+0x138>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1e59      	subs	r1, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	fbb1 f3f3 	udiv	r3, r1, r3
 800343c:	3301      	adds	r3, #1
 800343e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003442:	e051      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003444:	2304      	movs	r3, #4
 8003446:	e04f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d111      	bne.n	8003474 <HAL_I2C_Init+0x168>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e58      	subs	r0, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	440b      	add	r3, r1
 800345e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf0c      	ite	eq
 800346c:	2301      	moveq	r3, #1
 800346e:	2300      	movne	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e012      	b.n	800349a <HAL_I2C_Init+0x18e>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1e58      	subs	r0, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	0099      	lsls	r1, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	fbb0 f3f3 	udiv	r3, r0, r3
 800348a:	3301      	adds	r3, #1
 800348c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Init+0x196>
 800349e:	2301      	movs	r3, #1
 80034a0:	e022      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10e      	bne.n	80034c8 <HAL_I2C_Init+0x1bc>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	1e58      	subs	r0, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	460b      	mov	r3, r1
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	440b      	add	r3, r1
 80034b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034c6:	e00f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1e58      	subs	r0, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6859      	ldr	r1, [r3, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	0099      	lsls	r1, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	fbb0 f3f3 	udiv	r3, r0, r3
 80034de:	3301      	adds	r3, #1
 80034e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	6809      	ldr	r1, [r1, #0]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003516:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6911      	ldr	r1, [r2, #16]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68d2      	ldr	r2, [r2, #12]
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	430b      	orrs	r3, r1
 800352a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	000186a0 	.word	0x000186a0
 8003584:	001e847f 	.word	0x001e847f
 8003588:	003d08ff 	.word	0x003d08ff
 800358c:	431bde83 	.word	0x431bde83
 8003590:	10624dd3 	.word	0x10624dd3

08003594 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b088      	sub	sp, #32
 8003598:	af02      	add	r7, sp, #8
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	4608      	mov	r0, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	461a      	mov	r2, r3
 80035a2:	4603      	mov	r3, r0
 80035a4:	817b      	strh	r3, [r7, #10]
 80035a6:	460b      	mov	r3, r1
 80035a8:	813b      	strh	r3, [r7, #8]
 80035aa:	4613      	mov	r3, r2
 80035ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035ae:	f7ff faad 	bl	8002b0c <HAL_GetTick>
 80035b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b20      	cmp	r3, #32
 80035be:	f040 80d9 	bne.w	8003774 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	2319      	movs	r3, #25
 80035c8:	2201      	movs	r2, #1
 80035ca:	496d      	ldr	r1, [pc, #436]	@ (8003780 <HAL_I2C_Mem_Write+0x1ec>)
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fc8b 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035d8:	2302      	movs	r3, #2
 80035da:	e0cc      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_I2C_Mem_Write+0x56>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e0c5      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d007      	beq.n	8003610 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800361e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2221      	movs	r2, #33	@ 0x21
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2240      	movs	r2, #64	@ 0x40
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a3a      	ldr	r2, [r7, #32]
 800363a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003640:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4a4d      	ldr	r2, [pc, #308]	@ (8003784 <HAL_I2C_Mem_Write+0x1f0>)
 8003650:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003652:	88f8      	ldrh	r0, [r7, #6]
 8003654:	893a      	ldrh	r2, [r7, #8]
 8003656:	8979      	ldrh	r1, [r7, #10]
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	4603      	mov	r3, r0
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f000 fac2 	bl	8003bec <I2C_RequestMemoryWrite>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d052      	beq.n	8003714 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e081      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 fd50 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00d      	beq.n	800369e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003686:	2b04      	cmp	r3, #4
 8003688:	d107      	bne.n	800369a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003698:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e06b      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a2:	781a      	ldrb	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	3b01      	subs	r3, #1
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d11b      	bne.n	8003714 <HAL_I2C_Mem_Write+0x180>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d017      	beq.n	8003714 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fe:	3b01      	subs	r3, #1
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1aa      	bne.n	8003672 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 fd43 	bl	80041ac <I2C_WaitOnBTFFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00d      	beq.n	8003748 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	2b04      	cmp	r3, #4
 8003732:	d107      	bne.n	8003744 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003742:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e016      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003756:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	e000      	b.n	8003776 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003774:	2302      	movs	r3, #2
  }
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	00100002 	.word	0x00100002
 8003784:	ffff0000 	.word	0xffff0000

08003788 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08c      	sub	sp, #48	@ 0x30
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	460b      	mov	r3, r1
 800379c:	813b      	strh	r3, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037a2:	f7ff f9b3 	bl	8002b0c <HAL_GetTick>
 80037a6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b20      	cmp	r3, #32
 80037b2:	f040 8214 	bne.w	8003bde <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	2319      	movs	r3, #25
 80037bc:	2201      	movs	r2, #1
 80037be:	497b      	ldr	r1, [pc, #492]	@ (80039ac <HAL_I2C_Mem_Read+0x224>)
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 fb91 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037cc:	2302      	movs	r3, #2
 80037ce:	e207      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d101      	bne.n	80037de <HAL_I2C_Mem_Read+0x56>
 80037da:	2302      	movs	r3, #2
 80037dc:	e200      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d007      	beq.n	8003804 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003812:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2222      	movs	r2, #34	@ 0x22
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2240      	movs	r2, #64	@ 0x40
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800382e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003834:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4a5b      	ldr	r2, [pc, #364]	@ (80039b0 <HAL_I2C_Mem_Read+0x228>)
 8003844:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003846:	88f8      	ldrh	r0, [r7, #6]
 8003848:	893a      	ldrh	r2, [r7, #8]
 800384a:	8979      	ldrh	r1, [r7, #10]
 800384c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384e:	9301      	str	r3, [sp, #4]
 8003850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	4603      	mov	r3, r0
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fa5e 	bl	8003d18 <I2C_RequestMemoryRead>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e1bc      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386a:	2b00      	cmp	r3, #0
 800386c:	d113      	bne.n	8003896 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386e:	2300      	movs	r3, #0
 8003870:	623b      	str	r3, [r7, #32]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	623b      	str	r3, [r7, #32]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	623b      	str	r3, [r7, #32]
 8003882:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	e190      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389a:	2b01      	cmp	r3, #1
 800389c:	d11b      	bne.n	80038d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	61fb      	str	r3, [r7, #28]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	e170      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d11b      	bne.n	8003916 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fe:	2300      	movs	r3, #0
 8003900:	61bb      	str	r3, [r7, #24]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	61bb      	str	r3, [r7, #24]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	e150      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003916:	2300      	movs	r3, #0
 8003918:	617b      	str	r3, [r7, #20]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800392c:	e144      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	2b03      	cmp	r3, #3
 8003934:	f200 80f1 	bhi.w	8003b1a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393c:	2b01      	cmp	r3, #1
 800393e:	d123      	bne.n	8003988 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003942:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 fc79 	bl	800423c <I2C_WaitOnRXNEFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e145      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	691a      	ldr	r2, [r3, #16]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	b2d2      	uxtb	r2, r2
 8003960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	1c5a      	adds	r2, r3, #1
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003970:	3b01      	subs	r3, #1
 8003972:	b29a      	uxth	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003986:	e117      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398c:	2b02      	cmp	r3, #2
 800398e:	d14e      	bne.n	8003a2e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003996:	2200      	movs	r2, #0
 8003998:	4906      	ldr	r1, [pc, #24]	@ (80039b4 <HAL_I2C_Mem_Read+0x22c>)
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 faa4 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d008      	beq.n	80039b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e11a      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
 80039aa:	bf00      	nop
 80039ac:	00100002 	.word	0x00100002
 80039b0:	ffff0000 	.word	0xffff0000
 80039b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e4:	3b01      	subs	r3, #1
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	3b01      	subs	r3, #1
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a2c:	e0c4      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a34:	2200      	movs	r2, #0
 8003a36:	496c      	ldr	r1, [pc, #432]	@ (8003be8 <HAL_I2C_Mem_Read+0x460>)
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fa55 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e0cb      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	691a      	ldr	r2, [r3, #16]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	3b01      	subs	r3, #1
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a90:	2200      	movs	r2, #0
 8003a92:	4955      	ldr	r1, [pc, #340]	@ (8003be8 <HAL_I2C_Mem_Read+0x460>)
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 fa27 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e09d      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	b2d2      	uxtb	r2, r2
 8003ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	1c5a      	adds	r2, r3, #1
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29a      	uxth	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b18:	e04e      	b.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 fb8c 	bl	800423c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e058      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	691a      	ldr	r2, [r3, #16]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b38:	b2d2      	uxtb	r2, r2
 8003b3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d124      	bne.n	8003bb8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d107      	bne.n	8003b86 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b84:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691a      	ldr	r2, [r3, #16]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b98:	1c5a      	adds	r2, r3, #1
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f47f aeb6 	bne.w	800392e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	e000      	b.n	8003be0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003bde:	2302      	movs	r3, #2
  }
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3728      	adds	r7, #40	@ 0x28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	00010004 	.word	0x00010004

08003bec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b088      	sub	sp, #32
 8003bf0:	af02      	add	r7, sp, #8
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	4608      	mov	r0, r1
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	817b      	strh	r3, [r7, #10]
 8003bfe:	460b      	mov	r3, r1
 8003c00:	813b      	strh	r3, [r7, #8]
 8003c02:	4613      	mov	r3, r2
 8003c04:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 f960 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00d      	beq.n	8003c4a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c3c:	d103      	bne.n	8003c46 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c44:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e05f      	b.n	8003d0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	461a      	mov	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c58:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	6a3a      	ldr	r2, [r7, #32]
 8003c5e:	492d      	ldr	r1, [pc, #180]	@ (8003d14 <I2C_RequestMemoryWrite+0x128>)
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 f9bb 	bl	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e04c      	b.n	8003d0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	617b      	str	r3, [r7, #20]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c88:	6a39      	ldr	r1, [r7, #32]
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 fa46 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00d      	beq.n	8003cb2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d107      	bne.n	8003cae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e02b      	b.n	8003d0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cb2:	88fb      	ldrh	r3, [r7, #6]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d105      	bne.n	8003cc4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cb8:	893b      	ldrh	r3, [r7, #8]
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	611a      	str	r2, [r3, #16]
 8003cc2:	e021      	b.n	8003d08 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cc4:	893b      	ldrh	r3, [r7, #8]
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd4:	6a39      	ldr	r1, [r7, #32]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 fa20 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00d      	beq.n	8003cfe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d107      	bne.n	8003cfa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e005      	b.n	8003d0a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cfe:	893b      	ldrh	r3, [r7, #8]
 8003d00:	b2da      	uxtb	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	00010002 	.word	0x00010002

08003d18 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af02      	add	r7, sp, #8
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	4608      	mov	r0, r1
 8003d22:	4611      	mov	r1, r2
 8003d24:	461a      	mov	r2, r3
 8003d26:	4603      	mov	r3, r0
 8003d28:	817b      	strh	r3, [r7, #10]
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	813b      	strh	r3, [r7, #8]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d40:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f8c2 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d78:	d103      	bne.n	8003d82 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d80:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e0aa      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d86:	897b      	ldrh	r3, [r7, #10]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d98:	6a3a      	ldr	r2, [r7, #32]
 8003d9a:	4952      	ldr	r1, [pc, #328]	@ (8003ee4 <I2C_RequestMemoryRead+0x1cc>)
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 f91d 	bl	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e097      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dac:	2300      	movs	r3, #0
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc4:	6a39      	ldr	r1, [r7, #32]
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f9a8 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00d      	beq.n	8003dee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d107      	bne.n	8003dea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e076      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dee:	88fb      	ldrh	r3, [r7, #6]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d105      	bne.n	8003e00 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003df4:	893b      	ldrh	r3, [r7, #8]
 8003df6:	b2da      	uxtb	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	611a      	str	r2, [r3, #16]
 8003dfe:	e021      	b.n	8003e44 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e00:	893b      	ldrh	r3, [r7, #8]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e10:	6a39      	ldr	r1, [r7, #32]
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 f982 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00d      	beq.n	8003e3a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d107      	bne.n	8003e36 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e050      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e3a:	893b      	ldrh	r3, [r7, #8]
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e46:	6a39      	ldr	r1, [r7, #32]
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f967 	bl	800411c <I2C_WaitOnTXEFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00d      	beq.n	8003e70 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d107      	bne.n	8003e6c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e6a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e035      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e7e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	9300      	str	r3, [sp, #0]
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f82b 	bl	8003ee8 <I2C_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00d      	beq.n	8003eb4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ea6:	d103      	bne.n	8003eb0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003eae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e013      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003eb4:	897b      	ldrh	r3, [r7, #10]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	6a3a      	ldr	r2, [r7, #32]
 8003ec8:	4906      	ldr	r1, [pc, #24]	@ (8003ee4 <I2C_RequestMemoryRead+0x1cc>)
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f886 	bl	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3718      	adds	r7, #24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	00010002 	.word	0x00010002

08003ee8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	603b      	str	r3, [r7, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ef8:	e048      	b.n	8003f8c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f00:	d044      	beq.n	8003f8c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f02:	f7fe fe03 	bl	8002b0c <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d302      	bcc.n	8003f18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d139      	bne.n	8003f8c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	0c1b      	lsrs	r3, r3, #16
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d10d      	bne.n	8003f3e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	43da      	mvns	r2, r3
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	bf0c      	ite	eq
 8003f34:	2301      	moveq	r3, #1
 8003f36:	2300      	movne	r3, #0
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	e00c      	b.n	8003f58 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	43da      	mvns	r2, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	bf0c      	ite	eq
 8003f50:	2301      	moveq	r3, #1
 8003f52:	2300      	movne	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	461a      	mov	r2, r3
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d116      	bne.n	8003f8c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	f043 0220 	orr.w	r2, r3, #32
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e023      	b.n	8003fd4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	0c1b      	lsrs	r3, r3, #16
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d10d      	bne.n	8003fb2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	43da      	mvns	r2, r3
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	bf0c      	ite	eq
 8003fa8:	2301      	moveq	r3, #1
 8003faa:	2300      	movne	r3, #0
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	461a      	mov	r2, r3
 8003fb0:	e00c      	b.n	8003fcc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	43da      	mvns	r2, r3
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	bf0c      	ite	eq
 8003fc4:	2301      	moveq	r3, #1
 8003fc6:	2300      	movne	r3, #0
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d093      	beq.n	8003efa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
 8003fe8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fea:	e071      	b.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ffa:	d123      	bne.n	8004044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004014:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f043 0204 	orr.w	r2, r3, #4
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e067      	b.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404a:	d041      	beq.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404c:	f7fe fd5e 	bl	8002b0c <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	429a      	cmp	r2, r3
 800405a:	d302      	bcc.n	8004062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d136      	bne.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	0c1b      	lsrs	r3, r3, #16
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b01      	cmp	r3, #1
 800406a:	d10c      	bne.n	8004086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	43da      	mvns	r2, r3
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4013      	ands	r3, r2
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	bf14      	ite	ne
 800407e:	2301      	movne	r3, #1
 8004080:	2300      	moveq	r3, #0
 8004082:	b2db      	uxtb	r3, r3
 8004084:	e00b      	b.n	800409e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	43da      	mvns	r2, r3
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	4013      	ands	r3, r2
 8004092:	b29b      	uxth	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	bf14      	ite	ne
 8004098:	2301      	movne	r3, #1
 800409a:	2300      	moveq	r3, #0
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d016      	beq.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040bc:	f043 0220 	orr.w	r2, r3, #32
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e021      	b.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	0c1b      	lsrs	r3, r3, #16
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d10c      	bne.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	43da      	mvns	r2, r3
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	4013      	ands	r3, r2
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	bf14      	ite	ne
 80040ec:	2301      	movne	r3, #1
 80040ee:	2300      	moveq	r3, #0
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	e00b      	b.n	800410c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	43da      	mvns	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	4013      	ands	r3, r2
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	bf14      	ite	ne
 8004106:	2301      	movne	r3, #1
 8004108:	2300      	moveq	r3, #0
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	f47f af6d 	bne.w	8003fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004128:	e034      	b.n	8004194 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 f8e3 	bl	80042f6 <I2C_IsAcknowledgeFailed>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e034      	b.n	80041a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004140:	d028      	beq.n	8004194 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004142:	f7fe fce3 	bl	8002b0c <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d11d      	bne.n	8004194 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004162:	2b80      	cmp	r3, #128	@ 0x80
 8004164:	d016      	beq.n	8004194 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	f043 0220 	orr.w	r2, r3, #32
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e007      	b.n	80041a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419e:	2b80      	cmp	r3, #128	@ 0x80
 80041a0:	d1c3      	bne.n	800412a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041b8:	e034      	b.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 f89b 	bl	80042f6 <I2C_IsAcknowledgeFailed>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e034      	b.n	8004234 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d0:	d028      	beq.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d2:	f7fe fc9b 	bl	8002b0c <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	68ba      	ldr	r2, [r7, #8]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d302      	bcc.n	80041e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d11d      	bne.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f003 0304 	and.w	r3, r3, #4
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	d016      	beq.n	8004224 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004210:	f043 0220 	orr.w	r2, r3, #32
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e007      	b.n	8004234 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f003 0304 	and.w	r3, r3, #4
 800422e:	2b04      	cmp	r3, #4
 8004230:	d1c3      	bne.n	80041ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004248:	e049      	b.n	80042de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b10      	cmp	r3, #16
 8004256:	d119      	bne.n	800428c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0210 	mvn.w	r2, #16
 8004260:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2220      	movs	r2, #32
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e030      	b.n	80042ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428c:	f7fe fc3e 	bl	8002b0c <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	429a      	cmp	r2, r3
 800429a:	d302      	bcc.n	80042a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d11d      	bne.n	80042de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ac:	2b40      	cmp	r3, #64	@ 0x40
 80042ae:	d016      	beq.n	80042de <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	f043 0220 	orr.w	r2, r3, #32
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e007      	b.n	80042ee <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e8:	2b40      	cmp	r3, #64	@ 0x40
 80042ea:	d1ae      	bne.n	800424a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800430c:	d11b      	bne.n	8004346 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004316:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2220      	movs	r2, #32
 8004322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	f043 0204 	orr.w	r2, r3, #4
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e000      	b.n	8004348 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b20      	cmp	r3, #32
 8004368:	d129      	bne.n	80043be <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2224      	movs	r2, #36	@ 0x24
 800436e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0201 	bic.w	r2, r2, #1
 8004380:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0210 	bic.w	r2, r2, #16
 8004390:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	430a      	orrs	r2, r1
 80043a0:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2220      	movs	r2, #32
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80043ba:	2300      	movs	r3, #0
 80043bc:	e000      	b.n	80043c0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80043be:	2302      	movs	r3, #2
  }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	d12a      	bne.n	800443c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2224      	movs	r2, #36	@ 0x24
 80043ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0201 	bic.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004406:	89fb      	ldrh	r3, [r7, #14]
 8004408:	f023 030f 	bic.w	r3, r3, #15
 800440c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	b29a      	uxth	r2, r3
 8004412:	89fb      	ldrh	r3, [r7, #14]
 8004414:	4313      	orrs	r3, r2
 8004416:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	89fa      	ldrh	r2, [r7, #14]
 800441e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e000      	b.n	800443e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800443c:	2302      	movs	r3, #2
  }
}
 800443e:	4618      	mov	r0, r3
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
	...

0800444c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e0bf      	b.n	80045de <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d106      	bne.n	8004478 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7fd fd22 	bl	8001ebc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699a      	ldr	r2, [r3, #24]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800448e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6999      	ldr	r1, [r3, #24]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044a4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6899      	ldr	r1, [r3, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	4b4a      	ldr	r3, [pc, #296]	@ (80045e8 <HAL_LTDC_Init+0x19c>)
 80044c0:	400b      	ands	r3, r1
 80044c2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	041b      	lsls	r3, r3, #16
 80044ca:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6899      	ldr	r1, [r3, #8]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68d9      	ldr	r1, [r3, #12]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	4b3e      	ldr	r3, [pc, #248]	@ (80045e8 <HAL_LTDC_Init+0x19c>)
 80044ee:	400b      	ands	r3, r1
 80044f0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	041b      	lsls	r3, r3, #16
 80044f8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68d9      	ldr	r1, [r3, #12]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1a      	ldr	r2, [r3, #32]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6919      	ldr	r1, [r3, #16]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4b33      	ldr	r3, [pc, #204]	@ (80045e8 <HAL_LTDC_Init+0x19c>)
 800451c:	400b      	ands	r3, r1
 800451e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004524:	041b      	lsls	r3, r3, #16
 8004526:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	6919      	ldr	r1, [r3, #16]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6959      	ldr	r1, [r3, #20]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4b27      	ldr	r3, [pc, #156]	@ (80045e8 <HAL_LTDC_Init+0x19c>)
 800454a:	400b      	ands	r3, r1
 800454c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004552:	041b      	lsls	r3, r3, #16
 8004554:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6959      	ldr	r1, [r3, #20]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004572:	021b      	lsls	r3, r3, #8
 8004574:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800458e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	4313      	orrs	r3, r2
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80045a2:	431a      	orrs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	430a      	orrs	r2, r1
 80045aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0206 	orr.w	r2, r2, #6
 80045ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	699a      	ldr	r2, [r3, #24]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0201 	orr.w	r2, r2, #1
 80045ca:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	f000f800 	.word	0xf000f800

080045ec <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80045ec:	b5b0      	push	{r4, r5, r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d101      	bne.n	8004606 <HAL_LTDC_ConfigLayer+0x1a>
 8004602:	2302      	movs	r3, #2
 8004604:	e02c      	b.n	8004660 <HAL_LTDC_ConfigLayer+0x74>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2202      	movs	r2, #2
 8004612:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2134      	movs	r1, #52	@ 0x34
 800461c:	fb01 f303 	mul.w	r3, r1, r3
 8004620:	4413      	add	r3, r2
 8004622:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	4614      	mov	r4, r2
 800462a:	461d      	mov	r5, r3
 800462c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800462e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004638:	682b      	ldr	r3, [r5, #0]
 800463a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 f811 	bl	8004668 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2201      	movs	r2, #1
 800464c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bdb0      	pop	{r4, r5, r7, pc}

08004668 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004668:	b480      	push	{r7}
 800466a:	b089      	sub	sp, #36	@ 0x24
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	0c1b      	lsrs	r3, r3, #16
 8004680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004684:	4413      	add	r3, r2
 8004686:	041b      	lsls	r3, r3, #16
 8004688:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	461a      	mov	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	01db      	lsls	r3, r3, #7
 8004694:	4413      	add	r3, r2
 8004696:	3384      	adds	r3, #132	@ 0x84
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	6812      	ldr	r2, [r2, #0]
 800469e:	4611      	mov	r1, r2
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	01d2      	lsls	r2, r2, #7
 80046a4:	440a      	add	r2, r1
 80046a6:	3284      	adds	r2, #132	@ 0x84
 80046a8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80046ac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	0c1b      	lsrs	r3, r3, #16
 80046ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80046be:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80046c0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4619      	mov	r1, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	01db      	lsls	r3, r3, #7
 80046cc:	440b      	add	r3, r1
 80046ce:	3384      	adds	r3, #132	@ 0x84
 80046d0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80046d6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046e6:	4413      	add	r3, r2
 80046e8:	041b      	lsls	r3, r3, #16
 80046ea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	461a      	mov	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	01db      	lsls	r3, r3, #7
 80046f6:	4413      	add	r3, r2
 80046f8:	3384      	adds	r3, #132	@ 0x84
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	4611      	mov	r1, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	01d2      	lsls	r2, r2, #7
 8004706:	440a      	add	r2, r1
 8004708:	3284      	adds	r2, #132	@ 0x84
 800470a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800470e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800471e:	4413      	add	r3, r2
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4619      	mov	r1, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	01db      	lsls	r3, r3, #7
 800472c:	440b      	add	r3, r1
 800472e:	3384      	adds	r3, #132	@ 0x84
 8004730:	4619      	mov	r1, r3
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	4313      	orrs	r3, r2
 8004736:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	01db      	lsls	r3, r3, #7
 8004742:	4413      	add	r3, r2
 8004744:	3384      	adds	r3, #132	@ 0x84
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	6812      	ldr	r2, [r2, #0]
 800474c:	4611      	mov	r1, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	01d2      	lsls	r2, r2, #7
 8004752:	440a      	add	r2, r1
 8004754:	3284      	adds	r2, #132	@ 0x84
 8004756:	f023 0307 	bic.w	r3, r3, #7
 800475a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	461a      	mov	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	01db      	lsls	r3, r3, #7
 8004766:	4413      	add	r3, r2
 8004768:	3384      	adds	r3, #132	@ 0x84
 800476a:	461a      	mov	r2, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004778:	021b      	lsls	r3, r3, #8
 800477a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004782:	041b      	lsls	r3, r3, #16
 8004784:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	061b      	lsls	r3, r3, #24
 800478c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	01db      	lsls	r3, r3, #7
 8004798:	4413      	add	r3, r2
 800479a:	3384      	adds	r3, #132	@ 0x84
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	01db      	lsls	r3, r3, #7
 80047a8:	4413      	add	r3, r2
 80047aa:	3384      	adds	r3, #132	@ 0x84
 80047ac:	461a      	mov	r2, r3
 80047ae:	2300      	movs	r3, #0
 80047b0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80047b8:	461a      	mov	r2, r3
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	431a      	orrs	r2, r3
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	431a      	orrs	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4619      	mov	r1, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	01db      	lsls	r3, r3, #7
 80047cc:	440b      	add	r3, r1
 80047ce:	3384      	adds	r3, #132	@ 0x84
 80047d0:	4619      	mov	r1, r3
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	461a      	mov	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	01db      	lsls	r3, r3, #7
 80047e2:	4413      	add	r3, r2
 80047e4:	3384      	adds	r3, #132	@ 0x84
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	6812      	ldr	r2, [r2, #0]
 80047ec:	4611      	mov	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	01d2      	lsls	r2, r2, #7
 80047f2:	440a      	add	r2, r1
 80047f4:	3284      	adds	r2, #132	@ 0x84
 80047f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80047fa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	461a      	mov	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	01db      	lsls	r3, r3, #7
 8004806:	4413      	add	r3, r2
 8004808:	3384      	adds	r3, #132	@ 0x84
 800480a:	461a      	mov	r2, r3
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	461a      	mov	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	01db      	lsls	r3, r3, #7
 800481c:	4413      	add	r3, r2
 800481e:	3384      	adds	r3, #132	@ 0x84
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	6812      	ldr	r2, [r2, #0]
 8004826:	4611      	mov	r1, r2
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	01d2      	lsls	r2, r2, #7
 800482c:	440a      	add	r2, r1
 800482e:	3284      	adds	r2, #132	@ 0x84
 8004830:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004834:	f023 0307 	bic.w	r3, r3, #7
 8004838:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	68f9      	ldr	r1, [r7, #12]
 8004844:	6809      	ldr	r1, [r1, #0]
 8004846:	4608      	mov	r0, r1
 8004848:	6879      	ldr	r1, [r7, #4]
 800484a:	01c9      	lsls	r1, r1, #7
 800484c:	4401      	add	r1, r0
 800484e:	3184      	adds	r1, #132	@ 0x84
 8004850:	4313      	orrs	r3, r2
 8004852:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	461a      	mov	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	01db      	lsls	r3, r3, #7
 800485e:	4413      	add	r3, r2
 8004860:	3384      	adds	r3, #132	@ 0x84
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	461a      	mov	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	01db      	lsls	r3, r3, #7
 800486e:	4413      	add	r3, r2
 8004870:	3384      	adds	r3, #132	@ 0x84
 8004872:	461a      	mov	r2, r3
 8004874:	2300      	movs	r3, #0
 8004876:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	461a      	mov	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	01db      	lsls	r3, r3, #7
 8004882:	4413      	add	r3, r2
 8004884:	3384      	adds	r3, #132	@ 0x84
 8004886:	461a      	mov	r2, r3
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d102      	bne.n	800489c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004896:	2304      	movs	r3, #4
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	e01b      	b.n	80048d4 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d102      	bne.n	80048aa <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80048a4:	2303      	movs	r3, #3
 80048a6:	61fb      	str	r3, [r7, #28]
 80048a8:	e014      	b.n	80048d4 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d00b      	beq.n	80048ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d007      	beq.n	80048ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80048be:	2b03      	cmp	r3, #3
 80048c0:	d003      	beq.n	80048ca <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80048c6:	2b07      	cmp	r3, #7
 80048c8:	d102      	bne.n	80048d0 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80048ca:	2302      	movs	r3, #2
 80048cc:	61fb      	str	r3, [r7, #28]
 80048ce:	e001      	b.n	80048d4 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80048d0:	2301      	movs	r3, #1
 80048d2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	461a      	mov	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	01db      	lsls	r3, r3, #7
 80048de:	4413      	add	r3, r2
 80048e0:	3384      	adds	r3, #132	@ 0x84
 80048e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	6812      	ldr	r2, [r2, #0]
 80048e8:	4611      	mov	r1, r2
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	01d2      	lsls	r2, r2, #7
 80048ee:	440a      	add	r2, r1
 80048f0:	3284      	adds	r2, #132	@ 0x84
 80048f2:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80048f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	1acb      	subs	r3, r1, r3
 800490e:	69f9      	ldr	r1, [r7, #28]
 8004910:	fb01 f303 	mul.w	r3, r1, r3
 8004914:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004916:	68f9      	ldr	r1, [r7, #12]
 8004918:	6809      	ldr	r1, [r1, #0]
 800491a:	4608      	mov	r0, r1
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	01c9      	lsls	r1, r1, #7
 8004920:	4401      	add	r1, r0
 8004922:	3184      	adds	r1, #132	@ 0x84
 8004924:	4313      	orrs	r3, r2
 8004926:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	461a      	mov	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	01db      	lsls	r3, r3, #7
 8004932:	4413      	add	r3, r2
 8004934:	3384      	adds	r3, #132	@ 0x84
 8004936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	6812      	ldr	r2, [r2, #0]
 800493c:	4611      	mov	r1, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	01d2      	lsls	r2, r2, #7
 8004942:	440a      	add	r2, r1
 8004944:	3284      	adds	r2, #132	@ 0x84
 8004946:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800494a:	f023 0307 	bic.w	r3, r3, #7
 800494e:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	01db      	lsls	r3, r3, #7
 800495a:	4413      	add	r3, r2
 800495c:	3384      	adds	r3, #132	@ 0x84
 800495e:	461a      	mov	r2, r3
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	01db      	lsls	r3, r3, #7
 8004970:	4413      	add	r3, r2
 8004972:	3384      	adds	r3, #132	@ 0x84
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	6812      	ldr	r2, [r2, #0]
 800497a:	4611      	mov	r1, r2
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	01d2      	lsls	r2, r2, #7
 8004980:	440a      	add	r2, r1
 8004982:	3284      	adds	r2, #132	@ 0x84
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	6013      	str	r3, [r2, #0]
}
 800498a:	bf00      	nop
 800498c:	3724      	adds	r7, #36	@ 0x24
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
	...

08004998 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e267      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d075      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049b6:	4b88      	ldr	r3, [pc, #544]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 030c 	and.w	r3, r3, #12
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d00c      	beq.n	80049dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049c2:	4b85      	ldr	r3, [pc, #532]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d112      	bne.n	80049f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ce:	4b82      	ldr	r3, [pc, #520]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049da:	d10b      	bne.n	80049f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	4b7e      	ldr	r3, [pc, #504]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d05b      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x108>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d157      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e242      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fc:	d106      	bne.n	8004a0c <HAL_RCC_OscConfig+0x74>
 80049fe:	4b76      	ldr	r3, [pc, #472]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a75      	ldr	r2, [pc, #468]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e01d      	b.n	8004a48 <HAL_RCC_OscConfig+0xb0>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a14:	d10c      	bne.n	8004a30 <HAL_RCC_OscConfig+0x98>
 8004a16:	4b70      	ldr	r3, [pc, #448]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a6f      	ldr	r2, [pc, #444]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	4b6d      	ldr	r3, [pc, #436]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a6c      	ldr	r2, [pc, #432]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	e00b      	b.n	8004a48 <HAL_RCC_OscConfig+0xb0>
 8004a30:	4b69      	ldr	r3, [pc, #420]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a68      	ldr	r2, [pc, #416]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a3a:	6013      	str	r3, [r2, #0]
 8004a3c:	4b66      	ldr	r3, [pc, #408]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a65      	ldr	r2, [pc, #404]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d013      	beq.n	8004a78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a50:	f7fe f85c 	bl	8002b0c <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a58:	f7fe f858 	bl	8002b0c <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b64      	cmp	r3, #100	@ 0x64
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e207      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0f0      	beq.n	8004a58 <HAL_RCC_OscConfig+0xc0>
 8004a76:	e014      	b.n	8004aa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a78:	f7fe f848 	bl	8002b0c <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a80:	f7fe f844 	bl	8002b0c <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b64      	cmp	r3, #100	@ 0x64
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e1f3      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a92:	4b51      	ldr	r3, [pc, #324]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <HAL_RCC_OscConfig+0xe8>
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d063      	beq.n	8004b76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004aae:	4b4a      	ldr	r3, [pc, #296]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 030c 	and.w	r3, r3, #12
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00b      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aba:	4b47      	ldr	r3, [pc, #284]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ac2:	2b08      	cmp	r3, #8
 8004ac4:	d11c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ac6:	4b44      	ldr	r3, [pc, #272]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d116      	bne.n	8004b00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad2:	4b41      	ldr	r3, [pc, #260]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d005      	beq.n	8004aea <HAL_RCC_OscConfig+0x152>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d001      	beq.n	8004aea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e1c7      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aea:	4b3b      	ldr	r3, [pc, #236]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	4937      	ldr	r1, [pc, #220]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004afe:	e03a      	b.n	8004b76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d020      	beq.n	8004b4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b08:	4b34      	ldr	r3, [pc, #208]	@ (8004bdc <HAL_RCC_OscConfig+0x244>)
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0e:	f7fd fffd 	bl	8002b0c <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b16:	f7fd fff9 	bl	8002b0c <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e1a8      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b28:	4b2b      	ldr	r3, [pc, #172]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0f0      	beq.n	8004b16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b34:	4b28      	ldr	r3, [pc, #160]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	4925      	ldr	r1, [pc, #148]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	600b      	str	r3, [r1, #0]
 8004b48:	e015      	b.n	8004b76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b4a:	4b24      	ldr	r3, [pc, #144]	@ (8004bdc <HAL_RCC_OscConfig+0x244>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b50:	f7fd ffdc 	bl	8002b0c <HAL_GetTick>
 8004b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b58:	f7fd ffd8 	bl	8002b0c <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e187      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f0      	bne.n	8004b58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0308 	and.w	r3, r3, #8
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d036      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d016      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b8a:	4b15      	ldr	r3, [pc, #84]	@ (8004be0 <HAL_RCC_OscConfig+0x248>)
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b90:	f7fd ffbc 	bl	8002b0c <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b98:	f7fd ffb8 	bl	8002b0c <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e167      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004baa:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd8 <HAL_RCC_OscConfig+0x240>)
 8004bac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0f0      	beq.n	8004b98 <HAL_RCC_OscConfig+0x200>
 8004bb6:	e01b      	b.n	8004bf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bb8:	4b09      	ldr	r3, [pc, #36]	@ (8004be0 <HAL_RCC_OscConfig+0x248>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bbe:	f7fd ffa5 	bl	8002b0c <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc4:	e00e      	b.n	8004be4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc6:	f7fd ffa1 	bl	8002b0c <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d907      	bls.n	8004be4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e150      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	42470000 	.word	0x42470000
 8004be0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004be4:	4b88      	ldr	r3, [pc, #544]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004be6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1ea      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 8097 	beq.w	8004d2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c02:	4b81      	ldr	r3, [pc, #516]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10f      	bne.n	8004c2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	4b7d      	ldr	r3, [pc, #500]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c16:	4a7c      	ldr	r2, [pc, #496]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c1e:	4b7a      	ldr	r3, [pc, #488]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2e:	4b77      	ldr	r3, [pc, #476]	@ (8004e0c <HAL_RCC_OscConfig+0x474>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d118      	bne.n	8004c6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c3a:	4b74      	ldr	r3, [pc, #464]	@ (8004e0c <HAL_RCC_OscConfig+0x474>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a73      	ldr	r2, [pc, #460]	@ (8004e0c <HAL_RCC_OscConfig+0x474>)
 8004c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c46:	f7fd ff61 	bl	8002b0c <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c4e:	f7fd ff5d 	bl	8002b0c <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e10c      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c60:	4b6a      	ldr	r3, [pc, #424]	@ (8004e0c <HAL_RCC_OscConfig+0x474>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f0      	beq.n	8004c4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d106      	bne.n	8004c82 <HAL_RCC_OscConfig+0x2ea>
 8004c74:	4b64      	ldr	r3, [pc, #400]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c78:	4a63      	ldr	r2, [pc, #396]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c80:	e01c      	b.n	8004cbc <HAL_RCC_OscConfig+0x324>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b05      	cmp	r3, #5
 8004c88:	d10c      	bne.n	8004ca4 <HAL_RCC_OscConfig+0x30c>
 8004c8a:	4b5f      	ldr	r3, [pc, #380]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8e:	4a5e      	ldr	r2, [pc, #376]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c90:	f043 0304 	orr.w	r3, r3, #4
 8004c94:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c96:	4b5c      	ldr	r3, [pc, #368]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c9a:	4a5b      	ldr	r2, [pc, #364]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004c9c:	f043 0301 	orr.w	r3, r3, #1
 8004ca0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ca2:	e00b      	b.n	8004cbc <HAL_RCC_OscConfig+0x324>
 8004ca4:	4b58      	ldr	r3, [pc, #352]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca8:	4a57      	ldr	r2, [pc, #348]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004caa:	f023 0301 	bic.w	r3, r3, #1
 8004cae:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cb0:	4b55      	ldr	r3, [pc, #340]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb4:	4a54      	ldr	r2, [pc, #336]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004cb6:	f023 0304 	bic.w	r3, r3, #4
 8004cba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d015      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc4:	f7fd ff22 	bl	8002b0c <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cca:	e00a      	b.n	8004ce2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ccc:	f7fd ff1e 	bl	8002b0c <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e0cb      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce2:	4b49      	ldr	r3, [pc, #292]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0ee      	beq.n	8004ccc <HAL_RCC_OscConfig+0x334>
 8004cee:	e014      	b.n	8004d1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cf0:	f7fd ff0c 	bl	8002b0c <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf6:	e00a      	b.n	8004d0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fd ff08 	bl	8002b0c <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e0b5      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1ee      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d1a:	7dfb      	ldrb	r3, [r7, #23]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d105      	bne.n	8004d2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d20:	4b39      	ldr	r3, [pc, #228]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d24:	4a38      	ldr	r2, [pc, #224]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f000 80a1 	beq.w	8004e78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d36:	4b34      	ldr	r3, [pc, #208]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f003 030c 	and.w	r3, r3, #12
 8004d3e:	2b08      	cmp	r3, #8
 8004d40:	d05c      	beq.n	8004dfc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d141      	bne.n	8004dce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d4a:	4b31      	ldr	r3, [pc, #196]	@ (8004e10 <HAL_RCC_OscConfig+0x478>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d50:	f7fd fedc 	bl	8002b0c <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d58:	f7fd fed8 	bl	8002b0c <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e087      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d6a:	4b27      	ldr	r3, [pc, #156]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1f0      	bne.n	8004d58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69da      	ldr	r2, [r3, #28]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	019b      	lsls	r3, r3, #6
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d8c:	085b      	lsrs	r3, r3, #1
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	041b      	lsls	r3, r3, #16
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d98:	061b      	lsls	r3, r3, #24
 8004d9a:	491b      	ldr	r1, [pc, #108]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004da0:	4b1b      	ldr	r3, [pc, #108]	@ (8004e10 <HAL_RCC_OscConfig+0x478>)
 8004da2:	2201      	movs	r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da6:	f7fd feb1 	bl	8002b0c <HAL_GetTick>
 8004daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dac:	e008      	b.n	8004dc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dae:	f7fd fead 	bl	8002b0c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d901      	bls.n	8004dc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e05c      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dc0:	4b11      	ldr	r3, [pc, #68]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0f0      	beq.n	8004dae <HAL_RCC_OscConfig+0x416>
 8004dcc:	e054      	b.n	8004e78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dce:	4b10      	ldr	r3, [pc, #64]	@ (8004e10 <HAL_RCC_OscConfig+0x478>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fd fe9a 	bl	8002b0c <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ddc:	f7fd fe96 	bl	8002b0c <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e045      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dee:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <HAL_RCC_OscConfig+0x470>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x444>
 8004dfa:	e03d      	b.n	8004e78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d107      	bne.n	8004e14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e038      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
 8004e08:	40023800 	.word	0x40023800
 8004e0c:	40007000 	.word	0x40007000
 8004e10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e14:	4b1b      	ldr	r3, [pc, #108]	@ (8004e84 <HAL_RCC_OscConfig+0x4ec>)
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d028      	beq.n	8004e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d121      	bne.n	8004e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d11a      	bne.n	8004e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e44:	4013      	ands	r3, r2
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d111      	bne.n	8004e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5a:	085b      	lsrs	r3, r3, #1
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d107      	bne.n	8004e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d001      	beq.n	8004e78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e000      	b.n	8004e7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800

08004e88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e0cc      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e9c:	4b68      	ldr	r3, [pc, #416]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 030f 	and.w	r3, r3, #15
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d90c      	bls.n	8004ec4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eaa:	4b65      	ldr	r3, [pc, #404]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	b2d2      	uxtb	r2, r2
 8004eb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb2:	4b63      	ldr	r3, [pc, #396]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d001      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e0b8      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d020      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004edc:	4b59      	ldr	r3, [pc, #356]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4a58      	ldr	r2, [pc, #352]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ee6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d005      	beq.n	8004f00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ef4:	4b53      	ldr	r3, [pc, #332]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	4a52      	ldr	r2, [pc, #328]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004efa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004efe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f00:	4b50      	ldr	r3, [pc, #320]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	494d      	ldr	r1, [pc, #308]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d044      	beq.n	8004fa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d107      	bne.n	8004f36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f26:	4b47      	ldr	r3, [pc, #284]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d119      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e07f      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d003      	beq.n	8004f46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f42:	2b03      	cmp	r3, #3
 8004f44:	d107      	bne.n	8004f56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f46:	4b3f      	ldr	r3, [pc, #252]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d109      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e06f      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f56:	4b3b      	ldr	r3, [pc, #236]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e067      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f66:	4b37      	ldr	r3, [pc, #220]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f023 0203 	bic.w	r2, r3, #3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	4934      	ldr	r1, [pc, #208]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f78:	f7fd fdc8 	bl	8002b0c <HAL_GetTick>
 8004f7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f7e:	e00a      	b.n	8004f96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f80:	f7fd fdc4 	bl	8002b0c <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e04f      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f96:	4b2b      	ldr	r3, [pc, #172]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 020c 	and.w	r2, r3, #12
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d1eb      	bne.n	8004f80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fa8:	4b25      	ldr	r3, [pc, #148]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 030f 	and.w	r3, r3, #15
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d20c      	bcs.n	8004fd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fb6:	4b22      	ldr	r3, [pc, #136]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fbe:	4b20      	ldr	r3, [pc, #128]	@ (8005040 <HAL_RCC_ClockConfig+0x1b8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 030f 	and.w	r3, r3, #15
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d001      	beq.n	8004fd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e032      	b.n	8005036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d008      	beq.n	8004fee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fdc:	4b19      	ldr	r3, [pc, #100]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	4916      	ldr	r1, [pc, #88]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0308 	and.w	r3, r3, #8
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d009      	beq.n	800500e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ffa:	4b12      	ldr	r3, [pc, #72]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	490e      	ldr	r1, [pc, #56]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 800500a:	4313      	orrs	r3, r2
 800500c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800500e:	f000 f821 	bl	8005054 <HAL_RCC_GetSysClockFreq>
 8005012:	4602      	mov	r2, r0
 8005014:	4b0b      	ldr	r3, [pc, #44]	@ (8005044 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	091b      	lsrs	r3, r3, #4
 800501a:	f003 030f 	and.w	r3, r3, #15
 800501e:	490a      	ldr	r1, [pc, #40]	@ (8005048 <HAL_RCC_ClockConfig+0x1c0>)
 8005020:	5ccb      	ldrb	r3, [r1, r3]
 8005022:	fa22 f303 	lsr.w	r3, r2, r3
 8005026:	4a09      	ldr	r2, [pc, #36]	@ (800504c <HAL_RCC_ClockConfig+0x1c4>)
 8005028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800502a:	4b09      	ldr	r3, [pc, #36]	@ (8005050 <HAL_RCC_ClockConfig+0x1c8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4618      	mov	r0, r3
 8005030:	f7fd fd28 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40023c00 	.word	0x40023c00
 8005044:	40023800 	.word	0x40023800
 8005048:	08007d20 	.word	0x08007d20
 800504c:	20000014 	.word	0x20000014
 8005050:	20000018 	.word	0x20000018

08005054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005058:	b094      	sub	sp, #80	@ 0x50
 800505a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800505c:	2300      	movs	r3, #0
 800505e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005060:	2300      	movs	r3, #0
 8005062:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005068:	2300      	movs	r3, #0
 800506a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800506c:	4b79      	ldr	r3, [pc, #484]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f003 030c 	and.w	r3, r3, #12
 8005074:	2b08      	cmp	r3, #8
 8005076:	d00d      	beq.n	8005094 <HAL_RCC_GetSysClockFreq+0x40>
 8005078:	2b08      	cmp	r3, #8
 800507a:	f200 80e1 	bhi.w	8005240 <HAL_RCC_GetSysClockFreq+0x1ec>
 800507e:	2b00      	cmp	r3, #0
 8005080:	d002      	beq.n	8005088 <HAL_RCC_GetSysClockFreq+0x34>
 8005082:	2b04      	cmp	r3, #4
 8005084:	d003      	beq.n	800508e <HAL_RCC_GetSysClockFreq+0x3a>
 8005086:	e0db      	b.n	8005240 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005088:	4b73      	ldr	r3, [pc, #460]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x204>)
 800508a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800508c:	e0db      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800508e:	4b73      	ldr	r3, [pc, #460]	@ (800525c <HAL_RCC_GetSysClockFreq+0x208>)
 8005090:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005092:	e0d8      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005094:	4b6f      	ldr	r3, [pc, #444]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800509c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800509e:	4b6d      	ldr	r3, [pc, #436]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d063      	beq.n	8005172 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050aa:	4b6a      	ldr	r3, [pc, #424]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	099b      	lsrs	r3, r3, #6
 80050b0:	2200      	movs	r2, #0
 80050b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80050be:	2300      	movs	r3, #0
 80050c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80050c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80050c6:	4622      	mov	r2, r4
 80050c8:	462b      	mov	r3, r5
 80050ca:	f04f 0000 	mov.w	r0, #0
 80050ce:	f04f 0100 	mov.w	r1, #0
 80050d2:	0159      	lsls	r1, r3, #5
 80050d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050d8:	0150      	lsls	r0, r2, #5
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	4621      	mov	r1, r4
 80050e0:	1a51      	subs	r1, r2, r1
 80050e2:	6139      	str	r1, [r7, #16]
 80050e4:	4629      	mov	r1, r5
 80050e6:	eb63 0301 	sbc.w	r3, r3, r1
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	f04f 0300 	mov.w	r3, #0
 80050f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050f8:	4659      	mov	r1, fp
 80050fa:	018b      	lsls	r3, r1, #6
 80050fc:	4651      	mov	r1, sl
 80050fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005102:	4651      	mov	r1, sl
 8005104:	018a      	lsls	r2, r1, #6
 8005106:	4651      	mov	r1, sl
 8005108:	ebb2 0801 	subs.w	r8, r2, r1
 800510c:	4659      	mov	r1, fp
 800510e:	eb63 0901 	sbc.w	r9, r3, r1
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800511e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005126:	4690      	mov	r8, r2
 8005128:	4699      	mov	r9, r3
 800512a:	4623      	mov	r3, r4
 800512c:	eb18 0303 	adds.w	r3, r8, r3
 8005130:	60bb      	str	r3, [r7, #8]
 8005132:	462b      	mov	r3, r5
 8005134:	eb49 0303 	adc.w	r3, r9, r3
 8005138:	60fb      	str	r3, [r7, #12]
 800513a:	f04f 0200 	mov.w	r2, #0
 800513e:	f04f 0300 	mov.w	r3, #0
 8005142:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005146:	4629      	mov	r1, r5
 8005148:	024b      	lsls	r3, r1, #9
 800514a:	4621      	mov	r1, r4
 800514c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005150:	4621      	mov	r1, r4
 8005152:	024a      	lsls	r2, r1, #9
 8005154:	4610      	mov	r0, r2
 8005156:	4619      	mov	r1, r3
 8005158:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800515a:	2200      	movs	r2, #0
 800515c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800515e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005160:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005164:	f7fb f894 	bl	8000290 <__aeabi_uldivmod>
 8005168:	4602      	mov	r2, r0
 800516a:	460b      	mov	r3, r1
 800516c:	4613      	mov	r3, r2
 800516e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005170:	e058      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005172:	4b38      	ldr	r3, [pc, #224]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	099b      	lsrs	r3, r3, #6
 8005178:	2200      	movs	r2, #0
 800517a:	4618      	mov	r0, r3
 800517c:	4611      	mov	r1, r2
 800517e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005182:	623b      	str	r3, [r7, #32]
 8005184:	2300      	movs	r3, #0
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
 8005188:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800518c:	4642      	mov	r2, r8
 800518e:	464b      	mov	r3, r9
 8005190:	f04f 0000 	mov.w	r0, #0
 8005194:	f04f 0100 	mov.w	r1, #0
 8005198:	0159      	lsls	r1, r3, #5
 800519a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800519e:	0150      	lsls	r0, r2, #5
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4641      	mov	r1, r8
 80051a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80051aa:	4649      	mov	r1, r9
 80051ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	f04f 0300 	mov.w	r3, #0
 80051b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80051bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80051c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80051c4:	ebb2 040a 	subs.w	r4, r2, sl
 80051c8:	eb63 050b 	sbc.w	r5, r3, fp
 80051cc:	f04f 0200 	mov.w	r2, #0
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	00eb      	lsls	r3, r5, #3
 80051d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051da:	00e2      	lsls	r2, r4, #3
 80051dc:	4614      	mov	r4, r2
 80051de:	461d      	mov	r5, r3
 80051e0:	4643      	mov	r3, r8
 80051e2:	18e3      	adds	r3, r4, r3
 80051e4:	603b      	str	r3, [r7, #0]
 80051e6:	464b      	mov	r3, r9
 80051e8:	eb45 0303 	adc.w	r3, r5, r3
 80051ec:	607b      	str	r3, [r7, #4]
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051fa:	4629      	mov	r1, r5
 80051fc:	028b      	lsls	r3, r1, #10
 80051fe:	4621      	mov	r1, r4
 8005200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005204:	4621      	mov	r1, r4
 8005206:	028a      	lsls	r2, r1, #10
 8005208:	4610      	mov	r0, r2
 800520a:	4619      	mov	r1, r3
 800520c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800520e:	2200      	movs	r2, #0
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	61fa      	str	r2, [r7, #28]
 8005214:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005218:	f7fb f83a 	bl	8000290 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005224:	4b0b      	ldr	r3, [pc, #44]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x200>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	3301      	adds	r3, #1
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005234:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005236:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005238:	fbb2 f3f3 	udiv	r3, r2, r3
 800523c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800523e:	e002      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005240:	4b05      	ldr	r3, [pc, #20]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x204>)
 8005242:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005244:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005246:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005248:	4618      	mov	r0, r3
 800524a:	3750      	adds	r7, #80	@ 0x50
 800524c:	46bd      	mov	sp, r7
 800524e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005252:	bf00      	nop
 8005254:	40023800 	.word	0x40023800
 8005258:	00f42400 	.word	0x00f42400
 800525c:	007a1200 	.word	0x007a1200

08005260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005264:	4b03      	ldr	r3, [pc, #12]	@ (8005274 <HAL_RCC_GetHCLKFreq+0x14>)
 8005266:	681b      	ldr	r3, [r3, #0]
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	20000014 	.word	0x20000014

08005278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800527c:	f7ff fff0 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 8005280:	4602      	mov	r2, r0
 8005282:	4b05      	ldr	r3, [pc, #20]	@ (8005298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	0a9b      	lsrs	r3, r3, #10
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	4903      	ldr	r1, [pc, #12]	@ (800529c <HAL_RCC_GetPCLK1Freq+0x24>)
 800528e:	5ccb      	ldrb	r3, [r1, r3]
 8005290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005294:	4618      	mov	r0, r3
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40023800 	.word	0x40023800
 800529c:	08007d30 	.word	0x08007d30

080052a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052a8:	2300      	movs	r3, #0
 80052aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10b      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d105      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d075      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052d4:	4b91      	ldr	r3, [pc, #580]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052da:	f7fd fc17 	bl	8002b0c <HAL_GetTick>
 80052de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052e0:	e008      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052e2:	f7fd fc13 	bl	8002b0c <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d901      	bls.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e189      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052f4:	4b8a      	ldr	r3, [pc, #552]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1f0      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d009      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	019a      	lsls	r2, r3, #6
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	071b      	lsls	r3, r3, #28
 8005318:	4981      	ldr	r1, [pc, #516]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d01f      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800532c:	4b7c      	ldr	r3, [pc, #496]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800532e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005332:	0f1b      	lsrs	r3, r3, #28
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	019a      	lsls	r2, r3, #6
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	061b      	lsls	r3, r3, #24
 8005346:	431a      	orrs	r2, r3
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	071b      	lsls	r3, r3, #28
 800534c:	4974      	ldr	r1, [pc, #464]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800534e:	4313      	orrs	r3, r2
 8005350:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005354:	4b72      	ldr	r3, [pc, #456]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800535a:	f023 021f 	bic.w	r2, r3, #31
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	3b01      	subs	r3, #1
 8005364:	496e      	ldr	r1, [pc, #440]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005366:	4313      	orrs	r3, r2
 8005368:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00d      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	019a      	lsls	r2, r3, #6
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	061b      	lsls	r3, r3, #24
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	071b      	lsls	r3, r3, #28
 800538c:	4964      	ldr	r1, [pc, #400]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800538e:	4313      	orrs	r3, r2
 8005390:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005394:	4b61      	ldr	r3, [pc, #388]	@ (800551c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005396:	2201      	movs	r2, #1
 8005398:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800539a:	f7fd fbb7 	bl	8002b0c <HAL_GetTick>
 800539e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053a0:	e008      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053a2:	f7fd fbb3 	bl	8002b0c <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d901      	bls.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e129      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053b4:	4b5a      	ldr	r3, [pc, #360]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d0f0      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d105      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d079      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053d8:	4b52      	ldr	r3, [pc, #328]	@ (8005524 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80053de:	f7fd fb95 	bl	8002b0c <HAL_GetTick>
 80053e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053e4:	e008      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053e6:	f7fd fb91 	bl	8002b0c <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e107      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053f8:	4b49      	ldr	r3, [pc, #292]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005404:	d0ef      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0304 	and.w	r3, r3, #4
 800540e:	2b00      	cmp	r3, #0
 8005410:	d020      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005412:	4b43      	ldr	r3, [pc, #268]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	0f1b      	lsrs	r3, r3, #28
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	019a      	lsls	r2, r3, #6
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	061b      	lsls	r3, r3, #24
 800542c:	431a      	orrs	r2, r3
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	071b      	lsls	r3, r3, #28
 8005432:	493b      	ldr	r1, [pc, #236]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005434:	4313      	orrs	r3, r2
 8005436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800543a:	4b39      	ldr	r3, [pc, #228]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800543c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005440:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	3b01      	subs	r3, #1
 800544a:	021b      	lsls	r3, r3, #8
 800544c:	4934      	ldr	r1, [pc, #208]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0308 	and.w	r3, r3, #8
 800545c:	2b00      	cmp	r3, #0
 800545e:	d01e      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005460:	4b2f      	ldr	r3, [pc, #188]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005466:	0e1b      	lsrs	r3, r3, #24
 8005468:	f003 030f 	and.w	r3, r3, #15
 800546c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	019a      	lsls	r2, r3, #6
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	061b      	lsls	r3, r3, #24
 8005478:	431a      	orrs	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	071b      	lsls	r3, r3, #28
 8005480:	4927      	ldr	r1, [pc, #156]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005482:	4313      	orrs	r3, r2
 8005484:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005488:	4b25      	ldr	r3, [pc, #148]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800548a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800548e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	4922      	ldr	r1, [pc, #136]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005498:	4313      	orrs	r3, r2
 800549a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800549e:	4b21      	ldr	r3, [pc, #132]	@ (8005524 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80054a0:	2201      	movs	r2, #1
 80054a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054a4:	f7fd fb32 	bl	8002b0c <HAL_GetTick>
 80054a8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054aa:	e008      	b.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054ac:	f7fd fb2e 	bl	8002b0c <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e0a4      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054be:	4b18      	ldr	r3, [pc, #96]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054ca:	d1ef      	bne.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0320 	and.w	r3, r3, #32
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 808b 	beq.w	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	4b10      	ldr	r3, [pc, #64]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	4a0f      	ldr	r2, [pc, #60]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80054ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005520 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80054f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a0b      	ldr	r2, [pc, #44]	@ (8005528 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80054fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005500:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005502:	f7fd fb03 	bl	8002b0c <HAL_GetTick>
 8005506:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005508:	e010      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800550a:	f7fd faff 	bl	8002b0c <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d909      	bls.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e075      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800551c:	42470068 	.word	0x42470068
 8005520:	40023800 	.word	0x40023800
 8005524:	42470070 	.word	0x42470070
 8005528:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800552c:	4b38      	ldr	r3, [pc, #224]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0e8      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005538:	4b36      	ldr	r3, [pc, #216]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800553a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800553c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005540:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d02f      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	429a      	cmp	r2, r3
 8005554:	d028      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005556:	4b2f      	ldr	r3, [pc, #188]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800555a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800555e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005560:	4b2d      	ldr	r3, [pc, #180]	@ (8005618 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005562:	2201      	movs	r2, #1
 8005564:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005566:	4b2c      	ldr	r3, [pc, #176]	@ (8005618 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005568:	2200      	movs	r2, #0
 800556a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800556c:	4a29      	ldr	r2, [pc, #164]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005572:	4b28      	ldr	r3, [pc, #160]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b01      	cmp	r3, #1
 800557c:	d114      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800557e:	f7fd fac5 	bl	8002b0c <HAL_GetTick>
 8005582:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005584:	e00a      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005586:	f7fd fac1 	bl	8002b0c <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005594:	4293      	cmp	r3, r2
 8005596:	d901      	bls.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e035      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800559c:	4b1d      	ldr	r3, [pc, #116]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800559e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0ee      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055b4:	d10d      	bne.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80055b6:	4b17      	ldr	r3, [pc, #92]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80055c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ca:	4912      	ldr	r1, [pc, #72]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	608b      	str	r3, [r1, #8]
 80055d0:	e005      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80055d2:	4b10      	ldr	r3, [pc, #64]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	4a0f      	ldr	r2, [pc, #60]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055d8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80055dc:	6093      	str	r3, [r2, #8]
 80055de:	4b0d      	ldr	r3, [pc, #52]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055e0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055ea:	490a      	ldr	r1, [pc, #40]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0310 	and.w	r3, r3, #16
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d004      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005602:	4b06      	ldr	r3, [pc, #24]	@ (800561c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005604:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3718      	adds	r7, #24
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40007000 	.word	0x40007000
 8005614:	40023800 	.word	0x40023800
 8005618:	42470e40 	.word	0x42470e40
 800561c:	424711e0 	.word	0x424711e0

08005620 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e01c      	b.n	800566c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	795b      	ldrb	r3, [r3, #5]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b00      	cmp	r3, #0
 800563a:	d105      	bne.n	8005648 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fc fd62 	bl	800210c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f042 0204 	orr.w	r2, r2, #4
 800565c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e07b      	b.n	800577e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568a:	2b00      	cmp	r3, #0
 800568c:	d108      	bne.n	80056a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005696:	d009      	beq.n	80056ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	61da      	str	r2, [r3, #28]
 800569e:	e005      	b.n	80056ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d106      	bne.n	80056cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f7fc fd42 	bl	8002150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	431a      	orrs	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800571c:	431a      	orrs	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005730:	ea42 0103 	orr.w	r1, r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005738:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	0c1b      	lsrs	r3, r3, #16
 800574a:	f003 0104 	and.w	r1, r3, #4
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005752:	f003 0210 	and.w	r2, r3, #16
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	69da      	ldr	r2, [r3, #28]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800576c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b082      	sub	sp, #8
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e01a      	b.n	80057ce <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2202      	movs	r2, #2
 800579c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057ae:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f7fc fd15 	bl	80021e0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b088      	sub	sp, #32
 80057da:	af00      	add	r7, sp, #0
 80057dc:	60f8      	str	r0, [r7, #12]
 80057de:	60b9      	str	r1, [r7, #8]
 80057e0:	603b      	str	r3, [r7, #0]
 80057e2:	4613      	mov	r3, r2
 80057e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057e6:	f7fd f991 	bl	8002b0c <HAL_GetTick>
 80057ea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80057ec:	88fb      	ldrh	r3, [r7, #6]
 80057ee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d001      	beq.n	8005800 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80057fc:	2302      	movs	r3, #2
 80057fe:	e12a      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_SPI_Transmit+0x36>
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e122      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005816:	2b01      	cmp	r3, #1
 8005818:	d101      	bne.n	800581e <HAL_SPI_Transmit+0x48>
 800581a:	2302      	movs	r3, #2
 800581c:	e11b      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2203      	movs	r2, #3
 800582a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	88fa      	ldrh	r2, [r7, #6]
 800583e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	88fa      	ldrh	r2, [r7, #6]
 8005844:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800586c:	d10f      	bne.n	800588e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800587c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800588c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005898:	2b40      	cmp	r3, #64	@ 0x40
 800589a:	d007      	beq.n	80058ac <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058b4:	d152      	bne.n	800595c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <HAL_SPI_Transmit+0xee>
 80058be:	8b7b      	ldrh	r3, [r7, #26]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d145      	bne.n	8005950 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c8:	881a      	ldrh	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d4:	1c9a      	adds	r2, r3, #2
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058de:	b29b      	uxth	r3, r3
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058e8:	e032      	b.n	8005950 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d112      	bne.n	800591e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fc:	881a      	ldrh	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005908:	1c9a      	adds	r2, r3, #2
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005912:	b29b      	uxth	r3, r3
 8005914:	3b01      	subs	r3, #1
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800591c:	e018      	b.n	8005950 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800591e:	f7fd f8f5 	bl	8002b0c <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	429a      	cmp	r2, r3
 800592c:	d803      	bhi.n	8005936 <HAL_SPI_Transmit+0x160>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005934:	d102      	bne.n	800593c <HAL_SPI_Transmit+0x166>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d109      	bne.n	8005950 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e082      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005954:	b29b      	uxth	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1c7      	bne.n	80058ea <HAL_SPI_Transmit+0x114>
 800595a:	e053      	b.n	8005a04 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <HAL_SPI_Transmit+0x194>
 8005964:	8b7b      	ldrh	r3, [r7, #26]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d147      	bne.n	80059fa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	7812      	ldrb	r2, [r2, #0]
 8005976:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597c:	1c5a      	adds	r2, r3, #1
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005990:	e033      	b.n	80059fa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b02      	cmp	r3, #2
 800599e:	d113      	bne.n	80059c8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	330c      	adds	r3, #12
 80059aa:	7812      	ldrb	r2, [r2, #0]
 80059ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b2:	1c5a      	adds	r2, r3, #1
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059bc:	b29b      	uxth	r3, r3
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80059c6:	e018      	b.n	80059fa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059c8:	f7fd f8a0 	bl	8002b0c <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d803      	bhi.n	80059e0 <HAL_SPI_Transmit+0x20a>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059de:	d102      	bne.n	80059e6 <HAL_SPI_Transmit+0x210>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d109      	bne.n	80059fa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e02d      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1c6      	bne.n	8005992 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a04:	69fa      	ldr	r2, [r7, #28]
 8005a06:	6839      	ldr	r1, [r7, #0]
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 f8bf 	bl	8005b8c <SPI_EndRxTxTransaction>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d002      	beq.n	8005a1a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2220      	movs	r2, #32
 8005a18:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10a      	bne.n	8005a38 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a22:	2300      	movs	r3, #0
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005a54:	2300      	movs	r3, #0
  }
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3720      	adds	r7, #32
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b083      	sub	sp, #12
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a6c:	b2db      	uxtb	r3, r3
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	370c      	adds	r7, #12
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
	...

08005a7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b088      	sub	sp, #32
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a8c:	f7fd f83e 	bl	8002b0c <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a94:	1a9b      	subs	r3, r3, r2
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	4413      	add	r3, r2
 8005a9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a9c:	f7fd f836 	bl	8002b0c <HAL_GetTick>
 8005aa0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aa2:	4b39      	ldr	r3, [pc, #228]	@ (8005b88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	015b      	lsls	r3, r3, #5
 8005aa8:	0d1b      	lsrs	r3, r3, #20
 8005aaa:	69fa      	ldr	r2, [r7, #28]
 8005aac:	fb02 f303 	mul.w	r3, r2, r3
 8005ab0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ab2:	e054      	b.n	8005b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aba:	d050      	beq.n	8005b5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005abc:	f7fd f826 	bl	8002b0c <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	69fa      	ldr	r2, [r7, #28]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d902      	bls.n	8005ad2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d13d      	bne.n	8005b4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aea:	d111      	bne.n	8005b10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af4:	d004      	beq.n	8005b00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afe:	d107      	bne.n	8005b10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b18:	d10f      	bne.n	8005b3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e017      	b.n	8005b7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	4013      	ands	r3, r2
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	bf0c      	ite	eq
 8005b6e:	2301      	moveq	r3, #1
 8005b70:	2300      	movne	r3, #0
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	461a      	mov	r2, r3
 8005b76:	79fb      	ldrb	r3, [r7, #7]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d19b      	bne.n	8005ab4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3720      	adds	r7, #32
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	20000014 	.word	0x20000014

08005b8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	2102      	movs	r1, #2
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f7ff ff6a 	bl	8005a7c <SPI_WaitFlagStateUntilTimeout>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb2:	f043 0220 	orr.w	r2, r3, #32
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e032      	b.n	8005c24 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8005c2c <SPI_EndRxTxTransaction+0xa0>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c30 <SPI_EndRxTxTransaction+0xa4>)
 8005bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc8:	0d5b      	lsrs	r3, r3, #21
 8005bca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005bce:	fb02 f303 	mul.w	r3, r2, r3
 8005bd2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bdc:	d112      	bne.n	8005c04 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2180      	movs	r1, #128	@ 0x80
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f7ff ff47 	bl	8005a7c <SPI_WaitFlagStateUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d016      	beq.n	8005c22 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bf8:	f043 0220 	orr.w	r2, r3, #32
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e00f      	b.n	8005c24 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c1a:	2b80      	cmp	r3, #128	@ 0x80
 8005c1c:	d0f2      	beq.n	8005c04 <SPI_EndRxTxTransaction+0x78>
 8005c1e:	e000      	b.n	8005c22 <SPI_EndRxTxTransaction+0x96>
        break;
 8005c20:	bf00      	nop
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	20000014 	.word	0x20000014
 8005c30:	165e9f81 	.word	0x165e9f81

08005c34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e041      	b.n	8005cca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d106      	bne.n	8005c60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fc fade 	bl	800221c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	3304      	adds	r3, #4
 8005c70:	4619      	mov	r1, r3
 8005c72:	4610      	mov	r0, r2
 8005c74:	f000 f8f4 	bl	8005e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3708      	adds	r7, #8
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_TIM_ConfigClockSource+0x1c>
 8005cea:	2302      	movs	r3, #2
 8005cec:	e0b4      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x186>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d0c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d14:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d26:	d03e      	beq.n	8005da6 <HAL_TIM_ConfigClockSource+0xd4>
 8005d28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d2c:	f200 8087 	bhi.w	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d34:	f000 8086 	beq.w	8005e44 <HAL_TIM_ConfigClockSource+0x172>
 8005d38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d3c:	d87f      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d3e:	2b70      	cmp	r3, #112	@ 0x70
 8005d40:	d01a      	beq.n	8005d78 <HAL_TIM_ConfigClockSource+0xa6>
 8005d42:	2b70      	cmp	r3, #112	@ 0x70
 8005d44:	d87b      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d46:	2b60      	cmp	r3, #96	@ 0x60
 8005d48:	d050      	beq.n	8005dec <HAL_TIM_ConfigClockSource+0x11a>
 8005d4a:	2b60      	cmp	r3, #96	@ 0x60
 8005d4c:	d877      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d4e:	2b50      	cmp	r3, #80	@ 0x50
 8005d50:	d03c      	beq.n	8005dcc <HAL_TIM_ConfigClockSource+0xfa>
 8005d52:	2b50      	cmp	r3, #80	@ 0x50
 8005d54:	d873      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d56:	2b40      	cmp	r3, #64	@ 0x40
 8005d58:	d058      	beq.n	8005e0c <HAL_TIM_ConfigClockSource+0x13a>
 8005d5a:	2b40      	cmp	r3, #64	@ 0x40
 8005d5c:	d86f      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d5e:	2b30      	cmp	r3, #48	@ 0x30
 8005d60:	d064      	beq.n	8005e2c <HAL_TIM_ConfigClockSource+0x15a>
 8005d62:	2b30      	cmp	r3, #48	@ 0x30
 8005d64:	d86b      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d060      	beq.n	8005e2c <HAL_TIM_ConfigClockSource+0x15a>
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d867      	bhi.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d05c      	beq.n	8005e2c <HAL_TIM_ConfigClockSource+0x15a>
 8005d72:	2b10      	cmp	r3, #16
 8005d74:	d05a      	beq.n	8005e2c <HAL_TIM_ConfigClockSource+0x15a>
 8005d76:	e062      	b.n	8005e3e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d88:	f000 f990 	bl	80060ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d9a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	609a      	str	r2, [r3, #8]
      break;
 8005da4:	e04f      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005db6:	f000 f979 	bl	80060ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	689a      	ldr	r2, [r3, #8]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dc8:	609a      	str	r2, [r3, #8]
      break;
 8005dca:	e03c      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd8:	461a      	mov	r2, r3
 8005dda:	f000 f8ed 	bl	8005fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2150      	movs	r1, #80	@ 0x50
 8005de4:	4618      	mov	r0, r3
 8005de6:	f000 f946 	bl	8006076 <TIM_ITRx_SetConfig>
      break;
 8005dea:	e02c      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df8:	461a      	mov	r2, r3
 8005dfa:	f000 f90c 	bl	8006016 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2160      	movs	r1, #96	@ 0x60
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 f936 	bl	8006076 <TIM_ITRx_SetConfig>
      break;
 8005e0a:	e01c      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e18:	461a      	mov	r2, r3
 8005e1a:	f000 f8cd 	bl	8005fb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2140      	movs	r1, #64	@ 0x40
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 f926 	bl	8006076 <TIM_ITRx_SetConfig>
      break;
 8005e2a:	e00c      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4619      	mov	r1, r3
 8005e36:	4610      	mov	r0, r2
 8005e38:	f000 f91d 	bl	8006076 <TIM_ITRx_SetConfig>
      break;
 8005e3c:	e003      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	73fb      	strb	r3, [r7, #15]
      break;
 8005e42:	e000      	b.n	8005e46 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e44:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a46      	ldr	r2, [pc, #280]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d013      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e7e:	d00f      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4a43      	ldr	r2, [pc, #268]	@ (8005f90 <TIM_Base_SetConfig+0x130>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d00b      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a42      	ldr	r2, [pc, #264]	@ (8005f94 <TIM_Base_SetConfig+0x134>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d007      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a41      	ldr	r2, [pc, #260]	@ (8005f98 <TIM_Base_SetConfig+0x138>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d003      	beq.n	8005ea0 <TIM_Base_SetConfig+0x40>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a40      	ldr	r2, [pc, #256]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d108      	bne.n	8005eb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a35      	ldr	r2, [pc, #212]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d02b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec0:	d027      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a32      	ldr	r2, [pc, #200]	@ (8005f90 <TIM_Base_SetConfig+0x130>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d023      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a31      	ldr	r2, [pc, #196]	@ (8005f94 <TIM_Base_SetConfig+0x134>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d01f      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a30      	ldr	r2, [pc, #192]	@ (8005f98 <TIM_Base_SetConfig+0x138>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d01b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a2f      	ldr	r2, [pc, #188]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d017      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8005fa0 <TIM_Base_SetConfig+0x140>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d013      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a2d      	ldr	r2, [pc, #180]	@ (8005fa4 <TIM_Base_SetConfig+0x144>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00f      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa8 <TIM_Base_SetConfig+0x148>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d00b      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2b      	ldr	r2, [pc, #172]	@ (8005fac <TIM_Base_SetConfig+0x14c>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d007      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb0 <TIM_Base_SetConfig+0x150>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d003      	beq.n	8005f12 <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a29      	ldr	r2, [pc, #164]	@ (8005fb4 <TIM_Base_SetConfig+0x154>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d108      	bne.n	8005f24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a10      	ldr	r2, [pc, #64]	@ (8005f8c <TIM_Base_SetConfig+0x12c>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d003      	beq.n	8005f58 <TIM_Base_SetConfig+0xf8>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a12      	ldr	r2, [pc, #72]	@ (8005f9c <TIM_Base_SetConfig+0x13c>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d103      	bne.n	8005f60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d105      	bne.n	8005f7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	f023 0201 	bic.w	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	611a      	str	r2, [r3, #16]
  }
}
 8005f7e:	bf00      	nop
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	40010000 	.word	0x40010000
 8005f90:	40000400 	.word	0x40000400
 8005f94:	40000800 	.word	0x40000800
 8005f98:	40000c00 	.word	0x40000c00
 8005f9c:	40010400 	.word	0x40010400
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40014400 	.word	0x40014400
 8005fa8:	40014800 	.word	0x40014800
 8005fac:	40001800 	.word	0x40001800
 8005fb0:	40001c00 	.word	0x40001c00
 8005fb4:	40002000 	.word	0x40002000

08005fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	f023 0201 	bic.w	r2, r3, #1
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	011b      	lsls	r3, r3, #4
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	f023 030a 	bic.w	r3, r3, #10
 8005ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006016:	b480      	push	{r7}
 8006018:	b087      	sub	sp, #28
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	f023 0210 	bic.w	r2, r3, #16
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006040:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	031b      	lsls	r3, r3, #12
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006052:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	011b      	lsls	r3, r3, #4
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	621a      	str	r2, [r3, #32]
}
 800606a:	bf00      	nop
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr

08006076 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006076:	b480      	push	{r7}
 8006078:	b085      	sub	sp, #20
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800608c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800608e:	683a      	ldr	r2, [r7, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	f043 0307 	orr.w	r3, r3, #7
 8006098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	609a      	str	r2, [r3, #8]
}
 80060a0:	bf00      	nop
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	021a      	lsls	r2, r3, #8
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	609a      	str	r2, [r3, #8]
}
 80060e0:	bf00      	nop
 80060e2:	371c      	adds	r7, #28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d101      	bne.n	8006104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006100:	2302      	movs	r3, #2
 8006102:	e05a      	b.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800612a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a21      	ldr	r2, [pc, #132]	@ (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d022      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006150:	d01d      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1d      	ldr	r2, [pc, #116]	@ (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d018      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1b      	ldr	r2, [pc, #108]	@ (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d013      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a1a      	ldr	r2, [pc, #104]	@ (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a18      	ldr	r2, [pc, #96]	@ (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d009      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a17      	ldr	r2, [pc, #92]	@ (80061dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a15      	ldr	r2, [pc, #84]	@ (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d10c      	bne.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	4313      	orrs	r3, r2
 800619e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	40010000 	.word	0x40010000
 80061cc:	40000400 	.word	0x40000400
 80061d0:	40000800 	.word	0x40000800
 80061d4:	40000c00 	.word	0x40000c00
 80061d8:	40010400 	.word	0x40010400
 80061dc:	40014000 	.word	0x40014000
 80061e0:	40001800 	.word	0x40001800

080061e4 <siprintf>:
 80061e4:	b40e      	push	{r1, r2, r3}
 80061e6:	b500      	push	{lr}
 80061e8:	b09c      	sub	sp, #112	@ 0x70
 80061ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80061ec:	9002      	str	r0, [sp, #8]
 80061ee:	9006      	str	r0, [sp, #24]
 80061f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80061f4:	4809      	ldr	r0, [pc, #36]	@ (800621c <siprintf+0x38>)
 80061f6:	9107      	str	r1, [sp, #28]
 80061f8:	9104      	str	r1, [sp, #16]
 80061fa:	4909      	ldr	r1, [pc, #36]	@ (8006220 <siprintf+0x3c>)
 80061fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006200:	9105      	str	r1, [sp, #20]
 8006202:	6800      	ldr	r0, [r0, #0]
 8006204:	9301      	str	r3, [sp, #4]
 8006206:	a902      	add	r1, sp, #8
 8006208:	f000 f994 	bl	8006534 <_svfiprintf_r>
 800620c:	9b02      	ldr	r3, [sp, #8]
 800620e:	2200      	movs	r2, #0
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	b01c      	add	sp, #112	@ 0x70
 8006214:	f85d eb04 	ldr.w	lr, [sp], #4
 8006218:	b003      	add	sp, #12
 800621a:	4770      	bx	lr
 800621c:	20000020 	.word	0x20000020
 8006220:	ffff0208 	.word	0xffff0208

08006224 <memset>:
 8006224:	4402      	add	r2, r0
 8006226:	4603      	mov	r3, r0
 8006228:	4293      	cmp	r3, r2
 800622a:	d100      	bne.n	800622e <memset+0xa>
 800622c:	4770      	bx	lr
 800622e:	f803 1b01 	strb.w	r1, [r3], #1
 8006232:	e7f9      	b.n	8006228 <memset+0x4>

08006234 <__errno>:
 8006234:	4b01      	ldr	r3, [pc, #4]	@ (800623c <__errno+0x8>)
 8006236:	6818      	ldr	r0, [r3, #0]
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	20000020 	.word	0x20000020

08006240 <__libc_init_array>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	4d0d      	ldr	r5, [pc, #52]	@ (8006278 <__libc_init_array+0x38>)
 8006244:	4c0d      	ldr	r4, [pc, #52]	@ (800627c <__libc_init_array+0x3c>)
 8006246:	1b64      	subs	r4, r4, r5
 8006248:	10a4      	asrs	r4, r4, #2
 800624a:	2600      	movs	r6, #0
 800624c:	42a6      	cmp	r6, r4
 800624e:	d109      	bne.n	8006264 <__libc_init_array+0x24>
 8006250:	4d0b      	ldr	r5, [pc, #44]	@ (8006280 <__libc_init_array+0x40>)
 8006252:	4c0c      	ldr	r4, [pc, #48]	@ (8006284 <__libc_init_array+0x44>)
 8006254:	f000 fc66 	bl	8006b24 <_init>
 8006258:	1b64      	subs	r4, r4, r5
 800625a:	10a4      	asrs	r4, r4, #2
 800625c:	2600      	movs	r6, #0
 800625e:	42a6      	cmp	r6, r4
 8006260:	d105      	bne.n	800626e <__libc_init_array+0x2e>
 8006262:	bd70      	pop	{r4, r5, r6, pc}
 8006264:	f855 3b04 	ldr.w	r3, [r5], #4
 8006268:	4798      	blx	r3
 800626a:	3601      	adds	r6, #1
 800626c:	e7ee      	b.n	800624c <__libc_init_array+0xc>
 800626e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006272:	4798      	blx	r3
 8006274:	3601      	adds	r6, #1
 8006276:	e7f2      	b.n	800625e <__libc_init_array+0x1e>
 8006278:	08007d74 	.word	0x08007d74
 800627c:	08007d74 	.word	0x08007d74
 8006280:	08007d74 	.word	0x08007d74
 8006284:	08007d78 	.word	0x08007d78

08006288 <__retarget_lock_acquire_recursive>:
 8006288:	4770      	bx	lr

0800628a <__retarget_lock_release_recursive>:
 800628a:	4770      	bx	lr

0800628c <_free_r>:
 800628c:	b538      	push	{r3, r4, r5, lr}
 800628e:	4605      	mov	r5, r0
 8006290:	2900      	cmp	r1, #0
 8006292:	d041      	beq.n	8006318 <_free_r+0x8c>
 8006294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006298:	1f0c      	subs	r4, r1, #4
 800629a:	2b00      	cmp	r3, #0
 800629c:	bfb8      	it	lt
 800629e:	18e4      	addlt	r4, r4, r3
 80062a0:	f000 f8e0 	bl	8006464 <__malloc_lock>
 80062a4:	4a1d      	ldr	r2, [pc, #116]	@ (800631c <_free_r+0x90>)
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	b933      	cbnz	r3, 80062b8 <_free_r+0x2c>
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	6014      	str	r4, [r2, #0]
 80062ae:	4628      	mov	r0, r5
 80062b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062b4:	f000 b8dc 	b.w	8006470 <__malloc_unlock>
 80062b8:	42a3      	cmp	r3, r4
 80062ba:	d908      	bls.n	80062ce <_free_r+0x42>
 80062bc:	6820      	ldr	r0, [r4, #0]
 80062be:	1821      	adds	r1, r4, r0
 80062c0:	428b      	cmp	r3, r1
 80062c2:	bf01      	itttt	eq
 80062c4:	6819      	ldreq	r1, [r3, #0]
 80062c6:	685b      	ldreq	r3, [r3, #4]
 80062c8:	1809      	addeq	r1, r1, r0
 80062ca:	6021      	streq	r1, [r4, #0]
 80062cc:	e7ed      	b.n	80062aa <_free_r+0x1e>
 80062ce:	461a      	mov	r2, r3
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	b10b      	cbz	r3, 80062d8 <_free_r+0x4c>
 80062d4:	42a3      	cmp	r3, r4
 80062d6:	d9fa      	bls.n	80062ce <_free_r+0x42>
 80062d8:	6811      	ldr	r1, [r2, #0]
 80062da:	1850      	adds	r0, r2, r1
 80062dc:	42a0      	cmp	r0, r4
 80062de:	d10b      	bne.n	80062f8 <_free_r+0x6c>
 80062e0:	6820      	ldr	r0, [r4, #0]
 80062e2:	4401      	add	r1, r0
 80062e4:	1850      	adds	r0, r2, r1
 80062e6:	4283      	cmp	r3, r0
 80062e8:	6011      	str	r1, [r2, #0]
 80062ea:	d1e0      	bne.n	80062ae <_free_r+0x22>
 80062ec:	6818      	ldr	r0, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	6053      	str	r3, [r2, #4]
 80062f2:	4408      	add	r0, r1
 80062f4:	6010      	str	r0, [r2, #0]
 80062f6:	e7da      	b.n	80062ae <_free_r+0x22>
 80062f8:	d902      	bls.n	8006300 <_free_r+0x74>
 80062fa:	230c      	movs	r3, #12
 80062fc:	602b      	str	r3, [r5, #0]
 80062fe:	e7d6      	b.n	80062ae <_free_r+0x22>
 8006300:	6820      	ldr	r0, [r4, #0]
 8006302:	1821      	adds	r1, r4, r0
 8006304:	428b      	cmp	r3, r1
 8006306:	bf04      	itt	eq
 8006308:	6819      	ldreq	r1, [r3, #0]
 800630a:	685b      	ldreq	r3, [r3, #4]
 800630c:	6063      	str	r3, [r4, #4]
 800630e:	bf04      	itt	eq
 8006310:	1809      	addeq	r1, r1, r0
 8006312:	6021      	streq	r1, [r4, #0]
 8006314:	6054      	str	r4, [r2, #4]
 8006316:	e7ca      	b.n	80062ae <_free_r+0x22>
 8006318:	bd38      	pop	{r3, r4, r5, pc}
 800631a:	bf00      	nop
 800631c:	20025ddc 	.word	0x20025ddc

08006320 <sbrk_aligned>:
 8006320:	b570      	push	{r4, r5, r6, lr}
 8006322:	4e0f      	ldr	r6, [pc, #60]	@ (8006360 <sbrk_aligned+0x40>)
 8006324:	460c      	mov	r4, r1
 8006326:	6831      	ldr	r1, [r6, #0]
 8006328:	4605      	mov	r5, r0
 800632a:	b911      	cbnz	r1, 8006332 <sbrk_aligned+0x12>
 800632c:	f000 fba6 	bl	8006a7c <_sbrk_r>
 8006330:	6030      	str	r0, [r6, #0]
 8006332:	4621      	mov	r1, r4
 8006334:	4628      	mov	r0, r5
 8006336:	f000 fba1 	bl	8006a7c <_sbrk_r>
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	d103      	bne.n	8006346 <sbrk_aligned+0x26>
 800633e:	f04f 34ff 	mov.w	r4, #4294967295
 8006342:	4620      	mov	r0, r4
 8006344:	bd70      	pop	{r4, r5, r6, pc}
 8006346:	1cc4      	adds	r4, r0, #3
 8006348:	f024 0403 	bic.w	r4, r4, #3
 800634c:	42a0      	cmp	r0, r4
 800634e:	d0f8      	beq.n	8006342 <sbrk_aligned+0x22>
 8006350:	1a21      	subs	r1, r4, r0
 8006352:	4628      	mov	r0, r5
 8006354:	f000 fb92 	bl	8006a7c <_sbrk_r>
 8006358:	3001      	adds	r0, #1
 800635a:	d1f2      	bne.n	8006342 <sbrk_aligned+0x22>
 800635c:	e7ef      	b.n	800633e <sbrk_aligned+0x1e>
 800635e:	bf00      	nop
 8006360:	20025dd8 	.word	0x20025dd8

08006364 <_malloc_r>:
 8006364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006368:	1ccd      	adds	r5, r1, #3
 800636a:	f025 0503 	bic.w	r5, r5, #3
 800636e:	3508      	adds	r5, #8
 8006370:	2d0c      	cmp	r5, #12
 8006372:	bf38      	it	cc
 8006374:	250c      	movcc	r5, #12
 8006376:	2d00      	cmp	r5, #0
 8006378:	4606      	mov	r6, r0
 800637a:	db01      	blt.n	8006380 <_malloc_r+0x1c>
 800637c:	42a9      	cmp	r1, r5
 800637e:	d904      	bls.n	800638a <_malloc_r+0x26>
 8006380:	230c      	movs	r3, #12
 8006382:	6033      	str	r3, [r6, #0]
 8006384:	2000      	movs	r0, #0
 8006386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800638a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006460 <_malloc_r+0xfc>
 800638e:	f000 f869 	bl	8006464 <__malloc_lock>
 8006392:	f8d8 3000 	ldr.w	r3, [r8]
 8006396:	461c      	mov	r4, r3
 8006398:	bb44      	cbnz	r4, 80063ec <_malloc_r+0x88>
 800639a:	4629      	mov	r1, r5
 800639c:	4630      	mov	r0, r6
 800639e:	f7ff ffbf 	bl	8006320 <sbrk_aligned>
 80063a2:	1c43      	adds	r3, r0, #1
 80063a4:	4604      	mov	r4, r0
 80063a6:	d158      	bne.n	800645a <_malloc_r+0xf6>
 80063a8:	f8d8 4000 	ldr.w	r4, [r8]
 80063ac:	4627      	mov	r7, r4
 80063ae:	2f00      	cmp	r7, #0
 80063b0:	d143      	bne.n	800643a <_malloc_r+0xd6>
 80063b2:	2c00      	cmp	r4, #0
 80063b4:	d04b      	beq.n	800644e <_malloc_r+0xea>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	4639      	mov	r1, r7
 80063ba:	4630      	mov	r0, r6
 80063bc:	eb04 0903 	add.w	r9, r4, r3
 80063c0:	f000 fb5c 	bl	8006a7c <_sbrk_r>
 80063c4:	4581      	cmp	r9, r0
 80063c6:	d142      	bne.n	800644e <_malloc_r+0xea>
 80063c8:	6821      	ldr	r1, [r4, #0]
 80063ca:	1a6d      	subs	r5, r5, r1
 80063cc:	4629      	mov	r1, r5
 80063ce:	4630      	mov	r0, r6
 80063d0:	f7ff ffa6 	bl	8006320 <sbrk_aligned>
 80063d4:	3001      	adds	r0, #1
 80063d6:	d03a      	beq.n	800644e <_malloc_r+0xea>
 80063d8:	6823      	ldr	r3, [r4, #0]
 80063da:	442b      	add	r3, r5
 80063dc:	6023      	str	r3, [r4, #0]
 80063de:	f8d8 3000 	ldr.w	r3, [r8]
 80063e2:	685a      	ldr	r2, [r3, #4]
 80063e4:	bb62      	cbnz	r2, 8006440 <_malloc_r+0xdc>
 80063e6:	f8c8 7000 	str.w	r7, [r8]
 80063ea:	e00f      	b.n	800640c <_malloc_r+0xa8>
 80063ec:	6822      	ldr	r2, [r4, #0]
 80063ee:	1b52      	subs	r2, r2, r5
 80063f0:	d420      	bmi.n	8006434 <_malloc_r+0xd0>
 80063f2:	2a0b      	cmp	r2, #11
 80063f4:	d917      	bls.n	8006426 <_malloc_r+0xc2>
 80063f6:	1961      	adds	r1, r4, r5
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	6025      	str	r5, [r4, #0]
 80063fc:	bf18      	it	ne
 80063fe:	6059      	strne	r1, [r3, #4]
 8006400:	6863      	ldr	r3, [r4, #4]
 8006402:	bf08      	it	eq
 8006404:	f8c8 1000 	streq.w	r1, [r8]
 8006408:	5162      	str	r2, [r4, r5]
 800640a:	604b      	str	r3, [r1, #4]
 800640c:	4630      	mov	r0, r6
 800640e:	f000 f82f 	bl	8006470 <__malloc_unlock>
 8006412:	f104 000b 	add.w	r0, r4, #11
 8006416:	1d23      	adds	r3, r4, #4
 8006418:	f020 0007 	bic.w	r0, r0, #7
 800641c:	1ac2      	subs	r2, r0, r3
 800641e:	bf1c      	itt	ne
 8006420:	1a1b      	subne	r3, r3, r0
 8006422:	50a3      	strne	r3, [r4, r2]
 8006424:	e7af      	b.n	8006386 <_malloc_r+0x22>
 8006426:	6862      	ldr	r2, [r4, #4]
 8006428:	42a3      	cmp	r3, r4
 800642a:	bf0c      	ite	eq
 800642c:	f8c8 2000 	streq.w	r2, [r8]
 8006430:	605a      	strne	r2, [r3, #4]
 8006432:	e7eb      	b.n	800640c <_malloc_r+0xa8>
 8006434:	4623      	mov	r3, r4
 8006436:	6864      	ldr	r4, [r4, #4]
 8006438:	e7ae      	b.n	8006398 <_malloc_r+0x34>
 800643a:	463c      	mov	r4, r7
 800643c:	687f      	ldr	r7, [r7, #4]
 800643e:	e7b6      	b.n	80063ae <_malloc_r+0x4a>
 8006440:	461a      	mov	r2, r3
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	42a3      	cmp	r3, r4
 8006446:	d1fb      	bne.n	8006440 <_malloc_r+0xdc>
 8006448:	2300      	movs	r3, #0
 800644a:	6053      	str	r3, [r2, #4]
 800644c:	e7de      	b.n	800640c <_malloc_r+0xa8>
 800644e:	230c      	movs	r3, #12
 8006450:	6033      	str	r3, [r6, #0]
 8006452:	4630      	mov	r0, r6
 8006454:	f000 f80c 	bl	8006470 <__malloc_unlock>
 8006458:	e794      	b.n	8006384 <_malloc_r+0x20>
 800645a:	6005      	str	r5, [r0, #0]
 800645c:	e7d6      	b.n	800640c <_malloc_r+0xa8>
 800645e:	bf00      	nop
 8006460:	20025ddc 	.word	0x20025ddc

08006464 <__malloc_lock>:
 8006464:	4801      	ldr	r0, [pc, #4]	@ (800646c <__malloc_lock+0x8>)
 8006466:	f7ff bf0f 	b.w	8006288 <__retarget_lock_acquire_recursive>
 800646a:	bf00      	nop
 800646c:	20025dd4 	.word	0x20025dd4

08006470 <__malloc_unlock>:
 8006470:	4801      	ldr	r0, [pc, #4]	@ (8006478 <__malloc_unlock+0x8>)
 8006472:	f7ff bf0a 	b.w	800628a <__retarget_lock_release_recursive>
 8006476:	bf00      	nop
 8006478:	20025dd4 	.word	0x20025dd4

0800647c <__ssputs_r>:
 800647c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006480:	688e      	ldr	r6, [r1, #8]
 8006482:	461f      	mov	r7, r3
 8006484:	42be      	cmp	r6, r7
 8006486:	680b      	ldr	r3, [r1, #0]
 8006488:	4682      	mov	sl, r0
 800648a:	460c      	mov	r4, r1
 800648c:	4690      	mov	r8, r2
 800648e:	d82d      	bhi.n	80064ec <__ssputs_r+0x70>
 8006490:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006494:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006498:	d026      	beq.n	80064e8 <__ssputs_r+0x6c>
 800649a:	6965      	ldr	r5, [r4, #20]
 800649c:	6909      	ldr	r1, [r1, #16]
 800649e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064a2:	eba3 0901 	sub.w	r9, r3, r1
 80064a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064aa:	1c7b      	adds	r3, r7, #1
 80064ac:	444b      	add	r3, r9
 80064ae:	106d      	asrs	r5, r5, #1
 80064b0:	429d      	cmp	r5, r3
 80064b2:	bf38      	it	cc
 80064b4:	461d      	movcc	r5, r3
 80064b6:	0553      	lsls	r3, r2, #21
 80064b8:	d527      	bpl.n	800650a <__ssputs_r+0x8e>
 80064ba:	4629      	mov	r1, r5
 80064bc:	f7ff ff52 	bl	8006364 <_malloc_r>
 80064c0:	4606      	mov	r6, r0
 80064c2:	b360      	cbz	r0, 800651e <__ssputs_r+0xa2>
 80064c4:	6921      	ldr	r1, [r4, #16]
 80064c6:	464a      	mov	r2, r9
 80064c8:	f000 fae8 	bl	8006a9c <memcpy>
 80064cc:	89a3      	ldrh	r3, [r4, #12]
 80064ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80064d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d6:	81a3      	strh	r3, [r4, #12]
 80064d8:	6126      	str	r6, [r4, #16]
 80064da:	6165      	str	r5, [r4, #20]
 80064dc:	444e      	add	r6, r9
 80064de:	eba5 0509 	sub.w	r5, r5, r9
 80064e2:	6026      	str	r6, [r4, #0]
 80064e4:	60a5      	str	r5, [r4, #8]
 80064e6:	463e      	mov	r6, r7
 80064e8:	42be      	cmp	r6, r7
 80064ea:	d900      	bls.n	80064ee <__ssputs_r+0x72>
 80064ec:	463e      	mov	r6, r7
 80064ee:	6820      	ldr	r0, [r4, #0]
 80064f0:	4632      	mov	r2, r6
 80064f2:	4641      	mov	r1, r8
 80064f4:	f000 faa8 	bl	8006a48 <memmove>
 80064f8:	68a3      	ldr	r3, [r4, #8]
 80064fa:	1b9b      	subs	r3, r3, r6
 80064fc:	60a3      	str	r3, [r4, #8]
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	4433      	add	r3, r6
 8006502:	6023      	str	r3, [r4, #0]
 8006504:	2000      	movs	r0, #0
 8006506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650a:	462a      	mov	r2, r5
 800650c:	f000 fad4 	bl	8006ab8 <_realloc_r>
 8006510:	4606      	mov	r6, r0
 8006512:	2800      	cmp	r0, #0
 8006514:	d1e0      	bne.n	80064d8 <__ssputs_r+0x5c>
 8006516:	6921      	ldr	r1, [r4, #16]
 8006518:	4650      	mov	r0, sl
 800651a:	f7ff feb7 	bl	800628c <_free_r>
 800651e:	230c      	movs	r3, #12
 8006520:	f8ca 3000 	str.w	r3, [sl]
 8006524:	89a3      	ldrh	r3, [r4, #12]
 8006526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800652a:	81a3      	strh	r3, [r4, #12]
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	e7e9      	b.n	8006506 <__ssputs_r+0x8a>
	...

08006534 <_svfiprintf_r>:
 8006534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006538:	4698      	mov	r8, r3
 800653a:	898b      	ldrh	r3, [r1, #12]
 800653c:	061b      	lsls	r3, r3, #24
 800653e:	b09d      	sub	sp, #116	@ 0x74
 8006540:	4607      	mov	r7, r0
 8006542:	460d      	mov	r5, r1
 8006544:	4614      	mov	r4, r2
 8006546:	d510      	bpl.n	800656a <_svfiprintf_r+0x36>
 8006548:	690b      	ldr	r3, [r1, #16]
 800654a:	b973      	cbnz	r3, 800656a <_svfiprintf_r+0x36>
 800654c:	2140      	movs	r1, #64	@ 0x40
 800654e:	f7ff ff09 	bl	8006364 <_malloc_r>
 8006552:	6028      	str	r0, [r5, #0]
 8006554:	6128      	str	r0, [r5, #16]
 8006556:	b930      	cbnz	r0, 8006566 <_svfiprintf_r+0x32>
 8006558:	230c      	movs	r3, #12
 800655a:	603b      	str	r3, [r7, #0]
 800655c:	f04f 30ff 	mov.w	r0, #4294967295
 8006560:	b01d      	add	sp, #116	@ 0x74
 8006562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006566:	2340      	movs	r3, #64	@ 0x40
 8006568:	616b      	str	r3, [r5, #20]
 800656a:	2300      	movs	r3, #0
 800656c:	9309      	str	r3, [sp, #36]	@ 0x24
 800656e:	2320      	movs	r3, #32
 8006570:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006574:	f8cd 800c 	str.w	r8, [sp, #12]
 8006578:	2330      	movs	r3, #48	@ 0x30
 800657a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006718 <_svfiprintf_r+0x1e4>
 800657e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006582:	f04f 0901 	mov.w	r9, #1
 8006586:	4623      	mov	r3, r4
 8006588:	469a      	mov	sl, r3
 800658a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800658e:	b10a      	cbz	r2, 8006594 <_svfiprintf_r+0x60>
 8006590:	2a25      	cmp	r2, #37	@ 0x25
 8006592:	d1f9      	bne.n	8006588 <_svfiprintf_r+0x54>
 8006594:	ebba 0b04 	subs.w	fp, sl, r4
 8006598:	d00b      	beq.n	80065b2 <_svfiprintf_r+0x7e>
 800659a:	465b      	mov	r3, fp
 800659c:	4622      	mov	r2, r4
 800659e:	4629      	mov	r1, r5
 80065a0:	4638      	mov	r0, r7
 80065a2:	f7ff ff6b 	bl	800647c <__ssputs_r>
 80065a6:	3001      	adds	r0, #1
 80065a8:	f000 80a7 	beq.w	80066fa <_svfiprintf_r+0x1c6>
 80065ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065ae:	445a      	add	r2, fp
 80065b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80065b2:	f89a 3000 	ldrb.w	r3, [sl]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f000 809f 	beq.w	80066fa <_svfiprintf_r+0x1c6>
 80065bc:	2300      	movs	r3, #0
 80065be:	f04f 32ff 	mov.w	r2, #4294967295
 80065c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065c6:	f10a 0a01 	add.w	sl, sl, #1
 80065ca:	9304      	str	r3, [sp, #16]
 80065cc:	9307      	str	r3, [sp, #28]
 80065ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80065d4:	4654      	mov	r4, sl
 80065d6:	2205      	movs	r2, #5
 80065d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065dc:	484e      	ldr	r0, [pc, #312]	@ (8006718 <_svfiprintf_r+0x1e4>)
 80065de:	f7f9 fe07 	bl	80001f0 <memchr>
 80065e2:	9a04      	ldr	r2, [sp, #16]
 80065e4:	b9d8      	cbnz	r0, 800661e <_svfiprintf_r+0xea>
 80065e6:	06d0      	lsls	r0, r2, #27
 80065e8:	bf44      	itt	mi
 80065ea:	2320      	movmi	r3, #32
 80065ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065f0:	0711      	lsls	r1, r2, #28
 80065f2:	bf44      	itt	mi
 80065f4:	232b      	movmi	r3, #43	@ 0x2b
 80065f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065fa:	f89a 3000 	ldrb.w	r3, [sl]
 80065fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006600:	d015      	beq.n	800662e <_svfiprintf_r+0xfa>
 8006602:	9a07      	ldr	r2, [sp, #28]
 8006604:	4654      	mov	r4, sl
 8006606:	2000      	movs	r0, #0
 8006608:	f04f 0c0a 	mov.w	ip, #10
 800660c:	4621      	mov	r1, r4
 800660e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006612:	3b30      	subs	r3, #48	@ 0x30
 8006614:	2b09      	cmp	r3, #9
 8006616:	d94b      	bls.n	80066b0 <_svfiprintf_r+0x17c>
 8006618:	b1b0      	cbz	r0, 8006648 <_svfiprintf_r+0x114>
 800661a:	9207      	str	r2, [sp, #28]
 800661c:	e014      	b.n	8006648 <_svfiprintf_r+0x114>
 800661e:	eba0 0308 	sub.w	r3, r0, r8
 8006622:	fa09 f303 	lsl.w	r3, r9, r3
 8006626:	4313      	orrs	r3, r2
 8006628:	9304      	str	r3, [sp, #16]
 800662a:	46a2      	mov	sl, r4
 800662c:	e7d2      	b.n	80065d4 <_svfiprintf_r+0xa0>
 800662e:	9b03      	ldr	r3, [sp, #12]
 8006630:	1d19      	adds	r1, r3, #4
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	9103      	str	r1, [sp, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	bfbb      	ittet	lt
 800663a:	425b      	neglt	r3, r3
 800663c:	f042 0202 	orrlt.w	r2, r2, #2
 8006640:	9307      	strge	r3, [sp, #28]
 8006642:	9307      	strlt	r3, [sp, #28]
 8006644:	bfb8      	it	lt
 8006646:	9204      	strlt	r2, [sp, #16]
 8006648:	7823      	ldrb	r3, [r4, #0]
 800664a:	2b2e      	cmp	r3, #46	@ 0x2e
 800664c:	d10a      	bne.n	8006664 <_svfiprintf_r+0x130>
 800664e:	7863      	ldrb	r3, [r4, #1]
 8006650:	2b2a      	cmp	r3, #42	@ 0x2a
 8006652:	d132      	bne.n	80066ba <_svfiprintf_r+0x186>
 8006654:	9b03      	ldr	r3, [sp, #12]
 8006656:	1d1a      	adds	r2, r3, #4
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	9203      	str	r2, [sp, #12]
 800665c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006660:	3402      	adds	r4, #2
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006728 <_svfiprintf_r+0x1f4>
 8006668:	7821      	ldrb	r1, [r4, #0]
 800666a:	2203      	movs	r2, #3
 800666c:	4650      	mov	r0, sl
 800666e:	f7f9 fdbf 	bl	80001f0 <memchr>
 8006672:	b138      	cbz	r0, 8006684 <_svfiprintf_r+0x150>
 8006674:	9b04      	ldr	r3, [sp, #16]
 8006676:	eba0 000a 	sub.w	r0, r0, sl
 800667a:	2240      	movs	r2, #64	@ 0x40
 800667c:	4082      	lsls	r2, r0
 800667e:	4313      	orrs	r3, r2
 8006680:	3401      	adds	r4, #1
 8006682:	9304      	str	r3, [sp, #16]
 8006684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006688:	4824      	ldr	r0, [pc, #144]	@ (800671c <_svfiprintf_r+0x1e8>)
 800668a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800668e:	2206      	movs	r2, #6
 8006690:	f7f9 fdae 	bl	80001f0 <memchr>
 8006694:	2800      	cmp	r0, #0
 8006696:	d036      	beq.n	8006706 <_svfiprintf_r+0x1d2>
 8006698:	4b21      	ldr	r3, [pc, #132]	@ (8006720 <_svfiprintf_r+0x1ec>)
 800669a:	bb1b      	cbnz	r3, 80066e4 <_svfiprintf_r+0x1b0>
 800669c:	9b03      	ldr	r3, [sp, #12]
 800669e:	3307      	adds	r3, #7
 80066a0:	f023 0307 	bic.w	r3, r3, #7
 80066a4:	3308      	adds	r3, #8
 80066a6:	9303      	str	r3, [sp, #12]
 80066a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066aa:	4433      	add	r3, r6
 80066ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ae:	e76a      	b.n	8006586 <_svfiprintf_r+0x52>
 80066b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80066b4:	460c      	mov	r4, r1
 80066b6:	2001      	movs	r0, #1
 80066b8:	e7a8      	b.n	800660c <_svfiprintf_r+0xd8>
 80066ba:	2300      	movs	r3, #0
 80066bc:	3401      	adds	r4, #1
 80066be:	9305      	str	r3, [sp, #20]
 80066c0:	4619      	mov	r1, r3
 80066c2:	f04f 0c0a 	mov.w	ip, #10
 80066c6:	4620      	mov	r0, r4
 80066c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066cc:	3a30      	subs	r2, #48	@ 0x30
 80066ce:	2a09      	cmp	r2, #9
 80066d0:	d903      	bls.n	80066da <_svfiprintf_r+0x1a6>
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0c6      	beq.n	8006664 <_svfiprintf_r+0x130>
 80066d6:	9105      	str	r1, [sp, #20]
 80066d8:	e7c4      	b.n	8006664 <_svfiprintf_r+0x130>
 80066da:	fb0c 2101 	mla	r1, ip, r1, r2
 80066de:	4604      	mov	r4, r0
 80066e0:	2301      	movs	r3, #1
 80066e2:	e7f0      	b.n	80066c6 <_svfiprintf_r+0x192>
 80066e4:	ab03      	add	r3, sp, #12
 80066e6:	9300      	str	r3, [sp, #0]
 80066e8:	462a      	mov	r2, r5
 80066ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006724 <_svfiprintf_r+0x1f0>)
 80066ec:	a904      	add	r1, sp, #16
 80066ee:	4638      	mov	r0, r7
 80066f0:	f3af 8000 	nop.w
 80066f4:	1c42      	adds	r2, r0, #1
 80066f6:	4606      	mov	r6, r0
 80066f8:	d1d6      	bne.n	80066a8 <_svfiprintf_r+0x174>
 80066fa:	89ab      	ldrh	r3, [r5, #12]
 80066fc:	065b      	lsls	r3, r3, #25
 80066fe:	f53f af2d 	bmi.w	800655c <_svfiprintf_r+0x28>
 8006702:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006704:	e72c      	b.n	8006560 <_svfiprintf_r+0x2c>
 8006706:	ab03      	add	r3, sp, #12
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	462a      	mov	r2, r5
 800670c:	4b05      	ldr	r3, [pc, #20]	@ (8006724 <_svfiprintf_r+0x1f0>)
 800670e:	a904      	add	r1, sp, #16
 8006710:	4638      	mov	r0, r7
 8006712:	f000 f879 	bl	8006808 <_printf_i>
 8006716:	e7ed      	b.n	80066f4 <_svfiprintf_r+0x1c0>
 8006718:	08007d38 	.word	0x08007d38
 800671c:	08007d42 	.word	0x08007d42
 8006720:	00000000 	.word	0x00000000
 8006724:	0800647d 	.word	0x0800647d
 8006728:	08007d3e 	.word	0x08007d3e

0800672c <_printf_common>:
 800672c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006730:	4616      	mov	r6, r2
 8006732:	4698      	mov	r8, r3
 8006734:	688a      	ldr	r2, [r1, #8]
 8006736:	690b      	ldr	r3, [r1, #16]
 8006738:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800673c:	4293      	cmp	r3, r2
 800673e:	bfb8      	it	lt
 8006740:	4613      	movlt	r3, r2
 8006742:	6033      	str	r3, [r6, #0]
 8006744:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006748:	4607      	mov	r7, r0
 800674a:	460c      	mov	r4, r1
 800674c:	b10a      	cbz	r2, 8006752 <_printf_common+0x26>
 800674e:	3301      	adds	r3, #1
 8006750:	6033      	str	r3, [r6, #0]
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	0699      	lsls	r1, r3, #26
 8006756:	bf42      	ittt	mi
 8006758:	6833      	ldrmi	r3, [r6, #0]
 800675a:	3302      	addmi	r3, #2
 800675c:	6033      	strmi	r3, [r6, #0]
 800675e:	6825      	ldr	r5, [r4, #0]
 8006760:	f015 0506 	ands.w	r5, r5, #6
 8006764:	d106      	bne.n	8006774 <_printf_common+0x48>
 8006766:	f104 0a19 	add.w	sl, r4, #25
 800676a:	68e3      	ldr	r3, [r4, #12]
 800676c:	6832      	ldr	r2, [r6, #0]
 800676e:	1a9b      	subs	r3, r3, r2
 8006770:	42ab      	cmp	r3, r5
 8006772:	dc26      	bgt.n	80067c2 <_printf_common+0x96>
 8006774:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006778:	6822      	ldr	r2, [r4, #0]
 800677a:	3b00      	subs	r3, #0
 800677c:	bf18      	it	ne
 800677e:	2301      	movne	r3, #1
 8006780:	0692      	lsls	r2, r2, #26
 8006782:	d42b      	bmi.n	80067dc <_printf_common+0xb0>
 8006784:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006788:	4641      	mov	r1, r8
 800678a:	4638      	mov	r0, r7
 800678c:	47c8      	blx	r9
 800678e:	3001      	adds	r0, #1
 8006790:	d01e      	beq.n	80067d0 <_printf_common+0xa4>
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	6922      	ldr	r2, [r4, #16]
 8006796:	f003 0306 	and.w	r3, r3, #6
 800679a:	2b04      	cmp	r3, #4
 800679c:	bf02      	ittt	eq
 800679e:	68e5      	ldreq	r5, [r4, #12]
 80067a0:	6833      	ldreq	r3, [r6, #0]
 80067a2:	1aed      	subeq	r5, r5, r3
 80067a4:	68a3      	ldr	r3, [r4, #8]
 80067a6:	bf0c      	ite	eq
 80067a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067ac:	2500      	movne	r5, #0
 80067ae:	4293      	cmp	r3, r2
 80067b0:	bfc4      	itt	gt
 80067b2:	1a9b      	subgt	r3, r3, r2
 80067b4:	18ed      	addgt	r5, r5, r3
 80067b6:	2600      	movs	r6, #0
 80067b8:	341a      	adds	r4, #26
 80067ba:	42b5      	cmp	r5, r6
 80067bc:	d11a      	bne.n	80067f4 <_printf_common+0xc8>
 80067be:	2000      	movs	r0, #0
 80067c0:	e008      	b.n	80067d4 <_printf_common+0xa8>
 80067c2:	2301      	movs	r3, #1
 80067c4:	4652      	mov	r2, sl
 80067c6:	4641      	mov	r1, r8
 80067c8:	4638      	mov	r0, r7
 80067ca:	47c8      	blx	r9
 80067cc:	3001      	adds	r0, #1
 80067ce:	d103      	bne.n	80067d8 <_printf_common+0xac>
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295
 80067d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d8:	3501      	adds	r5, #1
 80067da:	e7c6      	b.n	800676a <_printf_common+0x3e>
 80067dc:	18e1      	adds	r1, r4, r3
 80067de:	1c5a      	adds	r2, r3, #1
 80067e0:	2030      	movs	r0, #48	@ 0x30
 80067e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067e6:	4422      	add	r2, r4
 80067e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067f0:	3302      	adds	r3, #2
 80067f2:	e7c7      	b.n	8006784 <_printf_common+0x58>
 80067f4:	2301      	movs	r3, #1
 80067f6:	4622      	mov	r2, r4
 80067f8:	4641      	mov	r1, r8
 80067fa:	4638      	mov	r0, r7
 80067fc:	47c8      	blx	r9
 80067fe:	3001      	adds	r0, #1
 8006800:	d0e6      	beq.n	80067d0 <_printf_common+0xa4>
 8006802:	3601      	adds	r6, #1
 8006804:	e7d9      	b.n	80067ba <_printf_common+0x8e>
	...

08006808 <_printf_i>:
 8006808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800680c:	7e0f      	ldrb	r7, [r1, #24]
 800680e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006810:	2f78      	cmp	r7, #120	@ 0x78
 8006812:	4691      	mov	r9, r2
 8006814:	4680      	mov	r8, r0
 8006816:	460c      	mov	r4, r1
 8006818:	469a      	mov	sl, r3
 800681a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800681e:	d807      	bhi.n	8006830 <_printf_i+0x28>
 8006820:	2f62      	cmp	r7, #98	@ 0x62
 8006822:	d80a      	bhi.n	800683a <_printf_i+0x32>
 8006824:	2f00      	cmp	r7, #0
 8006826:	f000 80d2 	beq.w	80069ce <_printf_i+0x1c6>
 800682a:	2f58      	cmp	r7, #88	@ 0x58
 800682c:	f000 80b9 	beq.w	80069a2 <_printf_i+0x19a>
 8006830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006834:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006838:	e03a      	b.n	80068b0 <_printf_i+0xa8>
 800683a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800683e:	2b15      	cmp	r3, #21
 8006840:	d8f6      	bhi.n	8006830 <_printf_i+0x28>
 8006842:	a101      	add	r1, pc, #4	@ (adr r1, 8006848 <_printf_i+0x40>)
 8006844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006848:	080068a1 	.word	0x080068a1
 800684c:	080068b5 	.word	0x080068b5
 8006850:	08006831 	.word	0x08006831
 8006854:	08006831 	.word	0x08006831
 8006858:	08006831 	.word	0x08006831
 800685c:	08006831 	.word	0x08006831
 8006860:	080068b5 	.word	0x080068b5
 8006864:	08006831 	.word	0x08006831
 8006868:	08006831 	.word	0x08006831
 800686c:	08006831 	.word	0x08006831
 8006870:	08006831 	.word	0x08006831
 8006874:	080069b5 	.word	0x080069b5
 8006878:	080068df 	.word	0x080068df
 800687c:	0800696f 	.word	0x0800696f
 8006880:	08006831 	.word	0x08006831
 8006884:	08006831 	.word	0x08006831
 8006888:	080069d7 	.word	0x080069d7
 800688c:	08006831 	.word	0x08006831
 8006890:	080068df 	.word	0x080068df
 8006894:	08006831 	.word	0x08006831
 8006898:	08006831 	.word	0x08006831
 800689c:	08006977 	.word	0x08006977
 80068a0:	6833      	ldr	r3, [r6, #0]
 80068a2:	1d1a      	adds	r2, r3, #4
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6032      	str	r2, [r6, #0]
 80068a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068b0:	2301      	movs	r3, #1
 80068b2:	e09d      	b.n	80069f0 <_printf_i+0x1e8>
 80068b4:	6833      	ldr	r3, [r6, #0]
 80068b6:	6820      	ldr	r0, [r4, #0]
 80068b8:	1d19      	adds	r1, r3, #4
 80068ba:	6031      	str	r1, [r6, #0]
 80068bc:	0606      	lsls	r6, r0, #24
 80068be:	d501      	bpl.n	80068c4 <_printf_i+0xbc>
 80068c0:	681d      	ldr	r5, [r3, #0]
 80068c2:	e003      	b.n	80068cc <_printf_i+0xc4>
 80068c4:	0645      	lsls	r5, r0, #25
 80068c6:	d5fb      	bpl.n	80068c0 <_printf_i+0xb8>
 80068c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068cc:	2d00      	cmp	r5, #0
 80068ce:	da03      	bge.n	80068d8 <_printf_i+0xd0>
 80068d0:	232d      	movs	r3, #45	@ 0x2d
 80068d2:	426d      	negs	r5, r5
 80068d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068d8:	4859      	ldr	r0, [pc, #356]	@ (8006a40 <_printf_i+0x238>)
 80068da:	230a      	movs	r3, #10
 80068dc:	e011      	b.n	8006902 <_printf_i+0xfa>
 80068de:	6821      	ldr	r1, [r4, #0]
 80068e0:	6833      	ldr	r3, [r6, #0]
 80068e2:	0608      	lsls	r0, r1, #24
 80068e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80068e8:	d402      	bmi.n	80068f0 <_printf_i+0xe8>
 80068ea:	0649      	lsls	r1, r1, #25
 80068ec:	bf48      	it	mi
 80068ee:	b2ad      	uxthmi	r5, r5
 80068f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80068f2:	4853      	ldr	r0, [pc, #332]	@ (8006a40 <_printf_i+0x238>)
 80068f4:	6033      	str	r3, [r6, #0]
 80068f6:	bf14      	ite	ne
 80068f8:	230a      	movne	r3, #10
 80068fa:	2308      	moveq	r3, #8
 80068fc:	2100      	movs	r1, #0
 80068fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006902:	6866      	ldr	r6, [r4, #4]
 8006904:	60a6      	str	r6, [r4, #8]
 8006906:	2e00      	cmp	r6, #0
 8006908:	bfa2      	ittt	ge
 800690a:	6821      	ldrge	r1, [r4, #0]
 800690c:	f021 0104 	bicge.w	r1, r1, #4
 8006910:	6021      	strge	r1, [r4, #0]
 8006912:	b90d      	cbnz	r5, 8006918 <_printf_i+0x110>
 8006914:	2e00      	cmp	r6, #0
 8006916:	d04b      	beq.n	80069b0 <_printf_i+0x1a8>
 8006918:	4616      	mov	r6, r2
 800691a:	fbb5 f1f3 	udiv	r1, r5, r3
 800691e:	fb03 5711 	mls	r7, r3, r1, r5
 8006922:	5dc7      	ldrb	r7, [r0, r7]
 8006924:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006928:	462f      	mov	r7, r5
 800692a:	42bb      	cmp	r3, r7
 800692c:	460d      	mov	r5, r1
 800692e:	d9f4      	bls.n	800691a <_printf_i+0x112>
 8006930:	2b08      	cmp	r3, #8
 8006932:	d10b      	bne.n	800694c <_printf_i+0x144>
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	07df      	lsls	r7, r3, #31
 8006938:	d508      	bpl.n	800694c <_printf_i+0x144>
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	6861      	ldr	r1, [r4, #4]
 800693e:	4299      	cmp	r1, r3
 8006940:	bfde      	ittt	le
 8006942:	2330      	movle	r3, #48	@ 0x30
 8006944:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006948:	f106 36ff 	addle.w	r6, r6, #4294967295
 800694c:	1b92      	subs	r2, r2, r6
 800694e:	6122      	str	r2, [r4, #16]
 8006950:	f8cd a000 	str.w	sl, [sp]
 8006954:	464b      	mov	r3, r9
 8006956:	aa03      	add	r2, sp, #12
 8006958:	4621      	mov	r1, r4
 800695a:	4640      	mov	r0, r8
 800695c:	f7ff fee6 	bl	800672c <_printf_common>
 8006960:	3001      	adds	r0, #1
 8006962:	d14a      	bne.n	80069fa <_printf_i+0x1f2>
 8006964:	f04f 30ff 	mov.w	r0, #4294967295
 8006968:	b004      	add	sp, #16
 800696a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	f043 0320 	orr.w	r3, r3, #32
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	4833      	ldr	r0, [pc, #204]	@ (8006a44 <_printf_i+0x23c>)
 8006978:	2778      	movs	r7, #120	@ 0x78
 800697a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800697e:	6823      	ldr	r3, [r4, #0]
 8006980:	6831      	ldr	r1, [r6, #0]
 8006982:	061f      	lsls	r7, r3, #24
 8006984:	f851 5b04 	ldr.w	r5, [r1], #4
 8006988:	d402      	bmi.n	8006990 <_printf_i+0x188>
 800698a:	065f      	lsls	r7, r3, #25
 800698c:	bf48      	it	mi
 800698e:	b2ad      	uxthmi	r5, r5
 8006990:	6031      	str	r1, [r6, #0]
 8006992:	07d9      	lsls	r1, r3, #31
 8006994:	bf44      	itt	mi
 8006996:	f043 0320 	orrmi.w	r3, r3, #32
 800699a:	6023      	strmi	r3, [r4, #0]
 800699c:	b11d      	cbz	r5, 80069a6 <_printf_i+0x19e>
 800699e:	2310      	movs	r3, #16
 80069a0:	e7ac      	b.n	80068fc <_printf_i+0xf4>
 80069a2:	4827      	ldr	r0, [pc, #156]	@ (8006a40 <_printf_i+0x238>)
 80069a4:	e7e9      	b.n	800697a <_printf_i+0x172>
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	f023 0320 	bic.w	r3, r3, #32
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	e7f6      	b.n	800699e <_printf_i+0x196>
 80069b0:	4616      	mov	r6, r2
 80069b2:	e7bd      	b.n	8006930 <_printf_i+0x128>
 80069b4:	6833      	ldr	r3, [r6, #0]
 80069b6:	6825      	ldr	r5, [r4, #0]
 80069b8:	6961      	ldr	r1, [r4, #20]
 80069ba:	1d18      	adds	r0, r3, #4
 80069bc:	6030      	str	r0, [r6, #0]
 80069be:	062e      	lsls	r6, r5, #24
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	d501      	bpl.n	80069c8 <_printf_i+0x1c0>
 80069c4:	6019      	str	r1, [r3, #0]
 80069c6:	e002      	b.n	80069ce <_printf_i+0x1c6>
 80069c8:	0668      	lsls	r0, r5, #25
 80069ca:	d5fb      	bpl.n	80069c4 <_printf_i+0x1bc>
 80069cc:	8019      	strh	r1, [r3, #0]
 80069ce:	2300      	movs	r3, #0
 80069d0:	6123      	str	r3, [r4, #16]
 80069d2:	4616      	mov	r6, r2
 80069d4:	e7bc      	b.n	8006950 <_printf_i+0x148>
 80069d6:	6833      	ldr	r3, [r6, #0]
 80069d8:	1d1a      	adds	r2, r3, #4
 80069da:	6032      	str	r2, [r6, #0]
 80069dc:	681e      	ldr	r6, [r3, #0]
 80069de:	6862      	ldr	r2, [r4, #4]
 80069e0:	2100      	movs	r1, #0
 80069e2:	4630      	mov	r0, r6
 80069e4:	f7f9 fc04 	bl	80001f0 <memchr>
 80069e8:	b108      	cbz	r0, 80069ee <_printf_i+0x1e6>
 80069ea:	1b80      	subs	r0, r0, r6
 80069ec:	6060      	str	r0, [r4, #4]
 80069ee:	6863      	ldr	r3, [r4, #4]
 80069f0:	6123      	str	r3, [r4, #16]
 80069f2:	2300      	movs	r3, #0
 80069f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069f8:	e7aa      	b.n	8006950 <_printf_i+0x148>
 80069fa:	6923      	ldr	r3, [r4, #16]
 80069fc:	4632      	mov	r2, r6
 80069fe:	4649      	mov	r1, r9
 8006a00:	4640      	mov	r0, r8
 8006a02:	47d0      	blx	sl
 8006a04:	3001      	adds	r0, #1
 8006a06:	d0ad      	beq.n	8006964 <_printf_i+0x15c>
 8006a08:	6823      	ldr	r3, [r4, #0]
 8006a0a:	079b      	lsls	r3, r3, #30
 8006a0c:	d413      	bmi.n	8006a36 <_printf_i+0x22e>
 8006a0e:	68e0      	ldr	r0, [r4, #12]
 8006a10:	9b03      	ldr	r3, [sp, #12]
 8006a12:	4298      	cmp	r0, r3
 8006a14:	bfb8      	it	lt
 8006a16:	4618      	movlt	r0, r3
 8006a18:	e7a6      	b.n	8006968 <_printf_i+0x160>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	4632      	mov	r2, r6
 8006a1e:	4649      	mov	r1, r9
 8006a20:	4640      	mov	r0, r8
 8006a22:	47d0      	blx	sl
 8006a24:	3001      	adds	r0, #1
 8006a26:	d09d      	beq.n	8006964 <_printf_i+0x15c>
 8006a28:	3501      	adds	r5, #1
 8006a2a:	68e3      	ldr	r3, [r4, #12]
 8006a2c:	9903      	ldr	r1, [sp, #12]
 8006a2e:	1a5b      	subs	r3, r3, r1
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	dcf2      	bgt.n	8006a1a <_printf_i+0x212>
 8006a34:	e7eb      	b.n	8006a0e <_printf_i+0x206>
 8006a36:	2500      	movs	r5, #0
 8006a38:	f104 0619 	add.w	r6, r4, #25
 8006a3c:	e7f5      	b.n	8006a2a <_printf_i+0x222>
 8006a3e:	bf00      	nop
 8006a40:	08007d49 	.word	0x08007d49
 8006a44:	08007d5a 	.word	0x08007d5a

08006a48 <memmove>:
 8006a48:	4288      	cmp	r0, r1
 8006a4a:	b510      	push	{r4, lr}
 8006a4c:	eb01 0402 	add.w	r4, r1, r2
 8006a50:	d902      	bls.n	8006a58 <memmove+0x10>
 8006a52:	4284      	cmp	r4, r0
 8006a54:	4623      	mov	r3, r4
 8006a56:	d807      	bhi.n	8006a68 <memmove+0x20>
 8006a58:	1e43      	subs	r3, r0, #1
 8006a5a:	42a1      	cmp	r1, r4
 8006a5c:	d008      	beq.n	8006a70 <memmove+0x28>
 8006a5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a66:	e7f8      	b.n	8006a5a <memmove+0x12>
 8006a68:	4402      	add	r2, r0
 8006a6a:	4601      	mov	r1, r0
 8006a6c:	428a      	cmp	r2, r1
 8006a6e:	d100      	bne.n	8006a72 <memmove+0x2a>
 8006a70:	bd10      	pop	{r4, pc}
 8006a72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a7a:	e7f7      	b.n	8006a6c <memmove+0x24>

08006a7c <_sbrk_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d06      	ldr	r5, [pc, #24]	@ (8006a98 <_sbrk_r+0x1c>)
 8006a80:	2300      	movs	r3, #0
 8006a82:	4604      	mov	r4, r0
 8006a84:	4608      	mov	r0, r1
 8006a86:	602b      	str	r3, [r5, #0]
 8006a88:	f7fb ff68 	bl	800295c <_sbrk>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d102      	bne.n	8006a96 <_sbrk_r+0x1a>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	b103      	cbz	r3, 8006a96 <_sbrk_r+0x1a>
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	20025dd0 	.word	0x20025dd0

08006a9c <memcpy>:
 8006a9c:	440a      	add	r2, r1
 8006a9e:	4291      	cmp	r1, r2
 8006aa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006aa4:	d100      	bne.n	8006aa8 <memcpy+0xc>
 8006aa6:	4770      	bx	lr
 8006aa8:	b510      	push	{r4, lr}
 8006aaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ab2:	4291      	cmp	r1, r2
 8006ab4:	d1f9      	bne.n	8006aaa <memcpy+0xe>
 8006ab6:	bd10      	pop	{r4, pc}

08006ab8 <_realloc_r>:
 8006ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006abc:	4680      	mov	r8, r0
 8006abe:	4615      	mov	r5, r2
 8006ac0:	460c      	mov	r4, r1
 8006ac2:	b921      	cbnz	r1, 8006ace <_realloc_r+0x16>
 8006ac4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac8:	4611      	mov	r1, r2
 8006aca:	f7ff bc4b 	b.w	8006364 <_malloc_r>
 8006ace:	b92a      	cbnz	r2, 8006adc <_realloc_r+0x24>
 8006ad0:	f7ff fbdc 	bl	800628c <_free_r>
 8006ad4:	2400      	movs	r4, #0
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006adc:	f000 f81a 	bl	8006b14 <_malloc_usable_size_r>
 8006ae0:	4285      	cmp	r5, r0
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	d802      	bhi.n	8006aec <_realloc_r+0x34>
 8006ae6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006aea:	d8f4      	bhi.n	8006ad6 <_realloc_r+0x1e>
 8006aec:	4629      	mov	r1, r5
 8006aee:	4640      	mov	r0, r8
 8006af0:	f7ff fc38 	bl	8006364 <_malloc_r>
 8006af4:	4607      	mov	r7, r0
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d0ec      	beq.n	8006ad4 <_realloc_r+0x1c>
 8006afa:	42b5      	cmp	r5, r6
 8006afc:	462a      	mov	r2, r5
 8006afe:	4621      	mov	r1, r4
 8006b00:	bf28      	it	cs
 8006b02:	4632      	movcs	r2, r6
 8006b04:	f7ff ffca 	bl	8006a9c <memcpy>
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	f7ff fbbe 	bl	800628c <_free_r>
 8006b10:	463c      	mov	r4, r7
 8006b12:	e7e0      	b.n	8006ad6 <_realloc_r+0x1e>

08006b14 <_malloc_usable_size_r>:
 8006b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b18:	1f18      	subs	r0, r3, #4
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	bfbc      	itt	lt
 8006b1e:	580b      	ldrlt	r3, [r1, r0]
 8006b20:	18c0      	addlt	r0, r0, r3
 8006b22:	4770      	bx	lr

08006b24 <_init>:
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b26:	bf00      	nop
 8006b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b2a:	bc08      	pop	{r3}
 8006b2c:	469e      	mov	lr, r3
 8006b2e:	4770      	bx	lr

08006b30 <_fini>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	bf00      	nop
 8006b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b36:	bc08      	pop	{r3}
 8006b38:	469e      	mov	lr, r3
 8006b3a:	4770      	bx	lr
