-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jun 16 22:48:57 EDT 2021                        

Solution Settings: peaceNTT.v17
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaceNTT/core                     198 1258513    1258518            0  0          
    Design Total:                      198 1258513    1258518            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 12.500             20.00    0.000000 /peaceNTT/core           
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc(0)(0).q             IN   Unsigned        64                                     
    vec:rsc(0)(2).q             IN   Unsigned        64                                     
    vec:rsc(0)(4).q             IN   Unsigned        64                                     
    vec:rsc(0)(6).q             IN   Unsigned        64                                     
    p:rsc.dat                   IN   Unsigned        64                                     
    g:rsc.dat                   IN   Unsigned        64                                     
    result:rsc(0)(0).q          IN   Unsigned        64                                     
    result:rsc(0)(2).q          IN   Unsigned        64                                     
    result:rsc(0)(4).q          IN   Unsigned        64                                     
    result:rsc(0)(6).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(2).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(3).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(4).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(5).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(6).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(7).q         IN   Unsigned        64                                     
    vec:rsc(0)(0).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(0).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(2).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(2).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(4).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(4).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(6).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(6).lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    g:rsc.triosy.lz             OUT  Unsigned         1                                     
    result:rsc(0)(0).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(0).d          OUT  Unsigned        64                                     
    result:rsc(0)(0).we         OUT  Unsigned         1                                     
    result:rsc(0)(0).radr       OUT  Unsigned         9                                     
    result:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    result:rsc(0)(1).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(1).d          OUT  Unsigned        64                                     
    result:rsc(0)(1).we         OUT  Unsigned         1                                     
    result:rsc.triosy(0)(1).lz  OUT  Unsigned         1                                     
    result:rsc(0)(2).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(2).d          OUT  Unsigned        64                                     
    result:rsc(0)(2).we         OUT  Unsigned         1                                     
    result:rsc(0)(2).radr       OUT  Unsigned         9                                     
    result:rsc.triosy(0)(2).lz  OUT  Unsigned         1                                     
    result:rsc(0)(3).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(3).d          OUT  Unsigned        64                                     
    result:rsc(0)(3).we         OUT  Unsigned         1                                     
    result:rsc.triosy(0)(3).lz  OUT  Unsigned         1                                     
    result:rsc(0)(4).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(4).d          OUT  Unsigned        64                                     
    result:rsc(0)(4).we         OUT  Unsigned         1                                     
    result:rsc(0)(4).radr       OUT  Unsigned         9                                     
    result:rsc.triosy(0)(4).lz  OUT  Unsigned         1                                     
    result:rsc(0)(5).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(5).d          OUT  Unsigned        64                                     
    result:rsc(0)(5).we         OUT  Unsigned         1                                     
    result:rsc.triosy(0)(5).lz  OUT  Unsigned         1                                     
    result:rsc(0)(6).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(6).d          OUT  Unsigned        64                                     
    result:rsc(0)(6).we         OUT  Unsigned         1                                     
    result:rsc(0)(6).radr       OUT  Unsigned         9                                     
    result:rsc.triosy(0)(6).lz  OUT  Unsigned         1                                     
    result:rsc(0)(7).wadr       OUT  Unsigned         9                                     
    result:rsc(0)(7).d          OUT  Unsigned        64                                     
    result:rsc(0)(7).we         OUT  Unsigned         1                                     
    result:rsc.triosy(0)(7).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(4).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(4).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(5).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(5).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(6).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(6).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(7).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(7).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /peaceNTT/core/xt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 128
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/core/xt   0:127 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      xt:rsc(0)(0)   0, 8, ..., 1016  
      xt:rsc(0)(1)   1, 9, ..., 1017  
      xt:rsc(0)(2)   2, 10, ..., 1018 
      xt:rsc(0)(3)   3, 11, ..., 1019 
      xt:rsc(0)(4)   4, 12, ..., 1020 
      xt:rsc(0)(5)   5, 13, ..., 1021 
      xt:rsc(0)(6)   6, 14, ..., 1022 
      xt:rsc(0)(7)   7, 15, ..., 1023 
      
    Resource Name: /peaceNTT/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /peaceNTT/vec    0:63 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 8, ..., 4088  
      vec:rsc(0)(1)   1, 9, ..., 4089  
      vec:rsc(0)(2)   2, 10, ..., 4090 
      vec:rsc(0)(3)   3, 11, ..., 4091 
      vec:rsc(0)(4)   4, 12, ..., 4092 
      vec:rsc(0)(5)   5, 13, ..., 4093 
      vec:rsc(0)(6)   6, 14, ..., 4094 
      vec:rsc(0)(7)   7, 15, ..., 4095 
      
    Resource Name: /peaceNTT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/result:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /peaceNTT/result    0:63 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block            Original Addresses 
      ---------------- ------------------
      result:rsc(0)(0)   0, 8, ..., 4088  
      result:rsc(0)(1)   1, 9, ..., 4089  
      result:rsc(0)(2)   2, 10, ..., 4090 
      result:rsc(0)(3)   3, 11, ..., 4091 
      result:rsc(0)(4)   4, 12, ..., 4092 
      result:rsc(0)(5)   5, 13, ..., 4093 
      result:rsc(0)(6)   6, 14, ..., 4094 
      result:rsc(0)(7)   7, 15, ..., 4095 
      
    Resource Name: /peaceNTT/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/twiddle    0:63 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 8, ..., 4088  
      twiddle:rsc(0)(1)   1, 9, ..., 4089  
      twiddle:rsc(0)(2)   2, 10, ..., 4090 
      twiddle:rsc(0)(3)   3, 11, ..., 4091 
      twiddle:rsc(0)(4)   4, 12, ..., 4092 
      twiddle:rsc(0)(5)   5, 13, ..., 4093 
      twiddle:rsc(0)(6)   6, 14, ..., 4094 
      twiddle:rsc(0)(7)   7, 15, ..., 4095 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /peaceNTT/core core:rlp           Infinite       0      1258518  15.73 ms                       
    /peaceNTT/core  main              Infinite       2      1258518  15.73 ms                       
    /peaceNTT/core   COPY_LOOP             512       3         1536  19.20 us       8               
    /peaceNTT/core   STAGE_LOOP             10       2      1256980  15.71 ms                       
    /peaceNTT/core    COMP_LOOP            256     485       124160   1.55 ms       8               
    /peaceNTT/core    COPY_LOOP#1          512       3         1536  19.20 us       8               
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /peaceNTT/core core:rlp                   0                        0.00          1258518           
    /peaceNTT/core  main                      2                        0.00          1258518           
    /peaceNTT/core   COPY_LOOP             1536                        0.12             1536           
    /peaceNTT/core   STAGE_LOOP              20                        0.00          1256980           
    /peaceNTT/core    COMP_LOOP         1241600                       98.66          1241600           
    /peaceNTT/core    COPY_LOOP#1         15360                        1.22            15360           
    
  End of Report
