<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="16.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{2EB64177-4226-3DEC-9A59-5E253D318B64}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.18362.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>x64</Platform>
    <ProjectName>intrinsics_gen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v142</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>S:\source\llvm\build\include\llvm\IR;S:\source\llvm\llvm\include\llvm\IR;S:\source\llvm\build\include;S:\source\llvm\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>S:\source\llvm\build\include\llvm\IR;S:\source\llvm\llvm\include\llvm\IR;S:\source\llvm\build\include;S:\source\llvm\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>S:\source\llvm\build\include\llvm\IR;S:\source\llvm\llvm\include\llvm\IR;S:\source\llvm\build\include;S:\source\llvm\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>S:\source\llvm\build\include\llvm\IR;S:\source\llvm\llvm\include\llvm\IR;S:\source\llvm\build\include;S:\source\llvm\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\Attributes.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-attrs -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Attributes.td -o S:/source/llvm/build/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-attrs -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Attributes.td -o S:/source/llvm/build/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-attrs -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Attributes.td -o S:/source/llvm/build/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Attributes.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-attrs -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Attributes.td -o S:/source/llvm/build/include/llvm/IR/Attributes.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicImpl.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-impl -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-impl -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-impl -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-impl -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicEnums.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsAArch64.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsAArch64.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=aarch64 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAArch64.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsAMDGPU.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsAMDGPU.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=amdgcn -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsARM.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsARM.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=arm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsARM.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsBPF.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsBPF.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=bpf -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsBPF.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsHexagon.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsHexagon.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=hexagon -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsHexagon.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsMips.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsMips.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=mips -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsMips.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsNVPTX.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsNVPTX.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=nvvm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsNVPTX.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsPowerPC.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsPowerPC.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=ppc -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsPowerPC.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsR600.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsR600.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=r600 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsR600.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsRISCV.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsRISCV.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=riscv -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsRISCV.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsS390.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsS390.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=s390 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsS390.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsWebAssembly.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsWebAssembly.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=wasm -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsWebAssembly.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsX86.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsX86.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=x86 -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsX86.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\98c7776259742da48ba1cba2fabda628\IntrinsicsXCore.h.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\Debug\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\Release\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\MinSizeRel\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building IntrinsicsXCore.h...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-intrinsic-enums -intrinsic-prefix=xcore -I S:/source/llvm/llvm/include/llvm/IR -I S:/source/llvm/build/include -I S:/source/llvm/llvm/include --long-string-literals=0 S:/source/llvm/llvm/include/llvm/IR/Intrinsics.td -o S:/source/llvm/build/include/llvm/IR/IntrinsicsXCore.h
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\RelWithDebInfo\bin\llvm-tblgen.exe;S:\source\llvm\llvm\include\llvm\IR\Attributes.td;S:\source\llvm\llvm\include\llvm\IR\Intrinsics.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAArch64.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsARM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsBPF.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagon.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsMips.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsNVVM.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsPowerPC.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsRISCV.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsSystemZ.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsX86.td;S:\source\llvm\llvm\include\llvm\IR\IntrinsicsXCore.td;S:\source\llvm\llvm\include\llvm\CodeGen\SDNodeProperties.td;S:\source\llvm\llvm\include\llvm\CodeGen\ValueTypes.td;S:\source\llvm\llvm\include\llvm\Option\OptParser.td;S:\source\llvm\llvm\include\llvm\TableGen\Automaton.td;S:\source\llvm\llvm\include\llvm\TableGen\SearchableTable.td;S:\source\llvm\llvm\include\llvm\Target\GenericOpcodes.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Combine.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;S:\source\llvm\llvm\include\llvm\Target\GlobalISel\Target.td;S:\source\llvm\llvm\include\llvm\Target\Target.td;S:\source\llvm\llvm\include\llvm\Target\TargetCallingConv.td;S:\source\llvm\llvm\include\llvm\Target\TargetInstrPredicate.td;S:\source\llvm\llvm\include\llvm\Target\TargetItinerary.td;S:\source\llvm\llvm\include\llvm\Target\TargetPfmCounters.td;S:\source\llvm\llvm\include\llvm\Target\TargetSchedule.td;S:\source\llvm\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\build\CMakeFiles\9f9fb10ac7842a6838f1c42820229300\intrinsics_gen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\Attributes.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicImpl.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicEnums.inc;S:\source\llvm\build\include\llvm\IR\IntrinsicsAArch64.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsAMDGPU.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsARM.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsBPF.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsHexagon.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsMips.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsNVPTX.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsPowerPC.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsR600.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsRISCV.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsS390.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsWebAssembly.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsX86.h;S:\source\llvm\build\include\llvm\IR\IntrinsicsXCore.h;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\intrinsics_gen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="S:\source\llvm\llvm\include\llvm\IR\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule S:/source/llvm/llvm/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SS:/source/llvm/llvm -BS:/source/llvm/build --check-stamp-file S:/source/llvm/build/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule S:/source/llvm/llvm/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SS:/source/llvm/llvm -BS:/source/llvm/build --check-stamp-file S:/source/llvm/build/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule S:/source/llvm/llvm/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SS:/source/llvm/llvm -BS:/source/llvm/build --check-stamp-file S:/source/llvm/build/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule S:/source/llvm/llvm/include/llvm/IR/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SS:/source/llvm/llvm -BS:/source/llvm/build --check-stamp-file S:/source/llvm/build/include/llvm/IR/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">S:\source\llvm\build\include\llvm\IR\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="S:\source\llvm\build\include\llvm\IR\CMakeFiles\intrinsics_gen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="S:\source\llvm\build\ZERO_CHECK.vcxproj">
      <Project>{DE6C4674-FF63-34B8-A88C-993E83488217}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="S:\source\llvm\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{65C301EB-D054-3137-A5E8-555C96384375}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>