
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118797                       # Number of seconds simulated
sim_ticks                                118796808095                       # Number of ticks simulated
final_tick                               1176655629408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73173                       # Simulator instruction rate (inst/s)
host_op_rate                                    92381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3937023                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893588                       # Number of bytes of host memory used
host_seconds                                 30174.27                       # Real time elapsed on the host
sim_insts                                  2207940013                       # Number of instructions simulated
sim_ops                                    2787515440                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1204224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       485120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1692672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       902272                       # Number of bytes written to this memory
system.physmem.bytes_written::total            902272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9408                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3790                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7049                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7049                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10136838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4083611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14248464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28014                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7595086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7595086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7595086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10136838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4083611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21843550                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142613216                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175492                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085798                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933060                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9387500                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670029                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436948                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87772                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104479108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128050082                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175492                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106977                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263180                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4642977                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103654                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140610090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.109284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.550801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113420249     80.66%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2781861      1.98%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364762      1.68%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381130      1.69%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265330      1.61%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125008      0.80%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779489      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979585      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512676      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140610090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162506                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897884                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103312931                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6054414                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841438                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109602                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291696                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730519                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154446898                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51210                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291696                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103827733                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3583492                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1319559                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162028                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152997999                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1094                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399981                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        12438                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214065914                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713141029                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713141029                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45806689                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33694                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17672                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3798305                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310670                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694805                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149138560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139203249                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107919                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25188494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57129645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140610090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989995                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83239222     59.20%     59.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23714403     16.87%     76.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950351      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815718      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903078      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705625      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067022      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118947      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95724      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140610090                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977219     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157246     12.03%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172650     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114968711     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012552      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360365     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845599      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139203249                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976089                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307115                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009390                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420431622                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174361412                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135091683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140510364                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202737                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972283                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159740                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291696                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2921574                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248601                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149172253                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184412                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17671                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235460                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136830918                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111695                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372331                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955760                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19292150                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844065                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959455                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135098383                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135091683                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525679                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221172887                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947259                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26757974                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958024                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136318394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898059                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87221629     63.98%     63.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502635     16.51%     80.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808700      7.93%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816427      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766581      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537801      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562193      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095311      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007117      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136318394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007117                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282491167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302651756                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2003126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.426132                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.426132                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701197                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701197                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618339219                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186412393                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145826217                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142613216                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24041479                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19695527                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2038606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9854709                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9504906                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2460270                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93817                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106744223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129062619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24041479                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11965176                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27955384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6092590                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3360982                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12487525                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1592597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142097011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.111071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.535650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114141627     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2256340      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3832025      2.70%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2229677      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1744174      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1533174      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          943000      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2366107      1.67%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13050887      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142097011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168578                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904984                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106069579                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4553898                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27365315                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72070                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4036143                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3941550                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155523575                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4036143                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106604960                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         607972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3030734                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26884567                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       932630                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154471706                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94664                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       538250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218125867                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    718654373                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    718654373                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174737675                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43388187                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34766                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17408                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2709871                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14325305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7338040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70984                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1666711                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149413112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140315355                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88548                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22166070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49061461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142097011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84834725     59.70%     59.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21988118     15.47%     75.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11830804      8.33%     83.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8791183      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8568731      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3168577      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2411186      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       322341      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181346      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142097011                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124882     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166222     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154156     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118433300     84.41%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1899174      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17358      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12652723      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7312800      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140315355                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.983887                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             445260                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423261529                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171614187                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137320239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140760615                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286123                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2971086                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117825                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4036143                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         406772                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54417                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149447878                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       776719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14325305                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7338040                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17408                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2255992                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138126391                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12335929                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2188964                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19648521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19548725                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7312592                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968539                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137320300                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137320239                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81180628                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224885286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962886                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360987                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101597098                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125232744                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24215386                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055735                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138060868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.907084                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.715197                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87413359     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24406978     17.68%     80.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9545939      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5023076      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4275627      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2060441      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       962226      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1499185      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2874037      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138060868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101597098                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125232744                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18574434                       # Number of memory references committed
system.switch_cpus1.commit.loads             11354219                       # Number of loads committed
system.switch_cpus1.commit.membars              17358                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18169905                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112741723                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2590163                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2874037                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284634961                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302934088                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 516205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101597098                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125232744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101597098                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403713                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403713                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712396                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712396                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621170715                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191736517                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145245036                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34716                       # number of misc regfile writes
system.l2.replacements                          13224                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1206815                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45992                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.239672                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1727.854153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.302385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4809.862163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.010943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1877.918471                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.585945                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16757.050186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7570.415753                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052730                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000018                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.511385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.231031                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        87501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29657                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  117158                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35613                       # number of Writeback hits
system.l2.Writeback_hits::total                 35613                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        87501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29657                       # number of demand (read+write) hits
system.l2.demand_hits::total                   117158                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        87501                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29657                       # number of overall hits
system.l2.overall_hits::total                  117158                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9408                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3790                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13224                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9408                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3790                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13224                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9408                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3790                       # number of overall misses
system.l2.overall_misses::total                 13224                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1829732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1917603842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2718306                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    792699729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2714851609                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1829732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1917603842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2718306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    792699729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2714851609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1829732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1917603842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2718306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    792699729                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2714851609                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              130382                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35613                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35613                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96909                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130382                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96909                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130382                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.097081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.113314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.101425                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.097081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.113314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101425                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.097081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.113314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101425                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 182973.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203826.938988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169894.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209155.601319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205297.308606                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 182973.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203826.938988                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169894.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209155.601319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205297.308606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 182973.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203826.938988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169894.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209155.601319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205297.308606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7049                       # number of writebacks
system.l2.writebacks::total                      7049                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13224                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13224                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1247180                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1369659388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1787949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    571961252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1944655769                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1247180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1369659388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1787949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    571961252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1944655769                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1247180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1369659388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1787949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    571961252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1944655769                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.097081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.113314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.101425                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.097081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.113314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.097081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.113314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101425                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       124718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145584.543793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111746.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150913.259103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147055.033953                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       124718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145584.543793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111746.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 150913.259103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147055.033953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       124718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145584.543793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111746.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 150913.259103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147055.033953                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.664324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111305                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.372727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.664324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015488                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880872                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103644                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2017732                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2017732                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2017732                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2017732                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2017732                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2017732                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103654                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 201773.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 201773.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 201773.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 201773.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 201773.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 201773.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1912932                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1912932                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1912932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1912932                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1912932                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1912932                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191293.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191293.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191293.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191293.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191293.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191293.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96909                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227918                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97165                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1968.074080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963378                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17256                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17256                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672818                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672818                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672818                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672818                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401051                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401051                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401136                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401136                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401136                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401136                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36167128995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36167128995                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7438678                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7438678                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36174567673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36174567673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36174567673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36174567673                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073954                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073954                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073954                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073954                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035290                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021031                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021031                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90180.872246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90180.872246                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87513.858824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87513.858824                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90180.307110                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90180.307110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90180.307110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90180.307110                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25486                       # number of writebacks
system.cpu0.dcache.writebacks::total            25486                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304142                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304227                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96909                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96909                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96909                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96909                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7841600922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7841600922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7841600922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7841600922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7841600922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7841600922                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80917.158592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80917.158592                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80917.158592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80917.158592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80917.158592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80917.158592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.010935                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018838073                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205277.214286                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.010935                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024056                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738800                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12487508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12487508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12487508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12487508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12487508                       # number of overall hits
system.cpu1.icache.overall_hits::total       12487508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3101910                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3101910                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3101910                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3101910                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3101910                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3101910                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12487525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12487525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12487525                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12487525                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12487525                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12487525                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182465.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182465.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182465.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182465.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182465.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182465.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2851446                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2851446                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2851446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2851446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2851446                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2851446                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178215.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178215.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178215.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178215.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178215.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178215.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33447                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163561103                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33703                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4853.013174                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.013575                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.986425                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902397                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097603                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9200159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9200159                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7185499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7185499                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17385                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17385                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17358                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17358                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16385658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16385658                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16385658                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16385658                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85447                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85447                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85447                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85447                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7853173586                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7853173586                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7853173586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7853173586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7853173586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7853173586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9285606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9285606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7185499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7185499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16471105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16471105                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16471105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16471105                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91906.955025                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91906.955025                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91906.955025                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91906.955025                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91906.955025                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91906.955025                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10127                       # number of writebacks
system.cpu1.dcache.writebacks::total            10127                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52000                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52000                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52000                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52000                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52000                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52000                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33447                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33447                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33447                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33447                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2766421123                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2766421123                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2766421123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2766421123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2766421123                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2766421123                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82710.590576                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82710.590576                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82710.590576                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82710.590576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82710.590576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82710.590576                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
