INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/cpu_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/ram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/tag_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-311] analyzing module encoder_32
INFO: [VRFC 10-311] analyzing module hit_ks
INFO: [VRFC 10-311] analyzing module lfu_ks
INFO: [VRFC 10-311] analyzing module ltag_ks
INFO: [VRFC 10-311] analyzing module line_ks
INFO: [VRFC 10-311] analyzing module tag_mem_line
INFO: [VRFC 10-311] analyzing module tag_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wdata_ks
INFO: [VRFC 10-311] analyzing module ram_tag_ks
INFO: [VRFC 10-311] analyzing module r_data_ks
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-311] analyzing module cache_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_WRITE_HIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_WRITE_HIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_WRITE_MISS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_WRITE_MISS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_READ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_READ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_ram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_cu_tm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cu_tm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modules
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/tb_tag_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tag_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_READ_MH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_READ_MH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_LFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_LFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_LFU_OF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_LFU_OF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/cache/cache.srcs/sim_1/new/TB_AUTO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_AUTO1
