2
S 1 _ -> S _ > 1 >
S 0 _ -> S _ > 0 >
S a _ -> and _ ^ _ <
S o _ -> or _ ^ _ <
S _ _ -> ret _ ^ _ <

and _ 0 -> set0 _ ^ _ <
and _ 1 -> sec _ ^ _ <

or _ 0 -> sec _ ^ _ <
or _ 1 -> set1 _ ^ _ <

sec _ 0 -> S _ > 0 >
sec _ 1 -> S _ > 1 >
sec _ 0 -> S _ > 0 >
sec _ 1 -> S _ > 1 >

set0 _ 0 -> S _ > 0 >
set0 _ 1 -> S _ > 0 >

set1 _ 0 -> S _ > 1 >
set1 _ 1 -> S _ > 1 >

ret _ 0 -> AC 0 ^ _ ^
ret _ 1 -> AC 1 ^ _ ^
