Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c627d3d1b0814b82a6c575b1a6371563 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sign_behav xil_defaultlib.sign xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module NTT does not have a parameter named width [H:/New_folder/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:96]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 5 for port r1 [H:/New_folder/sign_internal/sign_internal.srcs/sources_1/new/SignInternal2.sv:415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitUnpack(w_len=4)
Compiling module xil_defaultlib.BitUnpack(a=32'sb0111111111111,b...
Compiling module xil_defaultlib.skDecode_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=1404)
Compiling module xil_defaultlib.sponge(msg_len=1404,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=1028)
Compiling module xil_defaultlib.sponge(msg_len=1028,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=5120,ca...
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5888)
Compiling module xil_defaultlib.BitUnpack2(b_len=23)
Compiling module xil_defaultlib.SwapNibbles(WIDTH=5120)
Compiling module xil_defaultlib.Expand_mask(cols_l=7)
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Decompose(width=64,r1_width=5)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=4)
Compiling module xil_defaultlib.w1encode(gamma=261888)
Compiling module xil_defaultlib.pad10_1(x=1088,m=8708)
Compiling module xil_defaultlib.sponge(msg_len=8708,d_len=512,ca...
Compiling module xil_defaultlib.pad10_1(x=1088,m=516)
Compiling module xil_defaultlib.sponge(msg_len=516,d_len=5000,ca...
Compiling module xil_defaultlib.Sample_in_ball
Compiling module xil_defaultlib.sign_internal2
Compiling module xil_defaultlib.sign
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_BitUnpak_sv
Built simulation snapshot sign_behav
