{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653647890919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653647890920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 11:38:10 2022 " "Processing started: Fri May 27 11:38:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653647890920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653647890920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqDetector -c SeqDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqDetector -c SeqDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653647890920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653647891409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653647891409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM-MealyArch " "Found design unit 1: SeqDetFSM-MealyArch" {  } { { "SeqDetFSM.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653647901179 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM " "Found entity 1: SeqDetFSM" {  } { { "SeqDetFSM.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653647901179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653647901179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM_Tb-Stimulus " "Found design unit 1: SeqDetFSM_Tb-Stimulus" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653647901183 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM_Tb " "Found entity 1: SeqDetFSM_Tb" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653647901183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653647901183 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk SeqDetFSM_Tb.vhd(17) " "VHDL error at SeqDetFSM_Tb.vhd(17): formal port or parameter \"clk\" must have actual or default value" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM_Tb.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1653647901183 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk SeqDetFSM.vhd(5) " "HDL error at SeqDetFSM.vhd(5): see declaration for object \"clk\"" {  } { { "SeqDetFSM.vhd" "" { Text "D:/Universidade-de-Aveiro---LECI/UA/FPGA/aula09/parte1/SeqDetFSM.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653647901183 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653647901273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 27 11:38:21 2022 " "Processing ended: Fri May 27 11:38:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653647901273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653647901273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653647901273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653647901273 ""}
