Restore Archived Project report for DE10_NANO_SoC_GHRD
Sun Sep 24 20:15:20 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Sun Sep 24 20:15:20 2023 ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                    ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                    ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'D:/PhilLiu/Proj_Code/PickingRobot/PickingRobot_DE10-Nano-SoC/hw/DE10_NANO_SoC_GHRD_D8M_PICKINGROBOT.qar' into the 'D:/PhilLiu/Proj_Code/PickingRobot/PickingRobot_DE10-Nano-SoC/hw/DE10_NANO_SoC_GHRD_D8M_PICKINGROBOT_restored/' directory
Info: Generated report 'DE10_NANO_SoC_GHRD.restore.rpt'
Info (23030): Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Sun Sep 24 20:15:20 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                                          ;
; DE10_NANO_SOC_GHRD.sdc                                                                                                                 ;
; DE10_NANO_SoC_GHRD.qpf                                                                                                                 ;
; DE10_NANO_SoC_GHRD.qsf                                                                                                                 ;
; DE10_NANO_SoC_GHRD_assignment_defaults.qdf                                                                                             ;
; DE10_SOC_GPIO0.tcl                                                                                                                     ;
; DE10_SOC_GPIO1.tcl                                                                                                                     ;
; TERASIC_CAMERA_hw.tcl                                                                                                                  ;
; de10_nano_soc_ghrd.v                                                                                                                   ;
; ip/TERASIC_CAMERA/Bayer2RGB.v                                                                                                          ;
; ip/TERASIC_CAMERA/Bayer_LineBuffer.v                                                                                                   ;
; ip/TERASIC_CAMERA/CAMERA_Bayer.v                                                                                                       ;
; ip/TERASIC_CAMERA/CAMERA_RGB.v                                                                                                         ;
; ip/TERASIC_CAMERA/TERASIC_CAMERA.v                                                                                                     ;
; ip/TERASIC_CAMERA/add2.qip                                                                                                             ;
; ip/TERASIC_CAMERA/add2.v                                                                                                               ;
; ip/TERASIC_CAMERA/add4.qip                                                                                                             ;
; ip/TERASIC_CAMERA/add4.v                                                                                                               ;
; ip/TERASIC_CAMERA/avg2.v                                                                                                               ;
; ip/TERASIC_CAMERA/rgb_fifo.qip                                                                                                         ;
; ip/TERASIC_CAMERA/rgb_fifo.v                                                                                                           ;
; ip/V/I2C_READ_DATA.v                                                                                                                   ;
; ip/V/I2C_RESET_DELAY.v                                                                                                                 ;
; ip/V/I2C_WRITE_PTR.v                                                                                                                   ;
; ip/V/I2C_WRITE_WDATA.v                                                                                                                 ;
; ip/V/V_Auto/AUTO_FOCUS_ON.v                                                                                                            ;
; ip/V/V_Auto/AUTO_SYNC_MODIFY.v                                                                                                         ;
; ip/V/V_Auto/CLOCKMEM.v                                                                                                                 ;
; ip/V/V_Auto/FOCUS_ADJ.v                                                                                                                ;
; ip/V/V_Auto/F_VCM.v                                                                                                                    ;
; ip/V/V_Auto/I2C_DELAY.v                                                                                                                ;
; ip/V/V_Auto/LCD_COUNTER.v                                                                                                              ;
; ip/V/V_Auto/MODIFY_SYNC.v                                                                                                              ;
; ip/V/V_Auto/RESET_DELAY.v                                                                                                              ;
; ip/V/V_Auto/VCM_CTRL_P.v                                                                                                               ;
; ip/V/V_Auto/VCM_I2C.v                                                                                                                  ;
; ip/V/V_Auto/VCM_STEP.v                                                                                                                 ;
; ip/V/V_Auto/VCM_TEST.v                                                                                                                 ;
; ip/V/V_HDMI/AUDIO_IF.v                                                                                                                 ;
; ip/V/V_HDMI/HDMI_I2C_WRITE_WDATA.v                                                                                                     ;
; ip/V/V_HDMI/HDMI_TX_AD7513.v                                                                                                           ;
; ip/V/V_HDMI/I2C_Controller.v                                                                                                           ;
; ip/V/V_HDMI/I2C_HDMI_Config.v                                                                                                          ;
; ip/debounce/debounce.v                                                                                                                 ;
; ip/edge_detect/altera_edge_detector.v                                                                                                  ;
; ip/hps_reset_manager/hps_reset.v                                                                                                       ;
; ip/hps_reset_manager/hps_reset_manager.v                                                                                               ;
; ip/hps_reset_manager/hps_reset_manager_hw.tcl                                                                                          ;
; my_pwm_hw.tcl                                                                                                                          ;
; pwm.v                                                                                                                                  ;
; soc_system.qsys                                                                                                                        ;
; soc_system.sopcinfo                                                                                                                    ;
; soc_system/soc_system.cmp                                                                                                              ;
; soc_system/synthesis/soc_system.debuginfo                                                                                              ;
; soc_system/synthesis/soc_system.qip                                                                                                    ;
; soc_system/synthesis/soc_system.regmap                                                                                                 ;
; soc_system/synthesis/soc_system.v                                                                                                      ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                                                          ;
; soc_system/synthesis/submodules/Bayer2RGB.v                                                                                            ;
; soc_system/synthesis/submodules/Bayer_LineBuffer.v                                                                                     ;
; soc_system/synthesis/submodules/CAMERA_Bayer.v                                                                                         ;
; soc_system/synthesis/submodules/CAMERA_RGB.v                                                                                           ;
; soc_system/synthesis/submodules/TERASIC_CAMERA.v                                                                                       ;
; soc_system/synthesis/submodules/add4.v                                                                                                 ;
; soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc                                                                            ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv                                                                                ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v                                                                  ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v                                                                         ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv                                                                     ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v                                                                    ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v                                                                    ;
; soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v                                                                            ;
; soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v                                                                   ;
; soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v                                                                   ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v                                                                  ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sync.v                                                                            ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v                                                                 ;
; soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v                                                                       ;
; soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v                                                                    ;
; soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc                                                                                  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                         ;
; soc_system/synthesis/submodules/altera_avalon_i2c.v                                                                                    ;
; soc_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                                                            ;
; soc_system/synthesis/submodules/altera_avalon_i2c_condt_det.v                                                                          ;
; soc_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                                                          ;
; soc_system/synthesis/submodules/altera_avalon_i2c_csr.v                                                                                ;
; soc_system/synthesis/submodules/altera_avalon_i2c_fifo.v                                                                               ;
; soc_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                                                             ;
; soc_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                                                          ;
; soc_system/synthesis/submodules/altera_avalon_i2c_spksupp.v                                                                            ;
; soc_system/synthesis/submodules/altera_avalon_i2c_txout.v                                                                              ;
; soc_system/synthesis/submodules/altera_avalon_i2c_txshifter.v                                                                          ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                                                              ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                                                                ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                                       ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                                           ;
; soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                                             ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                                                    ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                                       ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                                                     ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                                                      ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                                          ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                   ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                                     ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                                          ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                                                            ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                                         ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                                    ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                                                  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                                    ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                                                          ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                                                     ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                                                        ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                                                           ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                                                      ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                                       ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                                                         ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                                                            ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                                                              ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                                                            ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                        ;
; soc_system/synthesis/submodules/altera_up_rs232_counters.v                                                                             ;
; soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v                                                                      ;
; soc_system/synthesis/submodules/altera_up_rs232_out_serializer.v                                                                       ;
; soc_system/synthesis/submodules/altera_up_sync_fifo.v                                                                                  ;
; soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v                                                                    ;
; soc_system/synthesis/submodules/altera_up_video_dma_to_memory.v                                                                        ;
; soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v                                                                        ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                                                         ;
; soc_system/synthesis/submodules/avg2.v                                                                                                 ;
; soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv                                                                           ;
; soc_system/synthesis/submodules/hps.pre.xml                                                                                            ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                                                         ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram.v                                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                        ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                                                 ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                                                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                                                                ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                                                       ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                                                            ;
; soc_system/synthesis/submodules/irq_detector.v                                                                                         ;
; soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv ;
; soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv             ;
; soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv                                           ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc                                          ;
; soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv                                           ;
; soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv         ;
; soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv                                   ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv               ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv            ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv                ;
; soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv               ;
; soc_system/synthesis/submodules/pwm.v                                                                                                  ;
; soc_system/synthesis/submodules/rgb_fifo.v                                                                                             ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                                              ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                                                 ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                                               ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                                              ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                                              ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                                                 ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                                               ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                                                      ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                                                                 ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                                                 ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                                                 ;
; soc_system/synthesis/submodules/soc_system_Body_dir.v                                                                                  ;
; soc_system/synthesis/submodules/soc_system_Falling_S_in.v                                                                              ;
; soc_system/synthesis/submodules/soc_system_Raise_S_in.v                                                                                ;
; soc_system/synthesis/submodules/soc_system_Stream_to_Mem.v                                                                             ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v                                                                          ;
; soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v                                                                 ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                                                                ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                                                                 ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                                                     ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                                                                   ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                                                    ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                                                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                                                     ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                                                      ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                                                               ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                                                           ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                                                           ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                                                 ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                                                                   ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                                                       ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv                                      ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                                                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                                                 ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                                                             ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv                                                          ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                                                                ;
; soc_system/synthesis/submodules/soc_system_pll_sys.qip                                                                                 ;
; soc_system/synthesis/submodules/soc_system_pll_sys.v                                                                                   ;
; soc_system/synthesis/submodules/soc_system_start_pause.v                                                                               ;
; soc_system/synthesis/submodules/soc_system_uart_0.v                                                                                    ;
; soc_system/synthesis/submodules/soc_system_uart_2.v                                                                                    ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv                                                                     ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv                                                           ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv                                                          ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp                                                                        ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv                                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp                                                                      ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv                                                                       ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp                                                                        ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv                                                                         ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                              ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                             ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp                                                                ;
; soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                                 ;
; soc_system/synthesis/submodules/state_machine_counter.v                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


