Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testtop_isim_beh.exe -prj C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testtop_beh.prj work.testtop work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/sign.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/register.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/mux.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/ALU.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/x4seg7.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/seg7clk.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/memory.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/CPU.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/top.v" into library work
Analyzing Verilog file "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testtop.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testtop.v" Line 14: Port cpu_clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/CPU.v" Line 84: Port cmd_w is not connected to this instance
Completed static elaboration
Compiling module clk_s(delay_k=40000)
Compiling module register
Compiling module register(start_value=32'b0111111...
Compiling module register(start_value=16'b0100000...
Compiling module incdec
Compiling module mux4
Compiling module ALU
Compiling module ControlUnit
Compiling module CPU
Compiling module memory
Compiling module digit_to_sign
Compiling module x4seg7
Compiling module top
Compiling module testtop
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testtop_isim_beh.exe
Fuse Memory Usage: 30688 KB
Fuse CPU Usage: 514 ms
