# ðŸŽ¯ OOPS Concepts in SystemVerilog

SystemVerilog supports **Object-Oriented Programming (OOP)**, enhancing code **modularity**, **reuse**, and **scalability**â€”essential for complex verification and modeling.  
This folder currently includes **two core pillars** of OOP, with clean examples and usage demonstrations.

---

## ðŸ“Œ 1. Inheritance ðŸ§¬

> **Definition**: Inheritance allows a **child class (derived class)** to access properties and methods from a **parent class (base class)**.

ðŸ”¹ Promotes **code reusability**  
ðŸ”¹ Supports **hierarchical relationships**  
ðŸ”¹ Simplifies **maintenance and extension** of existing code  

ðŸ“ _Check the example to understand how child classes inherit and override functionality from base classes in SV._

---

## ðŸ“Œ 2. Polymorphism ðŸŒ€

> **Definition**: Polymorphism allows methods of the **child class** to be accessed using a **parent class handle**â€”letting **parent behave like a child**.

ðŸ”¹ Enables **dynamic method dispatch** using `virtual` methods  
ðŸ”¹ Supports **flexibility in code behavior at runtime**  
ðŸ”¹ Reduces **tight coupling** between testbench components  

ðŸ“ _Explore examples demonstrating virtual functions and handles in action._

---

ðŸ”§ **Coming Soon**:  
- ðŸ” **Encapsulation**  
- ðŸ§  **Abstraction**  

---

### ðŸ“š Summary

| OOP Concept     | Description                                      | Status       |
|----------------|--------------------------------------------------|--------------|
| Inheritance     | Share features from base to derived classes      | âœ… Implemented |
| Polymorphism    | Parent handles calling child methods             | âœ… Implemented |
| Encapsulation   | Bind data and methods with access restrictions   | ðŸš§ In Progress |
| Abstraction     | Hiding internal details, showing only essentials | ðŸš§ In Progress |

---

ðŸ“Œ **Language**: SystemVerilog  
ðŸ“‚ **Domain**:  Verification / Digital Design  

---

> ðŸ”— _Feel free to explore, clone, and contribute!_

