`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_28(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111100011000110000000001101111100000011100110001111111101000011000000000110111100000000000100110100111111100000110101111111010001001000000000100000011;
		2'd1: data <= 153'b111111101001010111111111100100000000000100001100100111111100010010000000000010111100011111110111000100000000001011110001111111111000011111111111110110000;
		2'd2: data <= 153'b111111100001011001111110101111001011111101111000001000000101101100100000001000110110000000001010001010111111111000101010000000000111010000000000011101100;
		2'd3: data <= 153'b000000000001001100000000111010101111111101110101011111111100010000010000010000010100111111110001101011111111111101100011111111010111100100000001010000101;
		endcase
		end
	end
	assign dout = data;
endmodule
