Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 18:10:54 2025
| Host         : Usuario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.284        0.000                      0                  443        0.128        0.000                      0                  443        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.284        0.000                      0                  443        0.128        0.000                      0                  443        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 1.645ns (24.898%)  route 4.962ns (75.102%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.536     8.640    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_1
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.117     8.757 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.818     9.575    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.348     9.923 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=14, routed)          0.885    10.808    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    10.958 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=3, routed)           0.635    11.592    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.918 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1/O
                         net (fo=1, routed)           0.000    11.918    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.029    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.645ns (24.954%)  route 4.947ns (75.046%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.536     8.640    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_1
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.117     8.757 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.818     9.575    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.348     9.923 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=14, routed)          0.885    10.808    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    10.958 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=3, routed)           0.620    11.577    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.903 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.903    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.029    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 1.645ns (26.126%)  route 4.651ns (73.874%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.536     8.640    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_1
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.117     8.757 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.818     9.575    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.348     9.923 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=14, routed)          0.885    10.808    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.150    10.958 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=3, routed)           0.324    11.282    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_3_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.326    11.608 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.608    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][0]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.032    15.205    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.417ns (22.387%)  route 4.913ns (77.613%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.536     8.640    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_1
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.117     8.757 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.818     9.575    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.348     9.923 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=14, routed)          0.885    10.808    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.124    10.932 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_3/O
                         net (fo=1, routed)           0.585    11.517    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_3_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I2_O)        0.124    11.641 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_1/O
                         net (fo=1, routed)           0.000    11.641    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.077    15.250    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.432ns (23.578%)  route 4.642ns (76.422%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.511    11.261    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.124    11.385 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1/O
                         net (fo=1, routed)           0.000    11.385    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1_n_0
    SLICE_X3Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.029    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.385    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 1.432ns (23.583%)  route 4.640ns (76.417%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.510    11.260    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124    11.384 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][1]_i_1/O
                         net (fo=1, routed)           0.000    11.384    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][1]_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.031    15.204    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.432ns (23.630%)  route 4.628ns (76.370%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.498    11.247    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.371 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.371    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.031    15.204    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.432ns (23.631%)  route 4.628ns (76.369%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.498    11.247    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I5_O)        0.124    11.371 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.371    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.031    15.204    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.432ns (23.646%)  route 4.624ns (76.354%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.494    11.243    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I1_O)        0.124    11.367 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.367    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.029    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.432ns (23.535%)  route 4.653ns (76.465%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  Inst_Sincronizador/planta_panel_sync_2_reg[3]/Q
                         net (fo=5, routed)           1.199     6.967    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.091 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=2, routed)           0.890     7.981    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.124     8.105 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_2/O
                         net (fo=28, routed)          0.867     8.971    Inst_Sincronizador/planta_panel_sync_2_reg[0]_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.153     9.124 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17/O
                         net (fo=1, routed)           0.674     9.799    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_17_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.327    10.126 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.500    10.626    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]_3
    SLICE_X1Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.522    11.272    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_1/O
                         net (fo=1, routed)           0.000    11.396    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_1_n_0
    SLICE_X2Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.077    15.250    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.227ns (45.794%)  route 0.269ns (54.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Inst_Sincronizador/planta_externa_sync_2_reg[1]/Q
                         net (fo=10, routed)          0.269     1.915    Inst_Sincronizador/Q[1]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.099     2.014 r  Inst_Sincronizador/Gestor.dest_fin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[1]
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.092     1.886    Inst_GestorPrioridades/Gestor.dest_fin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.522%)  route 0.310ns (62.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/Q
                         net (fo=9, routed)           0.310     1.969    Inst_Sincronizador/Q[0]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.045     2.014 r  Inst_Sincronizador/Gestor.dest_fin[0]_i_1/O
                         net (fo=1, routed)           0.000     2.014    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[0]
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.091     1.885    Inst_GestorPrioridades/Gestor.dest_fin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_Counter1/count_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter1/full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  Inst_Counter1/count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Inst_Counter1/count_i_reg[0]/Q
                         net (fo=6, routed)           0.076     1.735    Inst_Counter1/count_i_reg_n_0_[0]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.780 r  Inst_Counter1/full_i_i_1/O
                         net (fo=1, routed)           0.000     1.780    Inst_Counter1/full_i_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  Inst_Counter1/full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  Inst_Counter1/full_i_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.091     1.622    Inst_Counter1/full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.863%)  route 0.380ns (67.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/Q
                         net (fo=9, routed)           0.380     2.039    Inst_GestorPrioridades/Q[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.084 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.878     2.043    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.120     1.917    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.673%)  route 0.366ns (66.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.598     1.517    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_Sincronizador/planta_actual_sync_2_reg[3]/Q
                         net (fo=9, routed)           0.366     2.025    Inst_Sincronizador/planta_actual_sync_2_reg[3]_0[3]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.045     2.070 r  Inst_Sincronizador/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.070    Inst_FMS/D[1]
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.092     1.886    Inst_FMS/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_actual_sync_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.598     1.517    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/Q
                         net (fo=1, routed)           0.114     1.772    Inst_Sincronizador/planta_actual_sync_1[1]
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070     1.587    Inst_Sincronizador/planta_actual_sync_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.900%)  route 0.379ns (67.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_Sincronizador/planta_externa_sync_2_reg[0]/Q
                         net (fo=9, routed)           0.379     2.039    Inst_GestorPrioridades/Q[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.084 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.878     2.043    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.091     1.888    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.746%)  route 0.336ns (59.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Inst_Sincronizador/planta_panel_sync_2_reg[0]/Q
                         net (fo=4, routed)           0.139     1.798    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.843 f  Inst_Sincronizador/Gestor.dest_fin[3]_i_6/O
                         net (fo=4, routed)           0.197     2.040    Inst_Sincronizador/Gestor.dest_fin[3]_i_6_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.085 r  Inst_Sincronizador/Gestor.dest_fin[2]_i_1/O
                         net (fo=1, routed)           0.000     2.085    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[2]
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.092     1.886    Inst_GestorPrioridades/Gestor.dest_fin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.227ns (37.685%)  route 0.375ns (62.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.599     1.518    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Inst_Sincronizador/planta_externa_sync_2_reg[1]/Q
                         net (fo=10, routed)          0.375     2.022    Inst_GestorPrioridades/Q[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.099     2.121 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][1]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.878     2.043    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.121     1.918    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.889%)  route 0.153ns (52.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FMS/FSM_onehot_cur_state_reg[6]/Q
                         net (fo=8, routed)           0.153     1.818    Inst_FMS/FSM_onehot_cur_state_reg_n_0_[6]
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.075     1.611    Inst_FMS/FSM_onehot_cur_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    Inst_Counter1/count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    Inst_Counter1/count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    Inst_Counter1/count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    Inst_Counter1/count_i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    Inst_Counter1/full_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    Inst_Counter2/count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    Inst_Counter2/count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    Inst_Counter2/count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    Inst_Counter2/count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    Inst_Counter1/full_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    Inst_Counter1/full_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    Inst_Counter1/count_i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    Inst_Counter1/full_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    Inst_Counter1/full_i_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.427ns  (logic 1.879ns (29.235%)  route 4.548ns (70.765%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.968     5.134    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     5.258 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2/O
                         net (fo=4, routed)           1.045     6.303    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2_n_0
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.124     6.427 r  Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1/O
                         net (fo=1, routed)           0.000     6.427    Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 1.879ns (31.185%)  route 4.146ns (68.815%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.968     5.134    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     5.258 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2/O
                         net (fo=4, routed)           0.643     5.901    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2_n_0
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.124     6.025 r  Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1/O
                         net (fo=1, routed)           0.000     6.025    Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.992ns  (logic 1.879ns (31.357%)  route 4.113ns (68.643%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.968     5.134    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     5.258 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2/O
                         net (fo=4, routed)           0.610     5.868    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2_n_0
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.124     5.992 r  Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1/O
                         net (fo=1, routed)           0.000     5.992    Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 1.755ns (29.436%)  route 4.207ns (70.564%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.167 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.968     5.134    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I1_O)        0.124     5.258 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2/O
                         net (fo=4, routed)           0.704     5.962    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_2_n_0
    SLICE_X4Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 1.755ns (29.501%)  route 4.194ns (70.499%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.842     4.349    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.124     4.473 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=5, routed)           0.717     5.190    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I0_O)        0.124     5.314 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.635     5.949    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.116     0.257    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X5Y103         FDRE                                         r  Inst_SpiSlave/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.036%)  route 0.150ns (53.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[4]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[4]/Q
                         net (fo=6, routed)           0.150     0.278    Inst_SpiSlave/p_1_in
    SLICE_X5Y103         FDRE                                         r  Inst_SpiSlave/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[3]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    Inst_SpiSlave/p_0_in
    SLICE_X5Y103         FDRE                                         r  Inst_SpiSlave/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.071%)  route 0.164ns (46.929%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.164     0.305    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I0_O)        0.045     0.350 r  Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.189ns (53.469%)  route 0.164ns (46.531%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.164     0.305    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X3Y102         LUT3 (Prop_lut3_I0_O)        0.048     0.353 r  Inst_SpiSlave/PLANTA_PANEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Inst_SpiSlave/PLANTA_PANEL[1]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[0]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_SpiSlave/contador_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    Inst_SpiSlave/contador[0]
    SLICE_X3Y103         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  Inst_SpiSlave/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Inst_SpiSlave/contador[0]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  Inst_SpiSlave/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    Inst_SpiSlave/PLANTA_ACTUAL_reg[3]_0[2]
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[1]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/contador_reg[1]/Q
                         net (fo=5, routed)           0.183     0.324    Inst_SpiSlave/contador[1]
    SLICE_X4Y103         LUT5 (Prop_lut5_I0_O)        0.042     0.366 r  Inst_SpiSlave/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    Inst_SpiSlave/contador[2]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Inst_SpiSlave/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[1]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/contador_reg[1]/Q
                         net (fo=5, routed)           0.183     0.324    Inst_SpiSlave/contador[1]
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.045     0.369 r  Inst_SpiSlave/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    Inst_SpiSlave/contador[1]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  Inst_SpiSlave/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.685%)  route 0.188ns (50.315%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.188     0.329    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X5Y101         LUT5 (Prop_lut5_I3_O)        0.045     0.374 r  Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1/O
                         net (fo=1, routed)           0.000     0.374    Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.273ns (48.217%)  route 4.590ns (51.783%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDPE (Prop_fdpe_C_Q)         0.419     5.747 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=16, routed)          1.534     7.280    Inst_FMS/Q[0]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.299     7.579 r  Inst_FMS/LEDS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.056    10.635    LEDS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.191 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.191    LEDS[5]
    R10                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.157ns (47.905%)  route 4.521ns (52.095%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.334     7.117    Inst_codificador/LEDS[3][1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.187    10.428    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.005 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.005    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_CIERRA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 3.998ns (46.891%)  route 4.528ns (53.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  Inst_Motor_Puerta/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_Motor_Puerta/PWM2_reg/Q
                         net (fo=1, routed)           4.528    10.311    PUERTA_CIERRA_motor_to_top_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.853 r  PUERTA_CIERRA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.853    PUERTA_CIERRA_motor_to_top
    G6                                                                r  PUERTA_CIERRA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_BAJA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 3.985ns (46.775%)  route 4.535ns (53.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_Motor_Ascensor/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_Motor_Ascensor/PWM2_reg/Q
                         net (fo=1, routed)           4.535    10.317    ASCENSOR_BAJA_motor_to_top_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.847 r  ASCENSOR_BAJA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.847    ASCENSOR_BAJA_motor_to_top
    F6                                                                r  ASCENSOR_BAJA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.504ns (53.471%)  route 3.919ns (46.529%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDPE (Prop_fdpe_C_Q)         0.419     5.747 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=16, routed)          1.526     7.272    Inst_FMS/Q[0]
    SLICE_X2Y94          LUT5 (Prop_lut5_I1_O)        0.327     7.599 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.393     9.993    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.758    13.750 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.750    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_ABRE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 3.971ns (47.428%)  route 4.402ns (52.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  Inst_Motor_Puerta/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_Motor_Puerta/PWM1_reg/Q
                         net (fo=1, routed)           4.402    10.185    PUERTA_ABRE_motor_to_top_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.700 r  PUERTA_ABRE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.700    PUERTA_ABRE_motor_to_top
    J2                                                                r  PUERTA_ABRE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_SUBE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 3.971ns (47.723%)  route 4.350ns (52.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_Motor_Ascensor/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  Inst_Motor_Ascensor/PWM1_reg/Q
                         net (fo=1, routed)           4.350    10.133    ASCENSOR_SUBE_motor_to_top_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.648 r  ASCENSOR_SUBE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.648    ASCENSOR_SUBE_motor_to_top
    K1                                                                r  ASCENSOR_SUBE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.141ns (49.992%)  route 4.142ns (50.008%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.376     7.159    Inst_FMS/Q[2]
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.766    10.050    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.610 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.610    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.481ns (57.070%)  route 3.371ns (42.930%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDPE (Prop_fdpe_C_Q)         0.419     5.747 f  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=16, routed)          1.534     7.280    Inst_FMS/Q[0]
    SLICE_X2Y94          LUT5 (Prop_lut5_I2_O)        0.321     7.601 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.837     9.439    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    13.180 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.180    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 4.130ns (53.195%)  route 3.634ns (46.805%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.725     5.328    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.334     7.117    Inst_codificador/LEDS[3][1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.301     9.542    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.092 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.092    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.380ns (72.538%)  route 0.523ns (27.462%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.172     1.836    Inst_FMS/Q[3]
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  Inst_FMS/LEDS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.232    LEDS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.426 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.426    LEDS[4]
    K16                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.488ns (67.796%)  route 0.707ns (32.204%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.605     1.524    Inst_codificador/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_codificador/OUT_P_i_reg[1]/Q
                         net (fo=4, routed)           0.305     1.970    Inst_FMS/LEDS[1][1]
    SLICE_X2Y94          LUT5 (Prop_lut5_I4_O)        0.043     2.013 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.415    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.304     3.719 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.719    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.437ns (64.691%)  route 0.784ns (35.309%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.170     1.834    Inst_codificador/LEDS[3][2]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.615     2.494    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.745 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.495ns (59.508%)  route 1.018ns (40.492%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.332     1.997    Inst_FMS/Q[3]
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.047     2.044 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.729    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.307     4.036 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.036    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.447ns (57.567%)  route 1.067ns (42.433%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.247     1.912    Inst_FMS/Q[3]
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.819     2.776    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.037 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.037    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.463ns (55.493%)  route 1.174ns (44.507%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.170     1.834    Inst_codificador/LEDS[3][2]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.004     2.883    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.160 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.160    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.442ns (53.843%)  route 1.236ns (46.157%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.604     1.523    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.333     1.998    Inst_FMS/Q[3]
    SLICE_X2Y94          LUT4 (Prop_lut4_I2_O)        0.045     2.043 r  Inst_FMS/LEDS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.903     2.946    LEDS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.202 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.202    LEDS[5]
    R10                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_SUBE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.981ns  (logic 1.357ns (45.538%)  route 1.623ns (54.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_Motor_Ascensor/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_Motor_Ascensor/PWM1_reg/Q
                         net (fo=1, routed)           1.623     3.287    ASCENSOR_SUBE_motor_to_top_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     4.503 r  ASCENSOR_SUBE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     4.503    ASCENSOR_SUBE_motor_to_top
    K1                                                                r  ASCENSOR_SUBE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_ABRE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.357ns (45.147%)  route 1.649ns (54.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  Inst_Motor_Puerta/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_Motor_Puerta/PWM1_reg/Q
                         net (fo=1, routed)           1.649     3.312    PUERTA_ABRE_motor_to_top_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     4.528 r  PUERTA_ABRE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     4.528    PUERTA_ABRE_motor_to_top
    J2                                                                r  PUERTA_ABRE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_BAJA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.132ns  (logic 1.371ns (43.780%)  route 1.761ns (56.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_Motor_Ascensor/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_Motor_Ascensor/PWM2_reg/Q
                         net (fo=1, routed)           1.761     3.424    ASCENSOR_BAJA_motor_to_top_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.654 r  ASCENSOR_BAJA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     4.654    ASCENSOR_BAJA_motor_to_top
    F6                                                                r  ASCENSOR_BAJA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 2.095ns (30.721%)  route 4.725ns (69.279%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.733     6.820    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 2.095ns (30.721%)  route 4.725ns (69.279%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.733     6.820    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 2.095ns (30.721%)  route 4.725ns (69.279%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.733     6.820    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 2.095ns (30.721%)  route 4.725ns (69.279%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.733     6.820    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 2.095ns (31.598%)  route 4.535ns (68.402%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.544     6.630    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X4Y97          FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 2.095ns (31.598%)  route 4.535ns (68.402%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.544     6.630    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 2.095ns (31.598%)  route 4.535ns (68.402%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.090     4.614    Inst_FMS/AR[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124     4.738 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     5.001    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.120     5.121 r  Inst_FMS/FSM_onehot_cur_state[7]_i_3/O
                         net (fo=1, routed)           0.639     5.760    Inst_FMS/FSM_onehot_cur_state[7]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.327     6.087 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.544     6.630    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.659ns (29.516%)  route 3.962ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.152     4.195 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.426     5.621    Inst_Sincronizador/SR[0]
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_actual_sync_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.659ns (29.516%)  route 3.962ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.152     4.195 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.426     5.621    Inst_Sincronizador/SR[0]
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.621ns  (logic 1.659ns (29.516%)  route 3.962ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           2.536     4.043    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X3Y103         LUT1 (Prop_lut1_I0_O)        0.152     4.195 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.426     5.621    Inst_Sincronizador/SR[0]
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.517%)  route 0.130ns (50.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/Q
                         net (fo=2, routed)           0.130     0.258    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[3]
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[1]
    SLICE_X2Y102         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[3]
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.193%)  route 0.134ns (48.807%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[2]
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/Q
                         net (fo=1, routed)           0.172     0.313    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[0]
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.748%)  route 0.174ns (55.252%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/Q
                         net (fo=1, routed)           0.174     0.315    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[0]
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.202%)  route 0.190ns (59.798%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/Q
                         net (fo=2, routed)           0.190     0.318    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[2]
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.779%)  route 0.159ns (49.221%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/Q
                         net (fo=1, routed)           0.159     0.323    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[0]
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.140%)  route 0.186ns (56.860%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/Q
                         net (fo=2, routed)           0.186     0.327    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[1]
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.398%)  route 0.208ns (59.602%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/Q
                         net (fo=2, routed)           0.208     0.349    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[1]
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/C





