$date
	Thu Sep 25 23:18:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealyseqoverlap_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! out $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b1 )
0$
0#
0"
0!
$end
#2
1"
#4
0"
1#
#6
b1 *
1"
#8
b10 )
0"
1$
#10
b0 )
b10 *
1"
#12
b11 )
0"
0$
#14
b1 )
b11 *
1"
#16
b10 )
1!
0"
1$
#18
0!
b0 )
b10 *
1"
#20
b11 )
0"
0$
#22
b1 )
b11 *
1"
#24
b10 )
1!
0"
1$
#26
0!
b0 )
b10 *
1"
#28
b11 )
0"
0$
#30
b1 )
b11 *
1"
#32
b10 )
1!
0"
1$
#34
0!
b0 )
b10 *
1"
#36
b11 )
0"
0$
#38
b1 )
b11 *
1"
#40
b10 )
1!
0"
1$
#42
0!
b0 )
b10 *
1"
#44
b11 )
0"
0$
#46
b1 )
b11 *
1"
#48
b10 )
1!
0"
1$
#50
0!
b0 )
b10 *
1"
#52
0"
#54
b0 *
1"
#56
0"
#58
1"
#60
0"
#62
1"
