--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml myNetworkAurora.twx myNetworkAurora.ncd -o
myNetworkAurora.twr myNetworkAurora.pcf

Design file:              myNetworkAurora.ncd
Physical constraint file: myNetworkAurora.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock INIT_CLK1
----------------------------------------+------------+------------+------------------+--------+
                                        |Max Setup to|Max Hold to |                  | Clock  |
Source                                  | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------------------------+------------+------------+------------------+--------+
EN_recv_ports_3_putNonFullVCs           |    3.409(R)|    0.728(R)|INIT_CLK1_BUFGP   |   0.000|
EN_send_ports_3_putFlit                 |    3.644(R)|    1.019(R)|INIT_CLK1_BUFGP   |   0.000|
RESET                                   |    4.118(R)|   -0.251(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|    2.408(R)|    1.171(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<0>         |   -0.181(R)|    2.740(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<1>         |   -0.489(R)|    2.991(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<2>         |   -0.021(R)|    2.598(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<3>         |   -0.368(R)|    2.882(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<4>         |   -0.008(R)|    2.598(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<5>         |   -0.175(R)|    2.710(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<6>         |   -0.494(R)|    3.033(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<7>         |   -0.389(R)|    2.905(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<8>         |   -0.243(R)|    2.805(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<9>         |   -0.385(R)|    2.901(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<10>        |   -0.197(R)|    2.775(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<11>        |   -0.330(R)|    2.859(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<12>        |   -0.262(R)|    2.817(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<13>        |   -0.432(R)|    2.938(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<14>        |   -0.316(R)|    2.867(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<15>        |   -0.417(R)|    2.926(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<16>        |   -0.026(R)|    2.610(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<17>        |    2.240(R)|    2.833(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<18>        |    2.224(R)|    2.312(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<19>        |    0.611(R)|    2.544(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_putFlit_flit_in<20>        |    3.155(R)|    1.472(R)|INIT_CLK1_BUFGP   |   0.000|
----------------------------------------+------------+------------+------------------+--------+

Setup/Hold to clock INIT_CLK2
----------------------------------------+------------+------------+------------------+--------+
                                        |Max Setup to|Max Hold to |                  | Clock  |
Source                                  | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------------------------+------------+------------+------------------+--------+
EN_recv_ports_0_putNonFullVCs           |    5.946(R)|    0.361(R)|INIT_CLK2_BUFGP   |   0.000|
EN_recv_ports_1_putNonFullVCs           |    4.938(R)|    1.105(R)|INIT_CLK2_BUFGP   |   0.000|
EN_recv_ports_2_putNonFullVCs           |    4.386(R)|    1.151(R)|INIT_CLK2_BUFGP   |   0.000|
EN_send_ports_0_putFlit                 |    2.196(R)|    1.901(R)|INIT_CLK2_BUFGP   |   0.000|
EN_send_ports_1_putFlit                 |    2.942(R)|    1.489(R)|INIT_CLK2_BUFGP   |   0.000|
EN_send_ports_2_putFlit                 |    2.768(R)|    1.572(R)|INIT_CLK2_BUFGP   |   0.000|
RESET                                   |    4.814(R)|    0.921(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|    5.840(R)|    0.119(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|    4.699(R)|    1.206(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|    4.510(R)|    1.178(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<0>         |   -0.182(R)|    2.599(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<1>         |   -0.111(R)|    2.503(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<2>         |   -0.040(R)|    2.472(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<3>         |   -0.330(R)|    2.705(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<4>         |   -0.074(R)|    2.515(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<5>         |   -0.164(R)|    2.558(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<6>         |   -0.171(R)|    2.588(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<7>         |   -0.404(R)|    2.771(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<8>         |   -0.004(R)|    2.437(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<9>         |   -0.380(R)|    2.749(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<10>        |   -0.280(R)|    2.703(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<11>        |   -0.221(R)|    2.609(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<12>        |   -0.167(R)|    2.591(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<13>        |   -0.305(R)|    2.685(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<14>        |    0.269(R)|    2.193(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<15>        |   -0.387(R)|    2.760(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<16>        |   -0.243(R)|    2.674(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<17>        |    2.306(R)|    2.736(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<18>        |    2.120(R)|    2.391(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<19>        |    0.594(R)|    2.419(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_putFlit_flit_in<20>        |    2.303(R)|    2.013(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<0>         |   -0.311(R)|    2.810(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<1>         |   -0.578(R)|    3.022(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<2>         |   -0.327(R)|    2.824(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<3>         |   -0.542(R)|    2.989(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<4>         |    0.248(R)|    2.311(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<5>         |   -0.407(R)|    2.871(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<6>         |   -0.332(R)|    2.823(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<7>         |   -0.441(R)|    2.890(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<8>         |   -0.325(R)|    2.819(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<9>         |   -0.366(R)|    2.823(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<10>        |    0.434(R)|    2.130(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<11>        |   -0.039(R)|    2.532(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<12>        |    0.176(R)|    2.335(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<13>        |   -0.141(R)|    2.590(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<14>        |    0.249(R)|    2.269(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<15>        |   -0.105(R)|    2.559(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<16>        |    0.035(R)|    2.477(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<17>        |    2.639(R)|    1.992(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<18>        |    2.325(R)|    1.793(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<19>        |    1.015(R)|    2.005(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_putFlit_flit_in<20>        |    2.087(R)|    2.007(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<0>         |    0.016(R)|    2.433(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<1>         |   -0.210(R)|    2.605(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<2>         |    0.294(R)|    2.176(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<3>         |   -0.110(R)|    2.515(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<4>         |   -0.001(R)|    2.460(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<5>         |   -0.311(R)|    2.708(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<6>         |   -0.016(R)|    2.452(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<7>         |   -0.229(R)|    2.617(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<8>         |   -0.090(R)|    2.524(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<9>         |   -0.162(R)|    2.556(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<10>        |   -0.248(R)|    2.679(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<11>        |   -0.162(R)|    2.562(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<12>        |   -0.205(R)|    2.636(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<13>        |   -0.346(R)|    2.730(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<14>        |   -0.077(R)|    2.520(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<15>        |   -0.314(R)|    2.700(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<16>        |   -0.201(R)|    2.645(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<17>        |    2.135(R)|    2.385(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<18>        |    2.268(R)|    1.744(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<19>        |    0.606(R)|    2.417(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_putFlit_flit_in<20>        |    2.889(R)|    1.863(R)|INIT_CLK2_BUFGP   |   0.000|
----------------------------------------+------------+------------+------------------+--------+

Clock INIT_CLK1 to Pad
-----------------------------+------------+------------------+--------+
                             | clk (edge) |                  | Clock  |
Destination                  |   to PAD   |Internal Clock(s) | Phase  |
-----------------------------+------------+------------------+--------+
recv_ports_3_getFlit<0>      |   13.998(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<1>      |   13.768(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<2>      |   13.829(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<3>      |   14.064(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<4>      |   13.819(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<5>      |   14.255(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<6>      |   14.338(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<7>      |   14.156(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<8>      |   13.822(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<9>      |   14.262(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<10>     |   14.028(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<11>     |   14.254(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<12>     |   14.060(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<13>     |   13.835(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<14>     |   14.566(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<15>     |   14.412(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<16>     |   14.160(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<17>     |   14.798(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<18>     |   13.327(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<19>     |   13.549(R)|INIT_CLK1_BUFGP   |   0.000|
recv_ports_3_getFlit<20>     |   14.373(R)|INIT_CLK1_BUFGP   |   0.000|
send_ports_3_getNonFullVCs<0>|    9.367(R)|INIT_CLK1_BUFGP   |   0.000|
-----------------------------+------------+------------------+--------+

Clock INIT_CLK2 to Pad
-----------------------------+------------+------------------+--------+
                             | clk (edge) |                  | Clock  |
Destination                  |   to PAD   |Internal Clock(s) | Phase  |
-----------------------------+------------+------------------+--------+
recv_ports_0_getFlit<0>      |   14.461(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<1>      |   14.438(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<2>      |   15.150(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<3>      |   14.705(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<4>      |   14.656(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<5>      |   14.740(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<6>      |   14.544(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<7>      |   15.085(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<8>      |   14.942(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<9>      |   14.928(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<10>     |   14.572(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<11>     |   13.854(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<12>     |   14.679(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<13>     |   13.352(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<14>     |   13.874(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<15>     |   14.862(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<16>     |   14.671(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<17>     |   14.005(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<18>     |   13.420(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<19>     |   13.949(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_0_getFlit<20>     |   15.421(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<0>      |   15.121(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<1>      |   15.058(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<2>      |   15.276(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<3>      |   15.314(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<4>      |   15.381(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<5>      |   15.128(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<6>      |   15.204(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<7>      |   15.423(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<8>      |   15.085(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<9>      |   15.083(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<10>     |   14.879(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<11>     |   15.221(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<12>     |   14.717(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<13>     |   15.284(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<14>     |   15.234(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<15>     |   15.389(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<16>     |   15.265(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<17>     |   15.250(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<18>     |   14.984(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<19>     |   15.562(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_1_getFlit<20>     |   15.052(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<0>      |   13.758(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<1>      |   14.974(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<2>      |   14.715(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<3>      |   14.584(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<4>      |   14.274(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<5>      |   14.689(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<6>      |   13.958(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<7>      |   13.921(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<8>      |   14.294(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<9>      |   14.760(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<10>     |   14.642(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<11>     |   14.223(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<12>     |   14.490(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<13>     |   14.809(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<14>     |   13.837(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<15>     |   13.972(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<16>     |   14.618(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<17>     |   14.456(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<18>     |   14.088(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<19>     |   14.423(R)|INIT_CLK2_BUFGP   |   0.000|
recv_ports_2_getFlit<20>     |   15.268(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_0_getNonFullVCs<0>|    8.892(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_1_getNonFullVCs<0>|    9.001(R)|INIT_CLK2_BUFGP   |   0.000|
send_ports_2_getNonFullVCs<0>|    9.021(R)|INIT_CLK2_BUFGP   |   0.000|
-----------------------------+------------+------------------+--------+

Clock to Setup on destination clock INIT_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
INIT_CLK1      |    4.307|         |         |         |
INIT_CLK2      |    1.444|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock INIT_CLK2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
INIT_CLK2      |    7.824|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
----------------------------------------+------------------------+---------+
Source Pad                              |Destination Pad         |  Delay  |
----------------------------------------+------------------------+---------+
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<0> |   10.360|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<1> |   10.337|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<2> |   11.049|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<3> |   10.630|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<4> |   10.588|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<5> |   10.639|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<6> |   10.688|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<7> |   10.984|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<8> |   10.841|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<9> |   10.827|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<10>|   10.471|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<11>|    9.900|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<12>|   10.578|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<13>|    9.372|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<14>|   10.018|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<15>|   10.761|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<16>|   10.570|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<17>|   10.149|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<18>|    9.499|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<19>|   10.093|
EN_recv_ports_0_putNonFullVCs           |recv_ports_0_getFlit<20>|   11.716|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<0> |   10.672|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<1> |   10.609|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<2> |   10.827|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<3> |   10.865|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<4> |   10.932|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<5> |   10.679|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<6> |   10.760|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<7> |   10.979|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<8> |   10.641|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<9> |   10.639|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<10>|   10.435|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<11>|   10.777|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<12>|   10.298|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<13>|   10.865|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<14>|   10.815|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<15>|   10.970|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<16>|   10.846|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<17>|   10.831|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<18>|   10.586|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<19>|   11.164|
EN_recv_ports_1_putNonFullVCs           |recv_ports_1_getFlit<20>|   10.761|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<0> |    9.244|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<1> |    9.970|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<2> |    9.711|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<3> |    9.884|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<4> |    9.772|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<5> |   10.187|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<6> |    9.456|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<7> |    9.419|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<8> |    9.685|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<9> |   10.258|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<10>|   10.140|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<11>|    9.560|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<12>|    9.789|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<13>|   10.301|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<14>|    9.184|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<15>|    9.467|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<16>|    9.816|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<17>|    9.452|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<18>|    9.168|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<19>|    9.419|
EN_recv_ports_2_putNonFullVCs           |recv_ports_2_getFlit<20>|   10.264|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<0> |   10.833|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<1> |   10.614|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<2> |   10.664|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<3> |   10.899|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<4> |   10.665|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<5> |   11.090|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<6> |   11.232|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<7> |   11.050|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<8> |   10.657|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<9> |   11.156|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<10>|   10.922|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<11>|   11.148|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<12>|   10.954|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<13>|   10.729|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<14>|   11.460|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<15>|   11.306|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<16>|   11.054|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<17>|   11.692|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<18>|   10.162|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<19>|   10.443|
EN_recv_ports_3_putNonFullVCs           |recv_ports_3_getFlit<20>|   11.267|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<0> |   10.533|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<1> |   10.510|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<2> |   11.222|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<3> |   10.777|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<4> |   10.728|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<5> |   10.812|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<6> |   10.681|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<7> |   11.157|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<8> |   11.014|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<9> |   11.000|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<10>|   10.644|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<11>|    9.926|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<12>|   10.751|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<13>|    9.424|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<14>|   10.011|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<15>|   10.934|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<16>|   10.743|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<17>|   10.142|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<18>|    9.492|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<19>|   10.086|
recv_ports_0_putNonFullVCs_nonFullVCs<0>|recv_ports_0_getFlit<20>|   11.610|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<0> |   10.778|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<1> |   10.715|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<2> |   10.933|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<3> |   10.971|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<4> |   11.038|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<5> |   10.785|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<6> |   10.866|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<7> |   11.085|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<8> |   10.747|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<9> |   10.745|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<10>|   10.541|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<11>|   10.883|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<12>|   10.404|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<13>|   10.971|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<14>|   10.921|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<15>|   11.076|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<16>|   10.952|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<17>|   10.937|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<18>|   10.692|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<19>|   11.270|
recv_ports_1_putNonFullVCs_nonFullVCs<0>|recv_ports_1_getFlit<20>|   10.522|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<0> |    9.368|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<1> |    9.938|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<2> |    9.679|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<3> |   10.008|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<4> |    9.896|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<5> |   10.311|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<6> |    9.580|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<7> |    9.543|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<8> |    9.809|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<9> |   10.382|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<10>|   10.264|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<11>|    9.684|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<12>|    9.913|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<13>|   10.425|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<14>|    9.308|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<15>|    9.591|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<16>|    9.940|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<17>|    9.420|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<18>|    9.292|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<19>|    9.387|
recv_ports_2_putNonFullVCs_nonFullVCs<0>|recv_ports_2_getFlit<20>|   10.232|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<0> |   10.101|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<1> |    9.871|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<2> |    9.932|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<3> |   10.167|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<4> |    9.922|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<5> |   10.358|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<6> |   10.441|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<7> |   10.259|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<8> |    9.925|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<9> |   10.365|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<10>|   10.131|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<11>|   10.357|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<12>|   10.163|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<13>|    9.938|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<14>|   10.669|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<15>|   10.515|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<16>|   10.263|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<17>|   10.901|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<18>|    9.430|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<19>|    9.652|
recv_ports_3_putNonFullVCs_nonFullVCs<0>|recv_ports_3_getFlit<20>|   10.476|
----------------------------------------+------------------------+---------+


Analysis completed Wed Oct  1 13:32:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 618 MB



