Analysis & Synthesis report for CV_8052
Mon Jan 19 09:11:59 2026
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 12. State Machine - |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 13. State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state
 14. State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 15. State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state
 16. State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 25. Source assignments for onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 26. Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 27. Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 28. Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 29. Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 30. Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated
 31. Source assignments for SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1
 32. Source assignments for SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1
 33. Source assignments for SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1
 34. Source assignments for CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated
 35. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_3gk1:auto_generated
 36. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_3gk1:auto_generated
 37. Parameter Settings for User Entity Instance: Top-level Entity: |CV_8052
 38. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0
 39. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
 40. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 41. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 42. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 43. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
 44. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
 45. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
 46. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker
 47. Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor
 48. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0
 49. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 50. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
 51. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
 52. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
 53. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 54. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 55. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 56. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 57. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 58. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 59. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 60. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
 61. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 62. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
 63. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 64. Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: ROM52:rom
 66. Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: CV_PLL:pll_33_MHz|altpll:altpll_component
 68. Parameter Settings for User Entity Instance: SSRAM2:ram1b
 69. Parameter Settings for User Entity Instance: SSRAM2:ram1b|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: SSRAM2:ram2b
 71. Parameter Settings for User Entity Instance: SSRAM2:ram2b|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: SSRAM2:ram3b
 73. Parameter Settings for User Entity Instance: SSRAM2:ram3b|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: T51:core51
 75. Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu
 76. Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram
 77. Parameter Settings for User Entity Instance: T51_Glue:glue51
 78. Parameter Settings for User Entity Instance: T51_Port:ADC_C
 79. Parameter Settings for User Entity Instance: T51_Port:ADC_L
 80. Parameter Settings for User Entity Instance: T51_Port:ADC_H
 81. Parameter Settings for User Entity Instance: CV_PortIO:tp0
 82. Parameter Settings for User Entity Instance: CV_PortIO:tp1
 83. Parameter Settings for User Entity Instance: CV_PortIO:tp2
 84. Parameter Settings for User Entity Instance: CV_PortIO:tp3
 85. Parameter Settings for User Entity Instance: T51_Port:thex0
 86. Parameter Settings for User Entity Instance: T51_Port:thex1
 87. Parameter Settings for User Entity Instance: T51_Port:thex2
 88. Parameter Settings for User Entity Instance: T51_Port:thex3
 89. Parameter Settings for User Entity Instance: T51_Port:tledr0
 90. Parameter Settings for User Entity Instance: T51_Port:tledr1
 91. Parameter Settings for User Entity Instance: T51_Port:tkey
 92. Parameter Settings for User Entity Instance: T51_TC01:tc01
 93. Parameter Settings for User Entity Instance: T51_TC2:tc2
 94. Parameter Settings for User Entity Instance: T51_UART:uart
 95. Parameter Settings for User Entity Instance: Memory_Control:memctrl
 96. Parameter Settings for User Entity Instance: CV_Debug:BPctrl
 97. Parameter Settings for User Entity Instance: CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: T51_Port:thex4
 99. Parameter Settings for User Entity Instance: T51_Port:thex5
100. Parameter Settings for User Entity Instance: T51_Port:UFM_ADD0_Port
101. Parameter Settings for User Entity Instance: T51_Port:UFM_ADD1_Port
102. Parameter Settings for User Entity Instance: T51_Port:UFM_ADD2_Port
103. Parameter Settings for User Entity Instance: CV_PortIO:tp4
104. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA0_Port
105. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA1_Port
106. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA2_Port
107. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA3_Port
108. Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL0_Port
109. Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL1_Port
110. Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL2_Port
111. Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL3_Port
112. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA_CMD_Port
113. Parameter Settings for User Entity Instance: T51_Port:UFM_DATA_STATUS_Port
114. Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL_CMD_Port
115. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0
116. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1
117. Parameter Settings for Inferred Entity Instance: T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0
118. lpm_shiftreg Parameter Settings by Entity Instance
119. altpll Parameter Settings by Entity Instance
120. scfifo Parameter Settings by Entity Instance
121. altsyncram Parameter Settings by Entity Instance
122. lpm_mult Parameter Settings by Entity Instance
123. Port Connectivity Checks: "T51_Port:UFM_DATA_STATUS_Port"
124. Port Connectivity Checks: "Memory_Control:memctrl"
125. Port Connectivity Checks: "T51_Port:tkey"
126. Port Connectivity Checks: "T51_Port:ADC_H"
127. Port Connectivity Checks: "T51_Port:ADC_L"
128. Port Connectivity Checks: "T51_Glue:glue51"
129. Port Connectivity Checks: "T51:core51"
130. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
131. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal"
132. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
133. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal"
134. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core"
135. Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0"
136. Port Connectivity Checks: "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
137. Port Connectivity Checks: "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker"
138. In-System Memory Content Editor Settings
139. Post-Synthesis Netlist Statistics for Top Partition
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages
142. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 19 09:11:59 2026          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; CV_8052                                        ;
; Top-level Entity Name              ; CV_8052                                        ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 4,719                                          ;
;     Total combinational functions  ; 4,339                                          ;
;     Dedicated logic registers      ; 1,784                                          ;
; Total registers                    ; 1784                                           ;
; Total pins                         ; 130                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 824,064                                        ;
; Embedded Multiplier 9-bit elements ; 1                                              ;
; Total PLLs                         ; 2                                              ;
; UFM blocks                         ; 1                                              ;
; ADC blocks                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CV_8052            ; CV_8052            ;
; Family name                                                      ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; On                 ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                             ; Library      ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+
; ADC/synthesis/ADC.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd                                                        ; ADC          ;
; ADC/synthesis/submodules/altera_up_avalon_adv_adc.v                          ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v                          ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_control.v                        ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v                        ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v              ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v              ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_control_fsm.v                    ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v                    ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_sample_store.v                   ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v                   ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v               ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v               ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer.v                      ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v                      ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v                  ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v                  ; ADC          ;
; ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                 ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                 ; ADC          ;
; ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v                     ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v                     ; ADC          ;
; ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v                  ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v                  ; ADC          ;
; ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v            ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v            ; ADC          ;
; ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                  ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                  ; ADC          ;
; ADC/synthesis/submodules/ADC_adc_mega_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v                                    ; ADC          ;
; CV_Boot_UFM.mif                                                              ; yes             ; User Memory Initialization File                       ; C:/Source/MAX10_8052_FD_ADC/CV_Boot_UFM.mif                                                              ;              ;
; onchip_flash/synthesis/onchip_flash.vhd                                      ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd                                      ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_util.v                 ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v                 ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash.v                      ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v                      ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v ; onchip_flash ;
; onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v  ; yes             ; User Verilog HDL File                                 ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v  ; onchip_flash ;
; onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v            ; yes             ; Encrypted User Verilog HDL File                       ; C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v            ; onchip_flash ;
; SSRAM2.vhd                                                                   ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd                                                                   ;              ;
; CV_8052.vhd                                                                  ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd                                                                  ;              ;
; CV_MemCtrl.vhd                                                               ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd                                                               ;              ;
; CV_DPRAM.vhd                                                                 ; yes             ; User Wizard-Generated File                            ; C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd                                                                 ;              ;
; CV_Debug.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd                                                                 ;              ;
; CV_ROM.vhd                                                                   ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd                                                                   ;              ;
; CV_PortIO.vhd                                                                ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd                                                                ;              ;
; CV_RAM.vhd                                                                   ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/CV_RAM.vhd                                                                   ;              ;
; CV_Zeros.mif                                                                 ; yes             ; User Memory Initialization File                       ; C:/Source/MAX10_8052_FD_ADC/CV_Zeros.mif                                                                 ;              ;
; T51.vhd                                                                      ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51.vhd                                                                      ;              ;
; T51_ALU.vhd                                                                  ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd                                                                  ;              ;
; T51_Glue.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd                                                                 ;              ;
; T51_MD.vhd                                                                   ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd                                                                   ;              ;
; T51_Pack.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_Pack.vhd                                                                 ;              ;
; T51_Port.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd                                                                 ;              ;
; T51_TC01.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_TC01.vhd                                                                 ;              ;
; T51_TC2.vhd                                                                  ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_TC2.vhd                                                                  ;              ;
; T51_UART.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd                                                                 ;              ;
; CV_PLL.vhd                                                                   ; yes             ; User Wizard-Generated File                            ; C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd                                                                   ;              ;
; altera_std_synchronizer.v                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                      ;              ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                               ;              ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                               ;              ;
; dffeea.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                     ;              ;
; aglobal231.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                 ;              ;
; altpll.tdf                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                     ;              ;
; stratix_pll.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                ;              ;
; stratixii_pll.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                              ;              ;
; cycloneii_pll.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;              ;
; db/max10_adc_pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v                                                    ;              ;
; scfifo.tdf                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                     ;              ;
; a_regfifo.inc                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                  ;              ;
; a_dpfifo.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                   ;              ;
; a_i2fifo.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                   ;              ;
; a_fffifo.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                   ;              ;
; a_f2fifo.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                   ;              ;
; db/scfifo_ds61.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf                                                           ;              ;
; db/a_dpfifo_3o41.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf                                                         ;              ;
; db/a_fefifo_c6e.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/a_fefifo_c6e.tdf                                                          ;              ;
; db/cntr_337.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/cntr_337.tdf                                                              ;              ;
; db/altsyncram_rqn1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf                                                       ;              ;
; db/cntr_n2b.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/cntr_n2b.tdf                                                              ;              ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;              ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;              ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;              ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;              ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;              ;
; altrom.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                     ;              ;
; altram.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                     ;              ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;              ;
; db/altsyncram_v5s1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf                                                       ;              ;
; db/altsyncram_su71.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf                                                       ;              ;
; db/decode_2j9.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/decode_2j9.tdf                                                            ;              ;
; db/mux_p1b.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/mux_p1b.tdf                                                               ;              ;
; db/cv_pll_altpll.v                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v                                                           ;              ;
; db/altsyncram_ofc1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf                                                       ;              ;
; db/altsyncram_rv72.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf                                                       ;              ;
; db/decode_c7a.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/decode_c7a.tdf                                                            ;              ;
; db/decode_5j9.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/decode_5j9.tdf                                                            ;              ;
; db/mux_s1b.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/mux_s1b.tdf                                                               ;              ;
; sld_mod_ram_rom.vhd                                                          ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                            ;              ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;              ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;              ;
; db/altsyncram_egc1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf                                                       ;              ;
; db/altsyncram_pfc1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf                                                       ;              ;
; db/altsyncram_hv72.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_hv72.tdf                                                       ;              ;
; db/decode_97a.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/decode_97a.tdf                                                            ;              ;
; db/altsyncram_m2r1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_m2r1.tdf                                                       ;              ;
; db/mux_l1b.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/mux_l1b.tdf                                                               ;              ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld   ;
; db/ip/slda58d5bbd/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/alt_sld_fab.v                                              ; alt_sld_fab  ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab  ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab  ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab  ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab  ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;              ;
; db/altsyncram_3gk1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/altsyncram_3gk1.tdf                                                       ;              ;
; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Source/MAX10_8052_FD_ADC/db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif                                     ;              ;
; lpm_mult.tdf                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;              ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;              ;
; multcore.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                   ;              ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                   ;              ;
; altshift.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                   ;              ;
; db/mult_0ls.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Source/MAX10_8052_FD_ADC/db/mult_0ls.tdf                                                              ;              ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,719                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 4339                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 2286                                                                                    ;
;     -- 3 input functions                    ; 926                                                                                     ;
;     -- <=2 input functions                  ; 1127                                                                                    ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 3888                                                                                    ;
;     -- arithmetic mode                      ; 451                                                                                     ;
;                                             ;                                                                                         ;
; Total registers                             ; 1784                                                                                    ;
;     -- Dedicated logic registers            ; 1784                                                                                    ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 130                                                                                     ;
; Total memory bits                           ; 824064                                                                                  ;
; UFM blocks                                  ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 2                                                                                       ;
;     -- PLLs                                 ; 2                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; CV_PLL:pll_33_MHz|altpll:altpll_component|CV_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1648                                                                                    ;
; Total fan-out                               ; 24119                                                                                   ;
; Average fan-out                             ; 3.67                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |CV_8052                                                                                                                                ; 4339 (182)          ; 1784 (58)                 ; 824064      ; 1          ; 1            ; 1       ; 0         ; 130  ; 0            ; 0          ; |CV_8052                                                                                                                                                                                                                                                                                                                                            ; CV_8052                                              ; work         ;
;    |ADC:adc_mega_0|                                                                                                                     ; 203 (0)             ; 254 (0)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0                                                                                                                                                                                                                                                                                                                             ; ADC                                                  ; adc          ;
;       |ADC_adc_mega_0:adc_mega_0|                                                                                                       ; 203 (74)            ; 254 (73)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                                                                   ; ADC_adc_mega_0                                       ; ADC          ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                            ; 129 (26)            ; 181 (83)                  ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                                 ; altera_up_avalon_adv_adc                             ; ADC          ;
;             |DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|                                                                           ; 103 (0)             ; 98 (0)                    ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core                                                                                                                                                                                                                 ; DE10_Lite_ADC_Core_modular_adc_0                     ; ADC          ;
;                |altera_modular_adc_control:control_internal|                                                                            ; 69 (0)              ; 67 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal                                                                                                                                                                     ; altera_modular_adc_control                           ; ADC          ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                                                                        ; 64 (64)             ; 67 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                        ; altera_modular_adc_control_fsm                       ; ADC          ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                         ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                             ; altera_std_synchronizer                              ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                           ; fiftyfivenm_adcblock_top_wrapper                     ; ADC          ;
;                      |chsel_code_converter_sw_to_hw:decoder|                                                                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                     ; chsel_code_converter_sw_to_hw                        ; ADC          ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                  ; fiftyfivenm_adcblock_primitive_wrapper               ; ADC          ;
;                |altera_modular_adc_sample_store:sample_store_internal|                                                                  ; 20 (20)             ; 21 (21)                   ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                           ; altera_modular_adc_sample_store                      ; ADC          ;
;                   |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                        ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                              ; altera_modular_adc_sample_store_ram                  ; ADC          ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                              ; altsyncram                                           ; work         ;
;                         |altsyncram_v5s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                               ; altsyncram_v5s1                                      ; work         ;
;                |altera_modular_adc_sequencer:sequencer_internal|                                                                        ; 14 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                 ; altera_modular_adc_sequencer                         ; ADC          ;
;                   |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                      ; altera_modular_adc_sequencer_csr                     ; ADC          ;
;                   |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                        ; 13 (13)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                    ; altera_modular_adc_sequencer_ctrl                    ; ADC          ;
;             |altpll:adc_pll|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll                                                                                                                                                                                                                                                  ; altpll                                               ; work         ;
;                |MAX10_ADC_PLL_altpll:auto_generated|                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated                                                                                                                                                                                                              ; MAX10_ADC_PLL_altpll                                 ; work         ;
;    |CV_Debug:BPctrl|                                                                                                                    ; 79 (69)             ; 73 (71)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl                                                                                                                                                                                                                                                                                                                            ; CV_Debug                                             ; work         ;
;       |CV_DPRAM:BreakPointRam|                                                                                                          ; 10 (0)              ; 2 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam                                                                                                                                                                                                                                                                                                     ; CV_DPRAM                                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 10 (0)              ; 2 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                                           ; work         ;
;             |altsyncram_m2r1:auto_generated|                                                                                            ; 10 (0)              ; 2 (2)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_m2r1                                      ; work         ;
;                |decode_5j9:rden_decode_b|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated|decode_5j9:rden_decode_b                                                                                                                                                                                                             ; decode_5j9                                           ; work         ;
;                |decode_c7a:decode2|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated|decode_c7a:decode2                                                                                                                                                                                                                   ; decode_c7a                                           ; work         ;
;                |mux_l1b:mux3|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated|mux_l1b:mux3                                                                                                                                                                                                                         ; mux_l1b                                              ; work         ;
;    |CV_PLL:pll_33_MHz|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PLL:pll_33_MHz                                                                                                                                                                                                                                                                                                                          ; CV_PLL                                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PLL:pll_33_MHz|altpll:altpll_component                                                                                                                                                                                                                                                                                                  ; altpll                                               ; work         ;
;          |CV_PLL_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PLL:pll_33_MHz|altpll:altpll_component|CV_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                     ; CV_PLL_altpll                                        ; work         ;
;    |CV_PortIO:tp0|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PortIO:tp0                                                                                                                                                                                                                                                                                                                              ; CV_PortIO                                            ; work         ;
;    |CV_PortIO:tp1|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PortIO:tp1                                                                                                                                                                                                                                                                                                                              ; CV_PortIO                                            ; work         ;
;    |CV_PortIO:tp2|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PortIO:tp2                                                                                                                                                                                                                                                                                                                              ; CV_PortIO                                            ; work         ;
;    |CV_PortIO:tp3|                                                                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PortIO:tp3                                                                                                                                                                                                                                                                                                                              ; CV_PortIO                                            ; work         ;
;    |CV_PortIO:tp4|                                                                                                                      ; 8 (8)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|CV_PortIO:tp4                                                                                                                                                                                                                                                                                                                              ; CV_PortIO                                            ; work         ;
;    |Memory_Control:memctrl|                                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|Memory_Control:memctrl                                                                                                                                                                                                                                                                                                                     ; Memory_Control                                       ; work         ;
;    |ROM52:rom|                                                                                                                          ; 0 (0)               ; 1 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ROM52:rom                                                                                                                                                                                                                                                                                                                                  ; ROM52                                                ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 1 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ROM52:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;          |altsyncram_su71:auto_generated|                                                                                               ; 0 (0)               ; 1 (1)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_su71                                      ; work         ;
;    |SSRAM2:ram1b|                                                                                                                       ; 112 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b                                                                                                                                                                                                                                                                                                                               ; SSRAM2                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 112 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;          |altsyncram_ofc1:auto_generated|                                                                                               ; 112 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_ofc1                                      ; work         ;
;             |altsyncram_rv72:altsyncram1|                                                                                               ; 49 (0)              ; 4 (4)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_rv72                                      ; work         ;
;                |decode_5j9:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|decode_5j9:rden_decode_a                                                                                                                                                                                                           ; decode_5j9                                           ; work         ;
;                |decode_c7a:decode4|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|decode_c7a:decode4                                                                                                                                                                                                                 ; decode_c7a                                           ; work         ;
;                |decode_c7a:decode5|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|decode_c7a:decode5                                                                                                                                                                                                                 ; decode_c7a                                           ; work         ;
;                |mux_s1b:mux6|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|mux_s1b:mux6                                                                                                                                                                                                                       ; mux_s1b                                              ; work         ;
;                |mux_s1b:mux7|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|mux_s1b:mux7                                                                                                                                                                                                                       ; mux_s1b                                              ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 63 (41)             ; 44 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                                      ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                                           ; work         ;
;    |SSRAM2:ram2b|                                                                                                                       ; 110 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b                                                                                                                                                                                                                                                                                                                               ; SSRAM2                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 110 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;          |altsyncram_egc1:auto_generated|                                                                                               ; 110 (0)             ; 48 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_egc1                                      ; work         ;
;             |altsyncram_rv72:altsyncram1|                                                                                               ; 47 (0)              ; 4 (4)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_rv72                                      ; work         ;
;                |decode_5j9:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|decode_5j9:rden_decode_a                                                                                                                                                                                                           ; decode_5j9                                           ; work         ;
;                |decode_c7a:decode4|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|decode_c7a:decode4                                                                                                                                                                                                                 ; decode_c7a                                           ; work         ;
;                |decode_c7a:decode5|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|decode_c7a:decode5                                                                                                                                                                                                                 ; decode_c7a                                           ; work         ;
;                |mux_s1b:mux6|                                                                                                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|mux_s1b:mux6                                                                                                                                                                                                                       ; mux_s1b                                              ; work         ;
;                |mux_s1b:mux7|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|mux_s1b:mux7                                                                                                                                                                                                                       ; mux_s1b                                              ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 63 (41)             ; 44 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                                      ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                                           ; work         ;
;    |SSRAM2:ram3b|                                                                                                                       ; 67 (0)              ; 45 (0)                    ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b                                                                                                                                                                                                                                                                                                                               ; SSRAM2                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 67 (0)              ; 45 (0)                    ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;          |altsyncram_pfc1:auto_generated|                                                                                               ; 67 (0)              ; 45 (0)                    ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_pfc1                                      ; work         ;
;             |altsyncram_hv72:altsyncram1|                                                                                               ; 4 (0)               ; 2 (2)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_hv72                                      ; work         ;
;                |decode_97a:decode4|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1|decode_97a:decode4                                                                                                                                                                                                                 ; decode_97a                                           ; work         ;
;                |decode_97a:decode5|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1|decode_97a:decode5                                                                                                                                                                                                                 ; decode_97a                                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 63 (41)             ; 43 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                                      ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                                           ; work         ;
;    |T51:core51|                                                                                                                         ; 2012 (1505)         ; 335 (213)                 ; 4096        ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51                                                                                                                                                                                                                                                                                                                                 ; T51                                                  ; work         ;
;       |T51_ALU:alu|                                                                                                                     ; 479 (399)           ; 111 (50)                  ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_ALU:alu                                                                                                                                                                                                                                                                                                                     ; T51_ALU                                              ; work         ;
;          |T51_MD:md|                                                                                                                    ; 80 (80)             ; 61 (61)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                                                                                                                                                                                           ; T51_MD                                               ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0                                                                                                                                                                                                                                                                                            ; lpm_mult                                             ; work         ;
;                |mult_0ls:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0|mult_0ls:auto_generated                                                                                                                                                                                                                                                                    ; mult_0ls                                             ; work         ;
;       |T51_RAM:\Generic_MODEL:ram|                                                                                                      ; 28 (28)             ; 11 (11)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram                                                                                                                                                                                                                                                                                                      ; T51_RAM                                              ; work         ;
;          |altsyncram:IRAMA_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;             |altsyncram_3gk1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_3gk1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_3gk1                                      ; work         ;
;          |altsyncram:IRAMA_rtl_1|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1                                                                                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;             |altsyncram_3gk1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_3gk1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_3gk1                                      ; work         ;
;    |T51_Glue:glue51|                                                                                                                    ; 121 (121)           ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Glue:glue51                                                                                                                                                                                                                                                                                                                            ; T51_Glue                                             ; work         ;
;    |T51_Port:ADC_C|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:ADC_C                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:ADC_H|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:ADC_H                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:ADC_L|                                                                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:ADC_L                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_ADD0_Port|                                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_ADD0_Port                                                                                                                                                                                                                                                                                                                     ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_ADD1_Port|                                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_ADD1_Port                                                                                                                                                                                                                                                                                                                     ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_ADD2_Port|                                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_ADD2_Port                                                                                                                                                                                                                                                                                                                     ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_CONTROL0_Port|                                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_CONTROL0_Port                                                                                                                                                                                                                                                                                                                 ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_CONTROL1_Port|                                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_CONTROL1_Port                                                                                                                                                                                                                                                                                                                 ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_CONTROL2_Port|                                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_CONTROL2_Port                                                                                                                                                                                                                                                                                                                 ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_CONTROL3_Port|                                                                                                         ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_CONTROL3_Port                                                                                                                                                                                                                                                                                                                 ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_CONTROL_CMD_Port|                                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_CONTROL_CMD_Port                                                                                                                                                                                                                                                                                                              ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA0_Port|                                                                                                            ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA0_Port                                                                                                                                                                                                                                                                                                                    ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA1_Port|                                                                                                            ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA1_Port                                                                                                                                                                                                                                                                                                                    ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA2_Port|                                                                                                            ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA2_Port                                                                                                                                                                                                                                                                                                                    ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA3_Port|                                                                                                            ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA3_Port                                                                                                                                                                                                                                                                                                                    ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA_CMD_Port|                                                                                                         ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA_CMD_Port                                                                                                                                                                                                                                                                                                                 ; T51_Port                                             ; work         ;
;    |T51_Port:UFM_DATA_STATUS_Port|                                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:UFM_DATA_STATUS_Port                                                                                                                                                                                                                                                                                                              ; T51_Port                                             ; work         ;
;    |T51_Port:thex0|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex0                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:thex1|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex1                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:thex2|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex2                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:thex3|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex3                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:thex4|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex4                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:thex5|                                                                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:thex5                                                                                                                                                                                                                                                                                                                             ; T51_Port                                             ; work         ;
;    |T51_Port:tkey|                                                                                                                      ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:tkey                                                                                                                                                                                                                                                                                                                              ; T51_Port                                             ; work         ;
;    |T51_Port:tledr0|                                                                                                                    ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:tledr0                                                                                                                                                                                                                                                                                                                            ; T51_Port                                             ; work         ;
;    |T51_Port:tledr1|                                                                                                                    ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_Port:tledr1                                                                                                                                                                                                                                                                                                                            ; T51_Port                                             ; work         ;
;    |T51_TC01:tc01|                                                                                                                      ; 191 (191)           ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_TC01:tc01                                                                                                                                                                                                                                                                                                                              ; T51_TC01                                             ; work         ;
;    |T51_TC2:tc2|                                                                                                                        ; 105 (105)           ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_TC2:tc2                                                                                                                                                                                                                                                                                                                                ; T51_TC2                                              ; work         ;
;    |T51_UART:uart|                                                                                                                      ; 134 (134)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|T51_UART:uart                                                                                                                                                                                                                                                                                                                              ; T51_UART                                             ; work         ;
;    |onchip_flash:max10_onchip_flash|                                                                                                    ; 512 (0)             ; 283 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash                                                                                                                                                                                                                                                                                                            ; onchip_flash                                         ; onchip_flash ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                              ; 512 (0)             ; 283 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                         ; altera_onchip_flash                                  ; onchip_flash ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 55 (55)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                             ; altera_onchip_flash_avmm_csr_controller              ; onchip_flash ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 457 (407)           ; 251 (215)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                           ; altera_onchip_flash_avmm_data_controller             ; onchip_flash ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                              ; altera_onchip_flash_a_address_write_protection_check ; onchip_flash ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                     ; altera_onchip_flash_convert_address                  ; onchip_flash ;
;             |altera_onchip_flash_convert_sector:sector_convertor|                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                       ; altera_onchip_flash_convert_sector                   ; onchip_flash ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                ; altera_std_synchronizer                              ; work         ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                      ; altera_std_synchronizer                              ; work         ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                            ; lpm_shiftreg                                         ; work         ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                     ; altera_onchip_flash_block                            ; onchip_flash ;
;    |sld_hub:auto_hub|                                                                                                                   ; 209 (1)             ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 208 (0)             ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 208 (0)             ; 130 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 208 (1)             ; 130 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 207 (0)             ; 123 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 207 (166)           ; 123 (94)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                                     ;
; CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; CV_Zeros.mif                             ;
; ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; CV_Boot_UFM.mif                          ;
; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                     ;
; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                     ;
; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_3gk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_3gk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File   ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                ; 23.1    ; N/A          ; N/A          ; |CV_8052|ADC:adc_mega_0                                                                                                                                                                                                                                                      ; ADC.qsys          ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; N/A    ; altera_onchip_flash ; 23.1    ; N/A          ; N/A          ; |CV_8052|onchip_flash:max10_onchip_flash                                                                                                                                                                                                                                     ; onchip_flash.qsys ;
; Altera ; 6AF7_FFFF           ; N/A     ; N/A          ; Licensed     ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                              ;                   ;
; Altera ; ALTPLL              ; 23.1    ; N/A          ; N/A          ; |CV_8052|CV_PLL:pll_33_MHz                                                                                                                                                                                                                                                   ; CV_PLL.vhd        ;
+--------+---------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                     ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; Name                             ; currState.doneConversionState ; currState.readConversionState ; currState.pendingConversionState ; currState.turnOnSequencerState ; currState.idleState ; currState.resetState ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; currState.resetState             ; 0                             ; 0                             ; 0                                ; 0                              ; 0                   ; 0                    ;
; currState.idleState              ; 0                             ; 0                             ; 0                                ; 0                              ; 1                   ; 1                    ;
; currState.turnOnSequencerState   ; 0                             ; 0                             ; 0                                ; 1                              ; 0                   ; 1                    ;
; currState.pendingConversionState ; 0                             ; 0                             ; 1                                ; 0                              ; 0                   ; 1                    ;
; currState.readConversionState    ; 0                             ; 1                             ; 0                                ; 0                              ; 0                   ; 1                    ;
; currState.doneConversionState    ; 1                             ; 0                             ; 0                                ; 0                              ; 0                   ; 1                    ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                            ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+-------------------------------------------+
; Name                                         ; avmm_read_valid_state.READ_VALID_IDLE ; avmm_read_valid_state.READ_VALID_PRE_READING ; avmm_read_valid_state.READ_VALID_READING  ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+-------------------------------------------+
; avmm_read_valid_state.READ_VALID_IDLE        ; 0                                     ; 0                                            ; 0                                         ;
; avmm_read_valid_state.READ_VALID_READING     ; 1                                     ; 0                                            ; 1                                         ;
; avmm_read_valid_state.READ_VALID_PRE_READING ; 1                                     ; 1                                            ; 0                                         ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                                                                            ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; Name                           ; read_state.READ_STATE_PULSE_SE ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_ADDR ; read_state.READ_STATE_IDLE ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; read_state.READ_STATE_IDLE     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ;
; read_state.READ_STATE_ADDR     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 1                          ;
; read_state.READ_STATE_SETUP    ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 1                          ;
; read_state.READ_STATE_DUMMY    ; 0                              ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_READY    ; 0                              ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_FINAL    ; 0                              ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_CLEAR    ; 0                              ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_PULSE_SE ; 1                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                   ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; Name                              ; erase_state.ERASE_STATE_ERROR ; erase_state.ERASE_STATE_RESET ; erase_state.ERASE_STATE_WAIT_DONE ; erase_state.ERASE_STATE_WAIT_BUSY ; erase_state.ERASE_STATE_ADDR ; erase_state.ERASE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; erase_state.ERASE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 0                            ;
; erase_state.ERASE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                   ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                              ; write_state.WRITE_STATE_ERROR ; write_state.WRITE_STATE_RESET ; write_state.WRITE_STATE_WAIT_DONE ; write_state.WRITE_STATE_WAIT_BUSY ; write_state.WRITE_STATE_WRITE ; write_state.WRITE_STATE_ADDR ; write_state.WRITE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; write_state.WRITE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 0                            ;
; write_state.WRITE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 1                            ; 1                            ;
; write_state.WRITE_STATE_WRITE     ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|dreg[0]                                                                                        ; yes                                                              ; yes                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|din_s1                                                                                         ; yes                                                              ; yes                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0..11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0..11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..11]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector3_writable_reg                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector4_writable_reg                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector5_writable_reg                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[6]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[6]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[5]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[5]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[4]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[4]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[3]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[3]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[2]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[2]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[1]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[1]                                                                                                                                                                                                                           ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|Int_AddrA_r_i[0]                                                                                                                                                                                                                                                                                                                                                           ; Merged with IO_Addr_r[0]                                                                                                                                                                                                                           ;
; T51:core51|T51_ALU:alu|Do_B_Op[1]                                                                                                                                                                                                                                                                                                                                                                                ; Merged with T51:core51|T51_ALU:alu|MOV_Op[1]                                                                                                                                                                                                       ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[7]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[11]                                                                                                                                                                                                                                                                                                                                                                 ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[1]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[2,8,10]                                                                                                                                                                                                                                                                                                                                                             ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[4,9]                                                                                                                                                                                                                                                                                                                                                                ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[6,9]                                                                                                                                                                                                                                                                                                                                                                ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[5,11]                                                                                                                                                                                                                                                                                                                                                               ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[5]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[0,3,6,8,10]                                                                                                                                                                                                                                                                                                                                                         ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[3]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH6[2]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[4,7]                                                                                                                                                                                                                                                                                                                                                                ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[3]                                                                                                                                                                           ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4] ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[1]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2                                                                                                                                                                                                                                                                    ; Merged with onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                            ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                                                                                                                                      ; Merged with T51:core51|Rst_r_n                                                                                                                                                                                                                     ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1                                                                                                                                                                                                                                                                    ; Merged with T51:core51|Rst_r_n                                                                                                                                                                                                                     ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]           ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20..22]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21,22]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with T51_UART:uart|Prescaler[0]                                                                                                                                                                                                             ;
; T51_UART:uart|Baud_Cnt[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with T51_UART:uart|Prescaler[0]                                                                                                                                                                                                             ;
; T51_TC2:tc2|Prescaler[0]                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with T51_UART:uart|Prescaler[0]                                                                                                                                                                                                             ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~9                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~6                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~7                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~8                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~5                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~6                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~7                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                        ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp    ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready          ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 159                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND              ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                              ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20]                                                                                                                                                                                                                    ; Stuck at GND              ; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19]                                                                                                                                                                                                                                                      ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2]                                                                                                                                                ; Stuck at GND              ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                         ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH7[0]                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                       ; Stuck at VCC              ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND              ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1784  ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 1110  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1287  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; T51_Port:tkey|Port_Output[2]                                                                                                                                      ; 2       ;
; T51_Port:tkey|Port_Output[3]                                                                                                                                      ; 2       ;
; T51_Port:thex0|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex0|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex1|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex2|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex3|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex4|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[0]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[1]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[2]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[3]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[4]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[5]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[6]                                                                                                                                     ; 2       ;
; T51_Port:thex5|Port_Output[7]                                                                                                                                     ; 2       ;
; T51_Port:tledr0|Port_Output[0]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[1]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[2]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[3]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[4]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[5]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[6]                                                                                                                                    ; 2       ;
; T51_Port:tledr0|Port_Output[7]                                                                                                                                    ; 2       ;
; T51_Port:tledr1|Port_Output[0]                                                                                                                                    ; 2       ;
; T51_Port:tledr1|Port_Output[1]                                                                                                                                    ; 2       ;
; T51_UART:uart|TXD_i                                                                                                                                               ; 10      ;
; T51_Port:tkey|Port_Output[6]                                                                                                                                      ; 2       ;
; T51_Port:tkey|Port_Output[5]                                                                                                                                      ; 3       ;
; T51_Port:tkey|Port_Output[7]                                                                                                                                      ; 2       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg             ; 1       ;
; T51_Port:UFM_DATA_CMD_Port|Port_Output[4]                                                                                                                         ; 5       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                 ; 2       ;
; T51_Port:UFM_DATA_CMD_Port|Port_Output[5]                                                                                                                         ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19] ; 6       ;
; T51_Port:UFM_ADD1_Port|Port_Output[7]                                                                                                                             ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15] ; 2       ;
; T51_Port:UFM_ADD1_Port|Port_Output[6]                                                                                                                             ; 3       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14] ; 2       ;
; T51_Port:UFM_ADD1_Port|Port_Output[5]                                                                                                                             ; 3       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13] ; 2       ;
; T51_Port:UFM_ADD2_Port|Port_Output[0]                                                                                                                             ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16] ; 2       ;
; T51_Port:UFM_ADD2_Port|Port_Output[1]                                                                                                                             ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17] ; 2       ;
; T51_Port:UFM_ADD2_Port|Port_Output[2]                                                                                                                             ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18] ; 2       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22] ; 6       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ; 4       ;
; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21] ; 6       ;
; T51:core51|SP[2]                                                                                                                                                  ; 6       ;
; T51:core51|SP[1]                                                                                                                                                  ; 6       ;
; T51:core51|SP[0]                                                                                                                                                  ; 8       ;
; T51:core51|FCycle[0]                                                                                                                                              ; 44      ;
; Memory_Control:memctrl|SharedRamReg[0]                                                                                                                            ; 41      ;
; T51_Port:UFM_ADD1_Port|Port_Output[2]                                                                                                                             ; 3       ;
; T51_Port:UFM_DATA2_Port|Port_Output[2]                                                                                                                            ; 2       ;
; T51_Port:UFM_CONTROL_CMD_Port|Port_Output[2]                                                                                                                      ; 3       ;
; T51_Port:UFM_DATA_STATUS_Port|Port_Output[2]                                                                                                                      ; 1       ;
; Memory_Control:memctrl|SharedRamReg[2]                                                                                                                            ; 1       ;
; CV_PortIO:tp3|Port_Output[2]                                                                                                                                      ; 2       ;
; CV_PortIO:tp2|Port_Output[2]                                                                                                                                      ; 2       ;
; T51_Port:tledr1|Port_Output[2]                                                                                                                                    ; 1       ;
; CV_PortIO:tp0|Port_Output[2]                                                                                                                                      ; 2       ;
; CV_PortIO:tp1|Port_Output[2]                                                                                                                                      ; 2       ;
; T51_Port:UFM_DATA_CMD_Port|Port_Output[2]                                                                                                                         ; 3       ;
; Total number of inverted registers = 357*                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+------------------------------------------------+---------------------------------------------------+------+
; Register Name                                  ; Megafunction                                      ; Type ;
+------------------------------------------------+---------------------------------------------------+------+
; T51:core51|T51_RAM:\Generic_MODEL:ram|qA[0..7] ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0 ; RAM  ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|qB[0..7] ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1 ; RAM  ;
+------------------------------------------------+---------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[0]                                                                                                                                                   ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|CH5[10]                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[3]                                                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[15]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[22]                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|PCC[10]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|T51_UART:uart|SBUF[0]                                                                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[13]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|T51_TC2:tc2|Cpt[1]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|T51_TC2:tc2|Cpt[12]                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[19]                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|RAM_Addr_r[15]                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[12]                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[14]                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|RAM_Addr_r[6]                                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[7]                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[0]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[3]                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[8]                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|Int_Trig_r[4]                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPH0[7]                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPH1[1]                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPL1[3]                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPL0[1]                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51_TC2:tc2|Cnt[6]                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51_TC2:tc2|Cnt[8]                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51:core51|Inst[7]                                                                                                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[10]                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[1]                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22]                                                                               ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[8]                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|T51:core51|SP[7]                                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[6]                                                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[7]                                                                                                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]                                                                                          ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                     ;
; 7:1                ; 22 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[11]                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[5]                                                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[9]                                                                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|TX_Bit_Cnt[3]                                                                                                                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[5]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]                                                                                           ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12]                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|B[5]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CV_8052|T51:core51|SP[1]                                                                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51:core51|ACC[7]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CV_8052|T51:core51|Mem_Din[6]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[21]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[11]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CV_8052|T51:core51|Int_AddrB[3]                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |CV_8052|T51:core51|Int_AddrB[1]                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CV_8052|ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CV_8052|ROM_Data[5]                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |CV_8052|onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |CV_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[3]                                                                                                                                                                                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |CV_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[4]                                                                                                                                                                                                      ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CV_8052|T51:core51|T51_ALU:alu|ACC_Q[3]                                                                                                                                                                                                         ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |CV_8052|T51:core51|T51_ALU:alu|ACC_Q[4]                                                                                                                                                                                                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |CV_8052|T51:core51|Int_AddrA                                                                                                                                                                                                                    ;
; 21:1               ; 5 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; No         ; |CV_8052|T51:core51|ROM_Addr[13]                                                                                                                                                                                                                 ;
; 21:1               ; 11 bits   ; 154 LEs       ; 132 LEs              ; 22 LEs                 ; No         ; |CV_8052|T51:core51|ROM_Addr[10]                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|altsyncram_rv72:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_3gk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_3gk1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CV_8052 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; tristate         ; 0     ; Signed Integer                               ;
; ROMAddressWidth  ; 14    ; Signed Integer                               ;
; IRAMAddressWidth ; 8     ; Signed Integer                               ;
; XRAMAddressWidth ; 16    ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+----------------+----------------------------------------------------------+
; Parameter Name                      ; Value          ; Type                                                     ;
+-------------------------------------+----------------+----------------------------------------------------------+
; DEVICE_FAMILY                       ; MAX 10         ; String                                                   ;
; PART_NAME                           ; 10M50DAF484C7G ; String                                                   ;
; IS_DUAL_BOOT                        ; False          ; String                                                   ;
; IS_ERAM_SKIP                        ; False          ; String                                                   ;
; IS_COMPRESSED_IMAGE                 ; False          ; String                                                   ;
; INIT_FILENAME                       ;                ; String                                                   ;
; DEVICE_ID                           ; 50             ; String                                                   ;
; INIT_FILENAME_SIM                   ;                ; String                                                   ;
; PARALLEL_MODE                       ; true           ; Enumerated                                               ;
; READ_AND_WRITE_MODE                 ; true           ; Enumerated                                               ;
; WRAPPING_BURST_MODE                 ; false          ; Enumerated                                               ;
; AVMM_CSR_DATA_WIDTH                 ; 32             ; Signed Integer                                           ;
; AVMM_DATA_DATA_WIDTH                ; 32             ; Signed Integer                                           ;
; AVMM_DATA_ADDR_WIDTH                ; 19             ; Signed Integer                                           ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4              ; Signed Integer                                           ;
; FLASH_DATA_WIDTH                    ; 32             ; Signed Integer                                           ;
; FLASH_ADDR_WIDTH                    ; 23             ; Signed Integer                                           ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4              ; Signed Integer                                           ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5              ; Signed Integer                                           ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2              ; Signed Integer                                           ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 8              ; Signed Integer                                           ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 39             ; Signed Integer                                           ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 11666666       ; Signed Integer                                           ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 10166          ; Signed Integer                                           ;
; MIN_VALID_ADDR                      ; 0              ; Signed Integer                                           ;
; MAX_VALID_ADDR                      ; 360447         ; Signed Integer                                           ;
; MIN_UFM_VALID_ADDR                  ; 0              ; Signed Integer                                           ;
; MAX_UFM_VALID_ADDR                  ; 16383          ; Signed Integer                                           ;
; SECTOR1_START_ADDR                  ; 0              ; Signed Integer                                           ;
; SECTOR1_END_ADDR                    ; 8191           ; Signed Integer                                           ;
; SECTOR2_START_ADDR                  ; 8192           ; Signed Integer                                           ;
; SECTOR2_END_ADDR                    ; 16383          ; Signed Integer                                           ;
; SECTOR3_START_ADDR                  ; 16384          ; Signed Integer                                           ;
; SECTOR3_END_ADDR                    ; 114687         ; Signed Integer                                           ;
; SECTOR4_START_ADDR                  ; 114688         ; Signed Integer                                           ;
; SECTOR4_END_ADDR                    ; 188415         ; Signed Integer                                           ;
; SECTOR5_START_ADDR                  ; 188416         ; Signed Integer                                           ;
; SECTOR5_END_ADDR                    ; 360447         ; Signed Integer                                           ;
; SECTOR_READ_PROTECTION_MODE         ; 28             ; Signed Integer                                           ;
; SECTOR1_MAP                         ; 1              ; Signed Integer                                           ;
; SECTOR2_MAP                         ; 2              ; Signed Integer                                           ;
; SECTOR3_MAP                         ; 3              ; Signed Integer                                           ;
; SECTOR4_MAP                         ; 4              ; Signed Integer                                           ;
; SECTOR5_MAP                         ; 5              ; Signed Integer                                           ;
; ADDR_RANGE1_END_ADDR                ; 360447         ; Signed Integer                                           ;
; ADDR_RANGE2_END_ADDR                ; 360447         ; Signed Integer                                           ;
; ADDR_RANGE1_OFFSET                  ; 2048           ; Signed Integer                                           ;
; ADDR_RANGE2_OFFSET                  ; 0              ; Signed Integer                                           ;
; ADDR_RANGE3_OFFSET                  ; 0              ; Signed Integer                                           ;
+-------------------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                                         ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1        ; Signed Integer                                                                                                               ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                                               ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                                               ;
; AVMM_DATA_ADDR_WIDTH                ; 19       ; Signed Integer                                                                                                               ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4        ; Signed Integer                                                                                                               ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                                               ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4        ; Signed Integer                                                                                                               ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5        ; Signed Integer                                                                                                               ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2        ; Signed Integer                                                                                                               ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 8        ; Signed Integer                                                                                                               ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 39       ; Signed Integer                                                                                                               ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 11666666 ; Signed Integer                                                                                                               ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 10166    ; Signed Integer                                                                                                               ;
; MIN_VALID_ADDR                      ; 0        ; Signed Integer                                                                                                               ;
; MAX_VALID_ADDR                      ; 360447   ; Signed Integer                                                                                                               ;
; SECTOR1_START_ADDR                  ; 0        ; Signed Integer                                                                                                               ;
; SECTOR1_END_ADDR                    ; 8191     ; Signed Integer                                                                                                               ;
; SECTOR2_START_ADDR                  ; 8192     ; Signed Integer                                                                                                               ;
; SECTOR2_END_ADDR                    ; 16383    ; Signed Integer                                                                                                               ;
; SECTOR3_START_ADDR                  ; 16384    ; Signed Integer                                                                                                               ;
; SECTOR3_END_ADDR                    ; 114687   ; Signed Integer                                                                                                               ;
; SECTOR4_START_ADDR                  ; 114688   ; Signed Integer                                                                                                               ;
; SECTOR4_END_ADDR                    ; 188415   ; Signed Integer                                                                                                               ;
; SECTOR5_START_ADDR                  ; 188416   ; Signed Integer                                                                                                               ;
; SECTOR5_END_ADDR                    ; 360447   ; Signed Integer                                                                                                               ;
; SECTOR_READ_PROTECTION_MODE         ; 28       ; Signed Integer                                                                                                               ;
; SECTOR1_MAP                         ; 1        ; Signed Integer                                                                                                               ;
; SECTOR2_MAP                         ; 2        ; Signed Integer                                                                                                               ;
; SECTOR3_MAP                         ; 3        ; Signed Integer                                                                                                               ;
; SECTOR4_MAP                         ; 4        ; Signed Integer                                                                                                               ;
; SECTOR5_MAP                         ; 5        ; Signed Integer                                                                                                               ;
; ADDR_RANGE1_END_ADDR                ; 360447   ; Signed Integer                                                                                                               ;
; ADDR_RANGE2_END_ADDR                ; 360447   ; Signed Integer                                                                                                               ;
; ADDR_RANGE1_OFFSET                  ; 2048     ; Signed Integer                                                                                                               ;
; ADDR_RANGE2_OFFSET                  ; 0        ; Signed Integer                                                                                                               ;
; ADDR_RANGE3_OFFSET                  ; 0        ; Signed Integer                                                                                                               ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                       ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32     ; Signed Integer                                                                                                                                                             ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                                    ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                                             ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                                                                                                                            ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23     ; Signed Integer                                                                                                                                                                                                  ;
; MIN_VALID_ADDR   ; 0      ; Signed Integer                                                                                                                                                                                                  ;
; MAX_VALID_ADDR   ; 360447 ; Signed Integer                                                                                                                                                                                                  ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                                                ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23     ; Signed Integer                                                                                                                                                                                      ;
; ADDR_RANGE1_END_ADDR ; 360447 ; Signed Integer                                                                                                                                                                                      ;
; ADDR_RANGE2_END_ADDR ; 360447 ; Signed Integer                                                                                                                                                                                      ;
; ADDR_RANGE1_OFFSET   ; 2048   ; Signed Integer                                                                                                                                                                                      ;
; ADDR_RANGE2_OFFSET   ; 0      ; Signed Integer                                                                                                                                                                                      ;
; ADDR_RANGE3_OFFSET   ; 0      ; Signed Integer                                                                                                                                                                                      ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                                         ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH   ; 23     ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR1_START_ADDR ; 0      ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR1_END_ADDR   ; 8191   ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR2_START_ADDR ; 8192   ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR2_END_ADDR   ; 16383  ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR3_START_ADDR ; 16384  ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR3_END_ADDR   ; 114687 ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR4_START_ADDR ; 114688 ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR4_END_ADDR   ; 188415 ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR5_START_ADDR ; 188416 ; Signed Integer                                                                                                                                                                                                                               ;
; SECTOR5_END_ADDR   ; 360447 ; Signed Integer                                                                                                                                                                                                                               ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SECTOR1_MAP    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; SECTOR2_MAP    ; 2     ; Signed Integer                                                                                                                                                                                           ;
; SECTOR3_MAP    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; SECTOR4_MAP    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; SECTOR5_MAP    ; 5     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0 ;
+----------------+------------+---------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                    ;
+----------------+------------+---------------------------------------------------------+
; tsclk          ; 5          ; Signed Integer                                          ;
; numch          ; 5          ; Signed Integer                                          ;
; board          ; DE10-Lite  ; String                                                  ;
; board_rev      ; Autodetect ; String                                                  ;
; max10pllmultby ; 1          ; Signed Integer                                          ;
; max10plldivby  ; 5          ; Signed Integer                                          ;
+----------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                               ;
+-----------------------+------------+------------------------------------------------------------------------------------+
; T_SCLK                ; 5          ; Signed Integer                                                                     ;
; NUM_CH                ; 5          ; Signed Integer                                                                     ;
; BOARD                 ; DE10-Lite  ; String                                                                             ;
; BOARD_REV             ; Autodetect ; String                                                                             ;
; MAX10_PLL_MULTIPLY_BY ; 5          ; Signed Integer                                                                     ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                     ;
+-----------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                                 ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                              ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MAX10_ADC_PLL ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 10000                           ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                              ;
; LOCK_LOW                      ; 1                               ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                              ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                              ;
; BANDWIDTH                     ; 0                               ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                              ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                              ;
; CLK0_MULTIPLY_BY              ; 5                               ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                              ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                              ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                              ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                              ;
; VCO_MIN                       ; 0                               ; Untyped                                                              ;
; VCO_MAX                       ; 0                               ; Untyped                                                              ;
; VCO_CENTER                    ; 0                               ; Untyped                                                              ;
; PFD_MIN                       ; 0                               ; Untyped                                                              ;
; PFD_MAX                       ; 0                               ; Untyped                                                              ;
; M_INITIAL                     ; 0                               ; Untyped                                                              ;
; M                             ; 0                               ; Untyped                                                              ;
; N                             ; 1                               ; Untyped                                                              ;
; M2                            ; 1                               ; Untyped                                                              ;
; N2                            ; 1                               ; Untyped                                                              ;
; SS                            ; 1                               ; Untyped                                                              ;
; C0_HIGH                       ; 0                               ; Untyped                                                              ;
; C1_HIGH                       ; 0                               ; Untyped                                                              ;
; C2_HIGH                       ; 0                               ; Untyped                                                              ;
; C3_HIGH                       ; 0                               ; Untyped                                                              ;
; C4_HIGH                       ; 0                               ; Untyped                                                              ;
; C5_HIGH                       ; 0                               ; Untyped                                                              ;
; C6_HIGH                       ; 0                               ; Untyped                                                              ;
; C7_HIGH                       ; 0                               ; Untyped                                                              ;
; C8_HIGH                       ; 0                               ; Untyped                                                              ;
; C9_HIGH                       ; 0                               ; Untyped                                                              ;
; C0_LOW                        ; 0                               ; Untyped                                                              ;
; C1_LOW                        ; 0                               ; Untyped                                                              ;
; C2_LOW                        ; 0                               ; Untyped                                                              ;
; C3_LOW                        ; 0                               ; Untyped                                                              ;
; C4_LOW                        ; 0                               ; Untyped                                                              ;
; C5_LOW                        ; 0                               ; Untyped                                                              ;
; C6_LOW                        ; 0                               ; Untyped                                                              ;
; C7_LOW                        ; 0                               ; Untyped                                                              ;
; C8_LOW                        ; 0                               ; Untyped                                                              ;
; C9_LOW                        ; 0                               ; Untyped                                                              ;
; C0_INITIAL                    ; 0                               ; Untyped                                                              ;
; C1_INITIAL                    ; 0                               ; Untyped                                                              ;
; C2_INITIAL                    ; 0                               ; Untyped                                                              ;
; C3_INITIAL                    ; 0                               ; Untyped                                                              ;
; C4_INITIAL                    ; 0                               ; Untyped                                                              ;
; C5_INITIAL                    ; 0                               ; Untyped                                                              ;
; C6_INITIAL                    ; 0                               ; Untyped                                                              ;
; C7_INITIAL                    ; 0                               ; Untyped                                                              ;
; C8_INITIAL                    ; 0                               ; Untyped                                                              ;
; C9_INITIAL                    ; 0                               ; Untyped                                                              ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                              ;
; C0_PH                         ; 0                               ; Untyped                                                              ;
; C1_PH                         ; 0                               ; Untyped                                                              ;
; C2_PH                         ; 0                               ; Untyped                                                              ;
; C3_PH                         ; 0                               ; Untyped                                                              ;
; C4_PH                         ; 0                               ; Untyped                                                              ;
; C5_PH                         ; 0                               ; Untyped                                                              ;
; C6_PH                         ; 0                               ; Untyped                                                              ;
; C7_PH                         ; 0                               ; Untyped                                                              ;
; C8_PH                         ; 0                               ; Untyped                                                              ;
; C9_PH                         ; 0                               ; Untyped                                                              ;
; L0_HIGH                       ; 1                               ; Untyped                                                              ;
; L1_HIGH                       ; 1                               ; Untyped                                                              ;
; G0_HIGH                       ; 1                               ; Untyped                                                              ;
; G1_HIGH                       ; 1                               ; Untyped                                                              ;
; G2_HIGH                       ; 1                               ; Untyped                                                              ;
; G3_HIGH                       ; 1                               ; Untyped                                                              ;
; E0_HIGH                       ; 1                               ; Untyped                                                              ;
; E1_HIGH                       ; 1                               ; Untyped                                                              ;
; E2_HIGH                       ; 1                               ; Untyped                                                              ;
; E3_HIGH                       ; 1                               ; Untyped                                                              ;
; L0_LOW                        ; 1                               ; Untyped                                                              ;
; L1_LOW                        ; 1                               ; Untyped                                                              ;
; G0_LOW                        ; 1                               ; Untyped                                                              ;
; G1_LOW                        ; 1                               ; Untyped                                                              ;
; G2_LOW                        ; 1                               ; Untyped                                                              ;
; G3_LOW                        ; 1                               ; Untyped                                                              ;
; E0_LOW                        ; 1                               ; Untyped                                                              ;
; E1_LOW                        ; 1                               ; Untyped                                                              ;
; E2_LOW                        ; 1                               ; Untyped                                                              ;
; E3_LOW                        ; 1                               ; Untyped                                                              ;
; L0_INITIAL                    ; 1                               ; Untyped                                                              ;
; L1_INITIAL                    ; 1                               ; Untyped                                                              ;
; G0_INITIAL                    ; 1                               ; Untyped                                                              ;
; G1_INITIAL                    ; 1                               ; Untyped                                                              ;
; G2_INITIAL                    ; 1                               ; Untyped                                                              ;
; G3_INITIAL                    ; 1                               ; Untyped                                                              ;
; E0_INITIAL                    ; 1                               ; Untyped                                                              ;
; E1_INITIAL                    ; 1                               ; Untyped                                                              ;
; E2_INITIAL                    ; 1                               ; Untyped                                                              ;
; E3_INITIAL                    ; 1                               ; Untyped                                                              ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                              ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                              ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                              ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                              ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                              ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                              ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                              ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                              ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                              ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                              ;
; L0_PH                         ; 0                               ; Untyped                                                              ;
; L1_PH                         ; 0                               ; Untyped                                                              ;
; G0_PH                         ; 0                               ; Untyped                                                              ;
; G1_PH                         ; 0                               ; Untyped                                                              ;
; G2_PH                         ; 0                               ; Untyped                                                              ;
; G3_PH                         ; 0                               ; Untyped                                                              ;
; E0_PH                         ; 0                               ; Untyped                                                              ;
; E1_PH                         ; 0                               ; Untyped                                                              ;
; E2_PH                         ; 0                               ; Untyped                                                              ;
; E3_PH                         ; 0                               ; Untyped                                                              ;
; M_PH                          ; 0                               ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                              ;
; CBXI_PARAMETER                ; MAX10_ADC_PLL_altpll            ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                              ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                       ;
+-------------------------------+---------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                    ;
; num_ch                      ; 6     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                            ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                     ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                       ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                               ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                               ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                       ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                                                               ;
; CSD_LENGTH       ; 6     ; Signed Integer                                                                                                                                                                               ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_4       ; 00101 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_5       ; 00110 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                              ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 6     ; Signed Integer                                                                                                                                                                                                                              ;
; CSD_ASIZE      ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                                                                       ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM52:rom ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; addrwidth      ; 14    ; Signed Integer                ;
; datawidth      ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer             ;
; NUMWORDS_A                         ; 16384                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; CV_Boot_UFM.mif      ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_su71      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PLL:pll_33_MHz|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------------+
; Parameter Name                ; Value                    ; Type                        ;
+-------------------------------+--------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                     ;
; PLL_TYPE                      ; AUTO                     ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=CV_PLL ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                     ;
; LOCK_HIGH                     ; 1                        ; Untyped                     ;
; LOCK_LOW                      ; 1                        ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                     ;
; SKIP_VCO                      ; OFF                      ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                     ;
; BANDWIDTH                     ; 0                        ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                     ;
; DOWN_SPREAD                   ; 0                        ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 33333333                 ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 50000000                 ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                     ;
; DPA_DIVIDER                   ; 0                        ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                     ;
; VCO_MIN                       ; 0                        ; Untyped                     ;
; VCO_MAX                       ; 0                        ; Untyped                     ;
; VCO_CENTER                    ; 0                        ; Untyped                     ;
; PFD_MIN                       ; 0                        ; Untyped                     ;
; PFD_MAX                       ; 0                        ; Untyped                     ;
; M_INITIAL                     ; 0                        ; Untyped                     ;
; M                             ; 0                        ; Untyped                     ;
; N                             ; 1                        ; Untyped                     ;
; M2                            ; 1                        ; Untyped                     ;
; N2                            ; 1                        ; Untyped                     ;
; SS                            ; 1                        ; Untyped                     ;
; C0_HIGH                       ; 0                        ; Untyped                     ;
; C1_HIGH                       ; 0                        ; Untyped                     ;
; C2_HIGH                       ; 0                        ; Untyped                     ;
; C3_HIGH                       ; 0                        ; Untyped                     ;
; C4_HIGH                       ; 0                        ; Untyped                     ;
; C5_HIGH                       ; 0                        ; Untyped                     ;
; C6_HIGH                       ; 0                        ; Untyped                     ;
; C7_HIGH                       ; 0                        ; Untyped                     ;
; C8_HIGH                       ; 0                        ; Untyped                     ;
; C9_HIGH                       ; 0                        ; Untyped                     ;
; C0_LOW                        ; 0                        ; Untyped                     ;
; C1_LOW                        ; 0                        ; Untyped                     ;
; C2_LOW                        ; 0                        ; Untyped                     ;
; C3_LOW                        ; 0                        ; Untyped                     ;
; C4_LOW                        ; 0                        ; Untyped                     ;
; C5_LOW                        ; 0                        ; Untyped                     ;
; C6_LOW                        ; 0                        ; Untyped                     ;
; C7_LOW                        ; 0                        ; Untyped                     ;
; C8_LOW                        ; 0                        ; Untyped                     ;
; C9_LOW                        ; 0                        ; Untyped                     ;
; C0_INITIAL                    ; 0                        ; Untyped                     ;
; C1_INITIAL                    ; 0                        ; Untyped                     ;
; C2_INITIAL                    ; 0                        ; Untyped                     ;
; C3_INITIAL                    ; 0                        ; Untyped                     ;
; C4_INITIAL                    ; 0                        ; Untyped                     ;
; C5_INITIAL                    ; 0                        ; Untyped                     ;
; C6_INITIAL                    ; 0                        ; Untyped                     ;
; C7_INITIAL                    ; 0                        ; Untyped                     ;
; C8_INITIAL                    ; 0                        ; Untyped                     ;
; C9_INITIAL                    ; 0                        ; Untyped                     ;
; C0_MODE                       ; BYPASS                   ; Untyped                     ;
; C1_MODE                       ; BYPASS                   ; Untyped                     ;
; C2_MODE                       ; BYPASS                   ; Untyped                     ;
; C3_MODE                       ; BYPASS                   ; Untyped                     ;
; C4_MODE                       ; BYPASS                   ; Untyped                     ;
; C5_MODE                       ; BYPASS                   ; Untyped                     ;
; C6_MODE                       ; BYPASS                   ; Untyped                     ;
; C7_MODE                       ; BYPASS                   ; Untyped                     ;
; C8_MODE                       ; BYPASS                   ; Untyped                     ;
; C9_MODE                       ; BYPASS                   ; Untyped                     ;
; C0_PH                         ; 0                        ; Untyped                     ;
; C1_PH                         ; 0                        ; Untyped                     ;
; C2_PH                         ; 0                        ; Untyped                     ;
; C3_PH                         ; 0                        ; Untyped                     ;
; C4_PH                         ; 0                        ; Untyped                     ;
; C5_PH                         ; 0                        ; Untyped                     ;
; C6_PH                         ; 0                        ; Untyped                     ;
; C7_PH                         ; 0                        ; Untyped                     ;
; C8_PH                         ; 0                        ; Untyped                     ;
; C9_PH                         ; 0                        ; Untyped                     ;
; L0_HIGH                       ; 1                        ; Untyped                     ;
; L1_HIGH                       ; 1                        ; Untyped                     ;
; G0_HIGH                       ; 1                        ; Untyped                     ;
; G1_HIGH                       ; 1                        ; Untyped                     ;
; G2_HIGH                       ; 1                        ; Untyped                     ;
; G3_HIGH                       ; 1                        ; Untyped                     ;
; E0_HIGH                       ; 1                        ; Untyped                     ;
; E1_HIGH                       ; 1                        ; Untyped                     ;
; E2_HIGH                       ; 1                        ; Untyped                     ;
; E3_HIGH                       ; 1                        ; Untyped                     ;
; L0_LOW                        ; 1                        ; Untyped                     ;
; L1_LOW                        ; 1                        ; Untyped                     ;
; G0_LOW                        ; 1                        ; Untyped                     ;
; G1_LOW                        ; 1                        ; Untyped                     ;
; G2_LOW                        ; 1                        ; Untyped                     ;
; G3_LOW                        ; 1                        ; Untyped                     ;
; E0_LOW                        ; 1                        ; Untyped                     ;
; E1_LOW                        ; 1                        ; Untyped                     ;
; E2_LOW                        ; 1                        ; Untyped                     ;
; E3_LOW                        ; 1                        ; Untyped                     ;
; L0_INITIAL                    ; 1                        ; Untyped                     ;
; L1_INITIAL                    ; 1                        ; Untyped                     ;
; G0_INITIAL                    ; 1                        ; Untyped                     ;
; G1_INITIAL                    ; 1                        ; Untyped                     ;
; G2_INITIAL                    ; 1                        ; Untyped                     ;
; G3_INITIAL                    ; 1                        ; Untyped                     ;
; E0_INITIAL                    ; 1                        ; Untyped                     ;
; E1_INITIAL                    ; 1                        ; Untyped                     ;
; E2_INITIAL                    ; 1                        ; Untyped                     ;
; E3_INITIAL                    ; 1                        ; Untyped                     ;
; L0_MODE                       ; BYPASS                   ; Untyped                     ;
; L1_MODE                       ; BYPASS                   ; Untyped                     ;
; G0_MODE                       ; BYPASS                   ; Untyped                     ;
; G1_MODE                       ; BYPASS                   ; Untyped                     ;
; G2_MODE                       ; BYPASS                   ; Untyped                     ;
; G3_MODE                       ; BYPASS                   ; Untyped                     ;
; E0_MODE                       ; BYPASS                   ; Untyped                     ;
; E1_MODE                       ; BYPASS                   ; Untyped                     ;
; E2_MODE                       ; BYPASS                   ; Untyped                     ;
; E3_MODE                       ; BYPASS                   ; Untyped                     ;
; L0_PH                         ; 0                        ; Untyped                     ;
; L1_PH                         ; 0                        ; Untyped                     ;
; G0_PH                         ; 0                        ; Untyped                     ;
; G1_PH                         ; 0                        ; Untyped                     ;
; G2_PH                         ; 0                        ; Untyped                     ;
; G3_PH                         ; 0                        ; Untyped                     ;
; E0_PH                         ; 0                        ; Untyped                     ;
; E1_PH                         ; 0                        ; Untyped                     ;
; E2_PH                         ; 0                        ; Untyped                     ;
; E3_PH                         ; 0                        ; Untyped                     ;
; M_PH                          ; 0                        ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                     ;
; CLK0_COUNTER                  ; G0                       ; Untyped                     ;
; CLK1_COUNTER                  ; G0                       ; Untyped                     ;
; CLK2_COUNTER                  ; G0                       ; Untyped                     ;
; CLK3_COUNTER                  ; G0                       ; Untyped                     ;
; CLK4_COUNTER                  ; G0                       ; Untyped                     ;
; CLK5_COUNTER                  ; G0                       ; Untyped                     ;
; CLK6_COUNTER                  ; E0                       ; Untyped                     ;
; CLK7_COUNTER                  ; E1                       ; Untyped                     ;
; CLK8_COUNTER                  ; E2                       ; Untyped                     ;
; CLK9_COUNTER                  ; E3                       ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                     ;
; M_TIME_DELAY                  ; 0                        ; Untyped                     ;
; N_TIME_DELAY                  ; 0                        ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                     ;
; VCO_POST_SCALE                ; 0                        ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                     ;
; CBXI_PARAMETER                ; CV_PLL_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                     ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE              ;
+-------------------------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram1b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 15                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram1b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ofc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram2b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 15                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram2b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_egc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram3b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 14                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram3b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pfc1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51 ;
+-----------------+-------+-------------------------------+
; Parameter Name  ; Value ; Type                          ;
+-----------------+-------+-------------------------------+
; dualbus         ; 1     ; Signed Integer                ;
; ramaddresswidth ; 8     ; Signed Integer                ;
; seconddptr      ; 1     ; Signed Integer                ;
; t8032           ; 0     ; Signed Integer                ;
; tristate        ; 0     ; Signed Integer                ;
; simenv          ; 0     ; Signed Integer                ;
+-----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; ramaddresswidth ; 8     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Glue:glue51 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:ADC_C ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:ADC_L ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:ADC_H ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tkey ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC01:tc01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC2:tc2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; fastcount      ; 0     ; Signed Integer                  ;
; tristate       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_UART:uart ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Control:memctrl ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_Debug:BPctrl ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                          ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; CV_Zeros.mif         ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_m2r1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_ADD0_Port ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_ADD1_Port ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_ADD2_Port ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA0_Port ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA1_Port ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA2_Port ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA3_Port ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL0_Port ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL1_Port ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL2_Port ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL3_Port ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA_CMD_Port ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_DATA_STATUS_Port ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:UFM_CONTROL_CMD_Port ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 8                                        ; Untyped                       ;
; WIDTHAD_A                          ; 8                                        ; Untyped                       ;
; NUMWORDS_A                         ; 256                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 8                                        ; Untyped                       ;
; WIDTHAD_B                          ; 8                                        ; Untyped                       ;
; NUMWORDS_B                         ; 256                                      ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3gk1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 8                                        ; Untyped                       ;
; WIDTHAD_A                          ; 8                                        ; Untyped                       ;
; NUMWORDS_A                         ; 256                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 8                                        ; Untyped                       ;
; WIDTHAD_B                          ; 8                                        ; Untyped                       ;
; NUMWORDS_B                         ; 256                                      ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3gk1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------+
; Parameter Name                                 ; Value    ; Type                                 ;
+------------------------------------------------+----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 8        ; Untyped                              ;
; LPM_WIDTHB                                     ; 8        ; Untyped                              ;
; LPM_WIDTHP                                     ; 16       ; Untyped                              ;
; LPM_WIDTHR                                     ; 16       ; Untyped                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                              ;
; LATENCY                                        ; 0        ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                              ;
; USE_EAB                                        ; OFF      ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                              ;
+------------------------------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                               ;
; Entity Instance            ; onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                              ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                         ;
; Entity Instance               ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
; Entity Instance               ; CV_PLL:pll_33_MHz|altpll:altpll_component                                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                  ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; ROM52:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; SSRAM2:ram1b|altsyncram:altsyncram_component                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; SSRAM2:ram2b|altsyncram:altsyncram_component                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; SSRAM2:ram3b|altsyncram:altsyncram_component                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                               ;
;     -- LPM_WIDTHB                     ; 8                                               ;
;     -- LPM_WIDTHP                     ; 16                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:UFM_DATA_STATUS_Port"                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Control:memctrl"                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sharedramreg_out[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:tkey"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ioport_out[4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:ADC_H"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ioport_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:ADC_L"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Glue:glue51"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; selected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51:core51"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ready      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ram_cycle  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                        ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; sample_store_csr_address[5..4]    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sample_store_csr_writedata[31..1] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sample_store_csr_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sample_store_csr_readdata[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; sequencer_csr_address             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sequencer_csr_read                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sequencer_csr_writedata[31..1]    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sequencer_csr_writedata[0]        ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sequencer_csr_readdata            ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ADC_SCLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_CS_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_DOUT ; Input  ; Info     ; Stuck at GND                                                                        ;
; ADC_DIN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                                         ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                               ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[22..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; CODE        ; 8     ; 32768 ; Read/Write ; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated ;
; 1              ; XDAT        ; 8     ; 32768 ; Read/Write ; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated ;
; 2              ; DEBU        ; 8     ; 16384 ; Read/Write ; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 211                         ;
; cycloneiii_ff         ; 1654                        ;
;     CLR               ; 211                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 316                         ;
;     ENA CLR           ; 703                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 100                         ;
;     ENA SCLR          ; 23                          ;
;     ENA SCLR SLD      ; 7                           ;
;     ENA SLD           ; 28                          ;
;     SCLR              ; 35                          ;
;     SCLR SLD          ; 12                          ;
;     plain             ; 199                         ;
; cycloneiii_io_obuf    ; 40                          ;
; cycloneiii_lcell_comb ; 4194                        ;
;     arith             ; 442                         ;
;         2 data inputs ; 351                         ;
;         3 data inputs ; 91                          ;
;     normal            ; 3752                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 408                         ;
;         2 data inputs ; 382                         ;
;         3 data inputs ; 753                         ;
;         4 data inputs ; 2201                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 128                         ;
; fiftyfivenm_adcblock  ; 1                           ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 26.80                       ;
; Average LUT depth     ; 10.06                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Jan 19 09:11:10 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd
    Info (12022): Found design unit 1: ADC-rtl File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd Line: 24
    Info (12023): Found entity 1: ADC File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc_mega_0.v
    Info (12023): Found entity 1: ADC_adc_mega_0 File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file onchip_flash/synthesis/onchip_flash.vhd
    Info (12022): Found design unit 1: onchip_flash-rtl File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd Line: 29
    Info (12023): Found entity 1: onchip_flash File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd Line: 9
Info (12021): Found 7 design units, including 7 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file ssram2.vhd
    Info (12022): Found design unit 1: ssram2-SYN File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 40
    Info (12023): Found entity 1: SSRAM2 File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cv_8052.vhd
    Info (12022): Found design unit 1: CV_8052-rtl File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 97
    Info (12023): Found entity 1: CV_8052 File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cv_fifo.vhd
    Info (12022): Found design unit 1: CV_fifo-SYN File: C:/Source/MAX10_8052_FD_ADC/CV_Fifo.vhd Line: 57
    Info (12023): Found entity 1: CV_Fifo File: C:/Source/MAX10_8052_FD_ADC/CV_Fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cv_memctrl.vhd
    Info (12022): Found design unit 1: Memory_Control-rtl File: C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd Line: 37
    Info (12023): Found entity 1: Memory_Control File: C:/Source/MAX10_8052_FD_ADC/CV_MemCtrl.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file cv_dpram.vhd
    Info (12022): Found design unit 1: CV_dpram-SYN File: C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd Line: 55
    Info (12023): Found entity 1: CV_DPRAM File: C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cv_debug.vhd
    Info (12022): Found design unit 1: CV_Debug-rtl File: C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd Line: 59
    Info (12023): Found entity 1: CV_Debug File: C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file cv_rom.vhd
    Info (12022): Found design unit 1: ROM52-rtl File: C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd Line: 36
    Info (12023): Found entity 1: ROM52 File: C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cv_portio.vhd
    Info (12022): Found design unit 1: CV_PortIO-rtl File: C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd Line: 37
    Info (12023): Found entity 1: CV_PortIO File: C:/Source/MAX10_8052_FD_ADC/CV_PortIO.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file cv_ram.vhd
    Info (12022): Found design unit 1: T51_RAM-rtl_altera File: C:/Source/MAX10_8052_FD_ADC/CV_RAM.vhd Line: 44
    Info (12023): Found entity 1: T51_RAM File: C:/Source/MAX10_8052_FD_ADC/CV_RAM.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file t51.vhd
    Info (12022): Found design unit 1: T51-rtl File: C:/Source/MAX10_8052_FD_ADC/T51.vhd Line: 93
    Info (12023): Found entity 1: T51 File: C:/Source/MAX10_8052_FD_ADC/T51.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file t51_alu.vhd
    Info (12022): Found design unit 1: T51_ALU-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd Line: 84
    Info (12023): Found entity 1: T51_ALU File: C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file t51_glue.vhd
    Info (12022): Found design unit 1: T51_Glue-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd Line: 201
    Info (12023): Found entity 1: T51_Glue File: C:/Source/MAX10_8052_FD_ADC/T51_Glue.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_md.vhd
    Info (12022): Found design unit 1: T51_MD-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd Line: 67
    Info (12023): Found entity 1: T51_MD File: C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd Line: 54
Info (12021): Found 2 design units, including 0 entities, in source file t51_pack.vhd
    Info (12022): Found design unit 1: T51_Pack File: C:/Source/MAX10_8052_FD_ADC/T51_Pack.vhd Line: 53
    Info (12022): Found design unit 2: T51_Pack-body File: C:/Source/MAX10_8052_FD_ADC/T51_Pack.vhd Line: 501
Info (12021): Found 2 design units, including 1 entities, in source file t51_port.vhd
    Info (12022): Found design unit 1: T51_Port-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd Line: 72
    Info (12023): Found entity 1: T51_Port File: C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc01.vhd
    Info (12022): Found design unit 1: T51_TC01-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_TC01.vhd Line: 84
    Info (12023): Found entity 1: T51_TC01 File: C:/Source/MAX10_8052_FD_ADC/T51_TC01.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc2.vhd
    Info (12022): Found design unit 1: T51_TC2-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_TC2.vhd Line: 82
    Info (12023): Found entity 1: T51_TC2 File: C:/Source/MAX10_8052_FD_ADC/T51_TC2.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file t51_uart.vhd
    Info (12022): Found design unit 1: T51_UART-rtl File: C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd Line: 81
    Info (12023): Found entity 1: T51_UART File: C:/Source/MAX10_8052_FD_ADC/T51_UART.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cv_pll.vhd
    Info (12022): Found design unit 1: cv_pll-SYN File: C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd Line: 53
    Info (12023): Found entity 1: CV_PLL File: C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd Line: 43
Info (12127): Elaborating entity "CV_8052" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CV_8052.vhd(420): object "ADC_L_out_r" assigned a value but never read File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 420
Warning (10036): Verilog HDL or VHDL warning at CV_8052.vhd(422): object "ADC_H_out_r" assigned a value but never read File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 422
Info (12128): Elaborating entity "onchip_flash" for hierarchy "onchip_flash:max10_onchip_flash" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 487
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/onchip_flash.vhd Line: 100
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 203
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 282
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
Info (12130): Elaborated megafunction instantiation "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
Info (12133): Instantiated megafunction "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
Info (12130): Elaborated megafunction instantiation "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
Info (12133): Instantiated megafunction "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1192
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1203
Info (12128): Elaborating entity "altera_onchip_flash_a_address_write_protection_check" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1245
Info (12128): Elaborating entity "altera_onchip_flash_s_address_write_protection_check" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1255
Info (12128): Elaborating entity "altera_onchip_flash_convert_sector" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1266
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "onchip_flash:max10_onchip_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: C:/Source/MAX10_8052_FD_ADC/onchip_flash/synthesis/submodules/altera_onchip_flash.v Line: 327
Info (12128): Elaborating entity "ADC" for hierarchy "ADC:adc_mega_0" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 562
Info (12128): Elaborating entity "ADC_adc_mega_0" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/ADC.vhd Line: 54
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/ADC_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: C:/Source/MAX10_8052_FD_ADC/db/max10_adc_pll_altpll.v Line: 30
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 179
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 118
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Source/MAX10_8052_FD_ADC/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Source/MAX10_8052_FD_ADC/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Source/MAX10_8052_FD_ADC/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Source/MAX10_8052_FD_ADC/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Source/MAX10_8052_FD_ADC/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Source/MAX10_8052_FD_ADC/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 269
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v Line: 288
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ROM52" for hierarchy "ROM52:rom" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 595
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM52:rom|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ROM52:rom|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd Line: 67
Info (12133): Instantiated megafunction "ROM52:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/CV_ROM.vhd Line: 67
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Boot_UFM.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_su71.tdf
    Info (12023): Found entity 1: altsyncram_su71 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_su71" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/Source/MAX10_8052_FD_ADC/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated|decode_2j9:rden_decode" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: C:/Source/MAX10_8052_FD_ADC/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_su71:auto_generated|mux_p1b:mux2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_su71.tdf Line: 41
Info (12128): Elaborating entity "CV_PLL" for hierarchy "CV_PLL:pll_33_MHz" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 603
Info (12128): Elaborating entity "altpll" for hierarchy "CV_PLL:pll_33_MHz|altpll:altpll_component" File: C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "CV_PLL:pll_33_MHz|altpll:altpll_component" File: C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd Line: 136
Info (12133): Instantiated megafunction "CV_PLL:pll_33_MHz|altpll:altpll_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/CV_PLL.vhd Line: 136
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33333333"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=CV_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cv_pll_altpll.v
    Info (12023): Found entity 1: CV_PLL_altpll File: C:/Source/MAX10_8052_FD_ADC/db/cv_pll_altpll.v Line: 30
Info (12128): Elaborating entity "CV_PLL_altpll" for hierarchy "CV_PLL:pll_33_MHz|altpll:altpll_component|CV_PLL_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram1b" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 630
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf
    Info (12023): Found entity 1: altsyncram_ofc1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ofc1" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rv72.tdf
    Info (12023): Found entity 1: altsyncram_rv72 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_rv72" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/Source/MAX10_8052_FD_ADC/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|decode_c7a:decode4" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: C:/Source/MAX10_8052_FD_ADC/db/decode_5j9.tdf Line: 23
Info (12128): Elaborating entity "decode_5j9" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|decode_5j9:rden_decode_a" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf
    Info (12023): Found entity 1: mux_s1b File: C:/Source/MAX10_8052_FD_ADC/db/mux_s1b.tdf Line: 23
Info (12128): Elaborating entity "mux_s1b" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|altsyncram_rv72:altsyncram1|mux_s1b:mux6" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rv72.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_ofc1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129268293"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram2b" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 643
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egc1.tdf
    Info (12023): Found entity 1: altsyncram_egc1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_egc1" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_egc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_egc1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1480868180"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram3b" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 656
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/SSRAM2.vhd Line: 72
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf
    Info (12023): Found entity 1: altsyncram_pfc1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pfc1" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hv72.tdf
    Info (12023): Found entity 1: altsyncram_hv72 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_hv72.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hv72" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Source/MAX10_8052_FD_ADC/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|altsyncram_hv72:altsyncram1|decode_97a:decode4" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_hv72.tdf Line: 50
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf Line: 38
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_pfc1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_pfc1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145389653"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "T51" for hierarchy "T51:core51" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 714
Info (12128): Elaborating entity "T51_ALU" for hierarchy "T51:core51|T51_ALU:alu" File: C:/Source/MAX10_8052_FD_ADC/T51.vhd Line: 1184
Info (12128): Elaborating entity "T51_MD" for hierarchy "T51:core51|T51_ALU:alu|T51_MD:md" File: C:/Source/MAX10_8052_FD_ADC/T51_ALU.vhd Line: 503
Info (12128): Elaborating entity "T51_RAM" for hierarchy "T51:core51|T51_RAM:\Generic_MODEL:ram" File: C:/Source/MAX10_8052_FD_ADC/T51.vhd Line: 1235
Info (12128): Elaborating entity "T51_Glue" for hierarchy "T51_Glue:glue51" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 742
Info (12128): Elaborating entity "T51_Port" for hierarchy "T51_Port:ADC_C" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 886
Info (12128): Elaborating entity "CV_PortIO" for hierarchy "CV_PortIO:tp0" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 978
Info (12128): Elaborating entity "T51_TC01" for hierarchy "T51_TC01:tc01" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 1156
Info (12128): Elaborating entity "T51_TC2" for hierarchy "T51_TC2:tc2" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 1186
Info (12128): Elaborating entity "T51_UART" for hierarchy "T51_UART:uart" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 1214
Info (12128): Elaborating entity "Memory_Control" for hierarchy "Memory_Control:memctrl" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 1242
Info (12128): Elaborating entity "CV_Debug" for hierarchy "CV_Debug:BPctrl" File: C:/Source/MAX10_8052_FD_ADC/CV_8052.vhd Line: 1256
Info (12128): Elaborating entity "CV_DPRAM" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam" File: C:/Source/MAX10_8052_FD_ADC/CV_Debug.vhd Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" File: C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd Line: 97
Info (12133): Instantiated megafunction "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/CV_DPRAM.vhd Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Zeros.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2r1.tdf
    Info (12023): Found entity 1: altsyncram_m2r1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_m2r1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m2r1" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf
    Info (12023): Found entity 1: mux_l1b File: C:/Source/MAX10_8052_FD_ADC/db/mux_l1b.tdf Line: 23
Info (12128): Elaborating entity "mux_l1b" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_m2r1:auto_generated|mux_l1b:mux3" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_m2r1.tdf Line: 48
Warning (12030): Port "clk" on the entity instantiation of "adc_pll" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/Source/MAX10_8052_FD_ADC/ADC/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.01.19.09:11:29 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Source/MAX10_8052_FD_ADC/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[12]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf Line: 387
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[13]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf Line: 416
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[14]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf Line: 445
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[15]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_v5s1.tdf Line: 474
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "ADC:adc_mega_0|ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_rqn1.tdf Line: 370
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "T51:core51|T51_ALU:alu|T51_MD:md|Mult0" File: C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0"
Info (12133): Instantiated megafunction "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gk1.tdf
    Info (12023): Found entity 1: altsyncram_3gk1 File: C:/Source/MAX10_8052_FD_ADC/db/altsyncram_3gk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0" File: C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd Line: 77
Info (12133): Instantiated megafunction "T51:core51|T51_ALU:alu|T51_MD:md|lpm_mult:Mult0" with the following parameter: File: C:/Source/MAX10_8052_FD_ADC/T51_MD.vhd Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: C:/Source/MAX10_8052_FD_ADC/db/mult_0ls.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: C:/Source/MAX10_8052_FD_ADC/T51_Port.vhd Line: 98
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Source/MAX10_8052_FD_ADC/CV_8052.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5125 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 4857 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Mon Jan 19 09:11:59 2026
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Source/MAX10_8052_FD_ADC/CV_8052.map.smsg.


