# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ROM_M.srcs/sources_1/new/machine.vhd" \
"../../../../ROM_M.srcs/sources_1/imports/sources_1/mux_2_1.vhd" \
"../../../../ROM_M.srcs/sources_1/new/rom.vhd" \
"../../../../ROM_M.srcs/sources_1/new/rom_m.vhd" \
"../../../../ROM_M.srcs/sim_1/new/rom_m_tb.vhd" \

# Do not sort compile order
nosort
