{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79783,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79874,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00216639,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00170144,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000887726,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00170144,
	"finish__design__instance__count__class:antenna_cell": 6,
	"finish__design__instance__area__class:antenna_cell": 15.0144,
	"finish__design__instance__count__class:buffer": 113,
	"finish__design__instance__area__class:buffer": 1315.01,
	"finish__design__instance__count__class:clock_buffer": 87,
	"finish__design__instance__area__class:clock_buffer": 1696.63,
	"finish__design__instance__count__class:timing_repair_buffer": 166,
	"finish__design__instance__area__class:timing_repair_buffer": 922.134,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 55.0528,
	"finish__design__instance__count__class:clock_inverter": 20,
	"finish__design__instance__area__class:clock_inverter": 142.637,
	"finish__design__instance__count__class:sequential_cell": 587,
	"finish__design__instance__area__class:sequential_cell": 17262.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 770,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6608.84,
	"finish__design__instance__count": 1760,
	"finish__design__instance__area": 28018.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.733033,
	"finish__clock__skew__setup": 0.0223077,
	"finish__clock__skew__hold": 0.0223077,
	"finish__timing__drv__max_slew_limit": 0.206359,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.849916,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0112674,
	"finish__power__switching__total": 0.00796561,
	"finish__power__leakage__total": 9.71946e-09,
	"finish__power__total": 0.019233,
	"finish__design__io": 141,
	"finish__design__die__area": 43218.3,
	"finish__design__core__area": 41852.6,
	"finish__design__instance__count": 2299,
	"finish__design__instance__area": 28692.5,
	"finish__design__instance__count__stdcell": 2299,
	"finish__design__instance__area__stdcell": 28692.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.685561,
	"finish__design__instance__utilization__stdcell": 0.685561,
	"finish__design__rows": 75,
	"finish__design__rows:unithd": 75,
	"finish__design__sites": 33450,
	"finish__design__sites:unithd": 33450,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}