INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/acc_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
