v 4
file . "signals_tb.vhdl" "1c4f8043ff35ec267517969aa7a019d8951f95e8" "20251024204547.933":
  entity signals_tb at 1( 0) + 0 on 13;
  architecture test of signals_tb at 7( 82) + 0 on 14;
