Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 14 16:27:32 2019
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainGame_control_sets_placed.rpt
| Design       : MainGame
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------+-----------------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------+-----------------------------+------------------+----------------+
|  pix_clk/inst/clk_out1 | graphics/hcount[11]_i_1_n_0 | graphics/vcount[10]_i_1_n_0 |                2 |              5 |
|  pix_clk/inst/clk_out1 | graphics/vcount[9]_i_1_n_0  |                             |                3 |              6 |
|  pix_clk/inst/clk_out1 |                             |                             |                6 |              7 |
|  pix_clk/inst/clk_out1 |                             | graphics/hcount[11]_i_1_n_0 |                3 |             11 |
|  pix_clk/inst/clk_out1 | graphics/addNO              | sprite/addNO[0]_i_1_n_0     |                4 |             15 |
|  pix_clk/inst/clk_out2 |                             |                             |               16 |             19 |
|  pix_clk/inst/clk_out1 | graphics/dataOut16_out      | sprite/addNB                |               17 |             20 |
+------------------------+-----------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


