INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:22:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 buffer43/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 1.331ns (18.298%)  route 5.943ns (81.702%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          0.508     0.508    buffer43/clk
                         FDSE                                         r  buffer43/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer43/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer43_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=23, unplaced)        0.651     2.304    control_merge0/tehb/control/transmitValue_reg_2[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.347 r  control_merge0/tehb/control/dataReg[5]_i_5__0/O
                         net (fo=10, unplaced)        0.287     2.634    buffer4/control/transmitValue_reg
                         LUT2 (Prop_lut2_I1_O)        0.043     2.677 f  buffer4/control/transmitValue_i_2__40/O
                         net (fo=9, unplaced)         0.285     2.962    buffer4/control/fullReg_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.005 f  buffer4/control/dataReg[2]_i_2/O
                         net (fo=5, unplaced)         0.405     3.410    buffer4/control/fullReg_reg_2
                         LUT4 (Prop_lut4_I0_O)        0.049     3.459 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.714    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.757 r  buffer4/control/dataReg[6]_i_4/O
                         net (fo=2, unplaced)         0.255     4.012    buffer4/control/dataReg[6]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.055 f  buffer4/control/dataReg[5]_i_1__4/O
                         net (fo=4, unplaced)         0.268     4.323    buffer13/control/mux2_outs[5]
                         LUT5 (Prop_lut5_I2_O)        0.045     4.368 r  buffer13/control/out0_valid_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     4.368    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.571 f  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=33, unplaced)        0.660     5.231    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.274 f  buffer23/fifo/ctrlEnd_ready_i_5/O
                         net (fo=4, unplaced)         0.268     5.542    control_merge2/tehb/control/outs_reg[5]_4
                         LUT6 (Prop_lut6_I1_O)        0.043     5.585 r  control_merge2/tehb/control/fullReg_i_6__3/O
                         net (fo=14, unplaced)        0.295     5.880    fork18/control/generateBlocks[4].regblock/outputValid_i_3__0
                         LUT2 (Prop_lut2_I1_O)        0.043     5.923 f  fork18/control/generateBlocks[4].regblock/transmitValue_i_3__11/O
                         net (fo=2, unplaced)         0.255     6.178    buffer20/fifo/fork18_outs_4_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     6.221 f  buffer20/fifo/outputValid_i_3__0/O
                         net (fo=37, unplaced)        0.319     6.540    buffer20/fifo/p_1_in
                         LUT6 (Prop_lut6_I1_O)        0.043     6.583 f  buffer20/fifo/Empty_i_2__5/O
                         net (fo=5, unplaced)         0.405     6.988    fork9/control/generateBlocks[4].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     7.031 r  fork9/control/generateBlocks[4].regblock/transmitValue_i_6/O
                         net (fo=13, unplaced)        0.427     7.458    fork5/control/generateBlocks[0].regblock/dataReg_reg[6]_2
                         LUT6 (Prop_lut6_I3_O)        0.043     7.501 r  fork5/control/generateBlocks[0].regblock/dataReg[6]_i_1/O
                         net (fo=7, unplaced)         0.281     7.782    buffer13/E[0]
                         FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=843, unset)          0.483    10.683    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.455    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  2.673    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2701.113 ; gain = 16.000 ; free physical = 37845 ; free virtual = 214408
