;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 921, 1
	SUB 421, 1
	SPL 0, <-54
	MOV -7, <-20
	SUB @124, -103
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-26
	MOV -1, <-26
	MOV -7, <-20
	JMZ 0, <-742
	ADD 0, @30
	ADD 0, @30
	SUB -130, 9
	SUB @129, 106
	MOV 421, 51
	SLT #1, <0
	CMP @124, -803
	SLT #1, <0
	MOV @124, -803
	SLT #1, <0
	SUB <10, 7
	SUB #0, -41
	SUB #0, -41
	SPL 0, <-742
	SLT 300, 90
	SUB #12, @200
	ADD #129, 109
	SUB 42, @0
	ADD #129, 109
	DAT #210, #60
	SUB 12, @10
	DAT #210, #60
	SPL -9, @-12
	CMP 12, @0
	CMP -900, -901
	CMP 12, @0
	CMP -900, -901
	MOV -1, <-26
	SPL -9, @-12
	SPL -9, @-12
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB 921, 1
	SPL -9, @-12
	SUB 421, 1
	MOV -1, <-26
	SUB 921, 1
