#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  4 11:23:27 2024
# Process ID: 4900
# Current directory: /home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/vivado.jou
# Running On        :eecs-digital-18
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.000 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40793 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 8
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4921
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.578 ; gain = 411.715 ; free physical = 27421 ; free virtual = 37488
---------------------------------------------------------------------------------
WARNING: [Synth 8-10180] variable 'sprite_row' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/block_sprite.sv:64]
WARNING: [Synth 8-10180] variable 'sprite_col' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/block_sprite.sv:65]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ram_addr' is not allowed [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:51]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ram_din' is not allowed [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:52]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ram_dout' is not allowed [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:53]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ram_we' is not allowed [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:54]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'ram_en' is not allowed [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:55]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:21]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:51]
INFO: [Synth 8-10285] module 'sd_access' is ignored due to previous errors [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv:246]
INFO: [Synth 8-9084] Verilog file '/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/sd_access.sv' ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/top_level.sv:3]
ERROR: [Synth 8-439] module 'cw_hdmi_clk_wiz' not found [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/top_level.sv:42]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/75db3531b6b74a408ef1d799fb169d6e/final_project_files/hdl/top_level.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.516 ; gain = 488.652 ; free physical = 27327 ; free virtual = 37394
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 9 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 11:23:36 2024...
