[Verilator] Building Model for TestRig CHERI
verilator /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cv64a6_imacfd_sv39_config_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_rvfi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/std_cache_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/wt_cache_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/axi_intf.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/rvfi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_axi_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/amo_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_shim.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_regfile.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/compressed_decoder.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/controller.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/dromajo_ram.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/id_stage.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/instr_realign.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/multiplier.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/perf_counters.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_unit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_classifier.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma_multi.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_fmt_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_rounding.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/bht.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/btb.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/instr_queue.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/instr_scan.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/ras.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/amo_alu.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cache_ctrl.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache_axi_wrapper.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/std_cache_subsystem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/std_nbdcache.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/tag_cmp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_cache_subsystem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_ctrl.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/bootrom/bootrom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/bootrom/dromajo_bootrom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/axi_lite_interface.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/apb_timer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_slice.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/apb_regs_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_AR.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_AW.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_BR.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_BW.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_DW.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_AR_allocator.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_AW_allocator.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_BR_allocator.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_BW_allocator.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_DW_allocator.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_multiplexer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_node_arbiter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_node_intf_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_node.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_node_wrap_with_slices.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_regs_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_request_block.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_response_block.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/rv_plic_target.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/rv_plic_gateway.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_regmap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dmi_cdc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dmi_jtag.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dmi_jtag_tap.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_csrs.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_sba.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_top.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/debug_rom/debug_rom.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/register_interface/src/apb_to_reg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_multicut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/generic_fifo.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/pulp_sync.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/find_first_one.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rstgen_bypass.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rstgen.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_mux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_demux.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/exp_backoff.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_master_connect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_master_connect_rev.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect_rev.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_cut.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_join.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_delayer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_to_axi_lite.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/unread.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/sync.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/cdc_2phase.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/spill_register.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/sync_wedge.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/edge_detect.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_arbiter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_arbiter_flushable.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/fifo_v1.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/fifo_v2.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/fifo_v3.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lzc.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/popcount.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/rrarbiter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_delay.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lfsr.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lfsr_8bit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lfsr_16bit.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/delta_counter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/counter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/shift_reg.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/tech_cells_generic/src/pulp_clock_gating.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/cva6_cheri_tag_mem.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/rvfi_tracer.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv +define+WT_DCACHE -DRVFI_TRACE=1 -DDII=1 /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/sram.sv /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node  --threads 2 --unroll-count 256 -Werror-PINMISSING -Werror-IMPLICIT -Wno-fatal -Wno-PINCONNECTEMPTY -Wno-ASSIGNDLY -Wno-DECLFILENAME -Wno-UNUSED -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wno-style --trace --trace-structs -LDFLAGS "-L/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//lib -L/lib -Wl,-rpath,/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//lib -Wl,-rpath,/lib -lfesvr  -lpthread" -CFLAGS "-I/include -I/include -I/media/ninolomata/shared/Test_Plan_CVA6/riscv-tools/toolchain//include -I/include -I/home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/src/inc -std=c++11 -I/home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/dpi -O3  -DVL_DEBUG" -Wall --cc  --vpi  +incdir+/home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/include/ --top-module ariane_testharness_dii --threads-dpi none --Mdir work-ver -O3 --exe /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/src/ariane_tb.cpp /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/src/socket.c /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/dpi/SimDTM.cc /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/dpi/SimJTAG.cc /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/dpi/remote_bitbang.cc /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/dpi/msim_helper.cc
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:38:9: Unsupported: Ignoring delay on this assignment/primitive.
   38 |   wire #0.1 __debug_req_ready = debug_req_ready;
      |         ^~~
                    ... Use "/* verilator lint_off ASSIGNDLY */" and lint_on around source to disable this message.
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:39:9: Unsupported: Ignoring delay on this assignment/primitive.
   39 |   wire #0.1 __debug_resp_valid = debug_resp_valid;
      |         ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:40:16: Unsupported: Ignoring delay on this assignment/primitive.
   40 |   wire [31:0] #0.1 __debug_resp_bits_resp = {30'b0, debug_resp_bits_resp};
      |                ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:41:16: Unsupported: Ignoring delay on this assignment/primitive.
   41 |   wire [31:0] #0.1 __debug_resp_bits_data = debug_resp_bits_data;
      |                ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:50:11: Unsupported: Ignoring delay on this assignment/primitive.
   50 |   assign #0.1 debug_req_valid = __debug_req_valid;
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:51:11: Unsupported: Ignoring delay on this assignment/primitive.
   51 |   assign #0.1 debug_req_bits_addr = __debug_req_bits_addr[6:0];
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:52:11: Unsupported: Ignoring delay on this assignment/primitive.
   52 |   assign #0.1 debug_req_bits_op = __debug_req_bits_op[1:0];
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:53:11: Unsupported: Ignoring delay on this assignment/primitive.
   53 |   assign #0.1 debug_req_bits_data = __debug_req_bits_data[31:0];
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:54:11: Unsupported: Ignoring delay on this assignment/primitive.
   54 |   assign #0.1 debug_resp_ready = __debug_resp_ready;
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:55:11: Unsupported: Ignoring delay on this assignment/primitive.
   55 |   assign #0.1 exit = __exit;
      |           ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:43:18: Unsupported: Ignoring delay on this assignment/primitive.
   43 |    wire         #0.1 __jtag_TDO = jtag_TDO_driven ?
      |                  ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:54:12: Unsupported: Ignoring delay on this assignment/primitive.
   54 |    assign #0.1 jtag_TCK   = __jtag_TCK;
      |            ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:55:12: Unsupported: Ignoring delay on this assignment/primitive.
   55 |    assign #0.1 jtag_TMS   = __jtag_TMS;
      |            ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:56:12: Unsupported: Ignoring delay on this assignment/primitive.
   56 |    assign #0.1 jtag_TDI   = __jtag_TDI;
      |            ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:57:12: Unsupported: Ignoring delay on this assignment/primitive.
   57 |    assign #0.1 jtag_TRSTn = __jtag_TRSTn;
      |            ^~~
%Warning-ASSIGNDLY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:59:12: Unsupported: Ignoring delay on this assignment/primitive.
   59 |    assign #0.1 exit = __exit;
      |            ^~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cv64a6_imacfd_sv39_config_pkg.sv:11:9: Filename 'cv64a6_imacfd_sv39_config_pkg' does not match PACKAGE name: 'cva6_config_pkg'
   11 | package cva6_config_pkg;
      |         ^~~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:18:9: Filename 'riscv_pkg' does not match PACKAGE name: 'riscv'
   18 | package riscv;
      |         ^~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv:19:9: Filename 'dm_pkg' does not match PACKAGE name: 'dm'
   19 | package dm;
      |         ^~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf.sv:22:11: Filename 'reg_intf' does not match IFACE name: 'REG_BUS'
   22 | interface REG_BUS #(
      |           ^~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf_pkg.sv:22:9: Filename 'reg_intf_pkg' does not match PACKAGE name: 'reg_intf'
   22 | package reg_intf;
      |         ^~~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/axi_intf.sv:19:11: Filename 'axi_intf' does not match IFACE name: 'AXI_BUS'
   19 | interface AXI_BUS #(
      |           ^~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:13:9: Filename 'ariane_soc_pkg' does not match PACKAGE name: 'ariane_soc'
   13 | package ariane_soc;
      |         ^~~~~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv:18:9: Filename 'ariane_axi_soc_pkg' does not match PACKAGE name: 'ariane_axi_soc'
   18 | package ariane_axi_soc;
      |         ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_axi_pkg.sv:18:9: Filename 'ariane_axi_pkg' does not match PACKAGE name: 'ariane_axi'
   18 | package ariane_axi;
      |         ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/amo_buffer.sv:81:10: Cell pin connected by name with empty reference: 'usage_o'
   81 |         .usage_o      (  ),  
      |          ^~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:25:8: Filename 'ariane_regfile_ff' does not match MODULE name: 'ariane_regfile'
   25 | module ariane_regfile #(
      |        ^~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:545:8: Cell pin connected by name with empty reference: 'busy_o'
  545 |       .busy_o         (                          )
      |        ^~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:704:8: Filename 'load_store_unit' does not match MODULE name: 'lsu_bypass'
  704 | module lsu_bypass import ariane_pkg::*; (
      |        ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv:53:10: Cell pin connected by name with empty reference: 'mult_ready_o'
   53 |         .mult_ready_o      (              )  
      |          ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:238:8: Cell pin connected by name with empty reference: 'gnt_o'
  238 |       .gnt_o   (                     ),
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:241:8: Cell pin connected by name with empty reference: 'req_o'
  241 |       .req_o   (                     ),
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:243:8: Cell pin connected by name with empty reference: 'idx_o'
  243 |       .idx_o   (                     )
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:256:8: Cell pin connected by name with empty reference: 'gnt_o'
  256 |       .gnt_o   (                     ),
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:259:8: Cell pin connected by name with empty reference: 'req_o'
  259 |       .req_o   (                     ),
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:261:8: Cell pin connected by name with empty reference: 'idx_o'
  261 |       .idx_o   (                     )
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:307:6: Cell pin connected by name with empty reference: 'gnt_o'
  307 |     .gnt_o   (             ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:312:6: Cell pin connected by name with empty reference: 'idx_o'
  312 |     .idx_o   (             )
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:326:6: Cell pin connected by name with empty reference: 'gnt_o'
  326 |     .gnt_o   (             ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:331:6: Cell pin connected by name with empty reference: 'idx_o'
  331 |     .idx_o   (             )
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:347:6: Cell pin connected by name with empty reference: 'gnt_o'
  347 |     .gnt_o   (             ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:352:6: Cell pin connected by name with empty reference: 'idx_o'
  352 |     .idx_o   (             )
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv:219:6: Cell pin connected by name with empty reference: 'idx_o'
  219 |     .idx_o  (     )
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_top.sv:162:6: Cell pin connected by name with empty reference: 'idx_o'
  162 |     .idx_o  (      )
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache_axi_wrapper.sv:142:6: Cell pin connected by name with empty reference: 'wr_gnt_o'
  142 |     .wr_gnt_o        (                   ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache_axi_wrapper.sv:153:6: Cell pin connected by name with empty reference: 'wr_valid_o'
  153 |     .wr_valid_o      (                   ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache_axi_wrapper.sv:154:6: Cell pin connected by name with empty reference: 'wr_id_o'
  154 |     .wr_id_o         (                   ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache_axi_wrapper.sv:155:6: Cell pin connected by name with empty reference: 'wr_exokay_o'
  155 |     .wr_exokay_o     (                   ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:403:6: Cell pin connected by name with empty reference: 'empty_o'
  403 |     .empty_o (         )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv:584:10: Cell pin connected by name with empty reference: 'critical_word_o'
  584 |         .critical_word_o       (                        ),  
      |          ^~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv:585:10: Cell pin connected by name with empty reference: 'critical_word_valid_o'
  585 |         .critical_word_valid_o (                        ),  
      |          ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv:609:10: Cell pin connected by name with empty reference: 'gnt_id_o'
  609 |         .gnt_id_o            (                    ),  
      |          ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv:612:10: Cell pin connected by name with empty reference: 'id_o'
  612 |         .id_o                (                    ),
      |          ^~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/miss_handler.sv:665:8: Filename 'miss_handler' does not match MODULE name: 'arbiter'
  665 | module arbiter #(
      |        ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/std_cache_subsystem.sv:160:8: Cell pin connected by name with empty reference: 'full_o'
  160 |       .full_o     (                 ),  
      |        ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/std_cache_subsystem.sv:162:8: Cell pin connected by name with empty reference: 'usage_o'
  162 |       .usage_o    (                 ),  
      |        ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:114:6: Cell pin connected by name with empty reference: 'req_o'
  114 |     .req_o  (        ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:115:6: Cell pin connected by name with empty reference: 'data_o'
  115 |     .data_o (        ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:246:6: Cell pin connected by name with empty reference: 'usage_o'
  246 |     .usage_o     (                          ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:263:6: Cell pin connected by name with empty reference: 'usage_o'
  263 |     .usage_o     (                          ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:287:6: Cell pin connected by name with empty reference: 'usage_o'
  287 |     .usage_o    (                         ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:304:6: Cell pin connected by name with empty reference: 'usage_o'
  304 |     .usage_o    (                         ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:321:6: Cell pin connected by name with empty reference: 'usage_o'
  321 |     .usage_o    (                         ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:351:6: Cell pin connected by name with empty reference: 'usage_o'
  351 |     .usage_o    (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:176:6: Cell pin connected by name with empty reference: 'data_o'
  176 |     .data_o (              ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:250:6: Cell pin connected by name with empty reference: 'empty_o'
  250 |     .empty_o (                  )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:258:6: Cell pin connected by name with empty reference: 'empty_o'
  258 |     .empty_o (              )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:133:6: Cell pin connected by name with empty reference: 'empty_o'
  133 |     .empty_o (                   )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:175:6: Cell pin connected by name with empty reference: 'empty_o'
  175 |     .empty_o (                   )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:215:6: Cell pin connected by name with empty reference: 'full_o'
  215 |     .full_o     (                  ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:217:6: Cell pin connected by name with empty reference: 'usage_o'
  217 |     .usage_o    (                  ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:266:6: Cell pin connected by name with empty reference: 'gnt_o'
  266 |     .gnt_o  (            ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:269:6: Cell pin connected by name with empty reference: 'req_o'
  269 |     .req_o  (            ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:270:6: Cell pin connected by name with empty reference: 'data_o'
  270 |     .data_o (            ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:354:6: Cell pin connected by name with empty reference: 'empty_o'
  354 |     .empty_o (                )
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:368:6: Cell pin connected by name with empty reference: 'gnt_o'
  368 |     .gnt_o  (                   ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:371:6: Cell pin connected by name with empty reference: 'req_o'
  371 |     .req_o  (                   ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:386:6: Cell pin connected by name with empty reference: 'gnt_o'
  386 |     .gnt_o  (                   ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:389:6: Cell pin connected by name with empty reference: 'req_o'
  389 |     .req_o  (                   ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:149:6: Cell pin connected by name with empty reference: 'vld_o'
  149 |     .vld_o  (                      ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:199:6: Cell pin connected by name with empty reference: 'alm_full_o'
  199 |     .alm_full_o  (                          ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:200:6: Cell pin connected by name with empty reference: 'alm_empty_o'
  200 |     .alm_empty_o (                          ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:217:6: Cell pin connected by name with empty reference: 'alm_full_o'
  217 |     .alm_full_o  (                          ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:218:6: Cell pin connected by name with empty reference: 'alm_empty_o'
  218 |     .alm_empty_o (                          ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:334:6: Cell pin connected by name with empty reference: 'alm_full_o'
  334 |     .alm_full_o  (                           ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_l15_adapter.sv:335:6: Cell pin connected by name with empty reference: 'alm_empty_o'
  335 |     .alm_empty_o (                           ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:201:10: Cell pin connected by name with empty reference: 'f_edge_o'
  201 |         .f_edge_o  (                ),  
      |          ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:202:10: Cell pin connected by name with empty reference: 'serial_o'
  202 |         .serial_o  (                )   
      |          ^~~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:235:8: Filename 'clint' does not match MODULE name: 'clint_sync_wedge'
  235 | module clint_sync_wedge #(
      |        ^~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv:41:10: Cell pin connected by name with empty reference: 'threshold_o'
   41 |         .threshold_o (),  
      |          ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_DW.sv:86:8: Cell pin connected by name with empty reference: 'alm_empty_o'
   86 |       .alm_empty_o  ( ),  
      |        ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_DW.sv:87:8: Cell pin connected by name with empty reference: 'alm_full_o'
   87 |       .alm_full_o   ( ),  
      |        ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_DW_allocator.sv:131:6: Cell pin connected by name with empty reference: 'alm_empty_o'
  131 |     .alm_empty_o  ( ),  
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_DW_allocator.sv:132:6: Cell pin connected by name with empty reference: 'alm_full_o'
  132 |     .alm_full_o   ( ),  
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:36:10: Cell pin connected by name with empty reference: 'empty_o'
   36 |         .empty_o (             )
      |          ^~~~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_regmap.sv:2:8: Filename 'plic_regmap' does not match MODULE name: 'plic_regs'
    2 | module plic_regs (
      |        ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_top.sv:90:6: Cell pin connected by name with empty reference: 'prio_re_o'
   90 |     .prio_re_o(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_top.sv:93:6: Cell pin connected by name with empty reference: 'ip_re_o'
   93 |     .ip_re_o(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_top.sv:97:6: Cell pin connected by name with empty reference: 'ie_re_o'
   97 |     .ie_re_o(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_top.sv:101:6: Cell pin connected by name with empty reference: 'threshold_re_o'
  101 |     .threshold_re_o(),  
      |      ^~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_csrs.sv:569:6: Cell pin connected by name with empty reference: 'alm_full_o'
  569 |     .alm_full_o       (                      ),
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_csrs.sv:570:6: Cell pin connected by name with empty reference: 'alm_empty_o'
  570 |     .alm_empty_o      (                      ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_to_axi_lite.sv:79:6: Cell pin connected by name with empty reference: 'empty_o'
   79 |     .empty_o     (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_to_axi_lite.sv:80:6: Cell pin connected by name with empty reference: 'threshold_o'
   80 |     .threshold_o (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_to_axi_lite.sv:97:6: Cell pin connected by name with empty reference: 'empty_o'
   97 |     .empty_o      (            ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_to_axi_lite.sv:98:6: Cell pin connected by name with empty reference: 'threshold_o'
   98 |     .threshold_o  (            ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/edge_detect.sv:29:10: Cell pin connected by name with empty reference: 'serial_o'
   29 |         .serial_o (        )
      |          ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_arbiter_flushable.sv:52:8: Cell pin connected by name with empty reference: 'idx_o'
   52 |       .idx_o  ()
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_arbiter_flushable.sv:73:8: Cell pin connected by name with empty reference: 'idx_o'
   73 |       .idx_o  ()
      |        ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/fifo_v1.sv:50:10: Cell pin connected by name with empty reference: 'alm_empty_o'
   50 |         .alm_empty_o (             ),
      |          ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/rrarbiter.sv:57:6: Cell pin connected by name with empty reference: 'data_o'
   57 |     .data_o  (            ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_delay.sv:102:18: Cell pin connected by name with empty reference: 'refill_way_oh'
  102 |                 .refill_way_oh  (              ),
      |                  ^~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_delay.sv:120:14: Cell pin connected by name with empty reference: 'overflow_o'
  120 |             .overflow_o (              )
      |              ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:274:14: Cell pin connected by name with empty reference: 'OUT1N'
  274 |             .OUT1N   (                 ),  
      |              ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:275:14: Cell pin connected by name with empty reference: 'OUT2N'
  275 |             .OUT2N   (                 ),  
      |              ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:276:14: Cell pin connected by name with empty reference: 'RTSN'
  276 |             .RTSN    (                 ),  
      |              ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:277:14: Cell pin connected by name with empty reference: 'DTRN'
  277 |             .DTRN    (                 ),  
      |              ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:464:14: Cell pin connected by name with empty reference: 'io1_o'
  464 |             .io1_o          (                        ),
      |              ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:471:14: Cell pin connected by name with empty reference: 'sck_t'
  471 |             .sck_t          (                        ),
      |              ^~~~~
%Warning-DECLFILENAME: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:16:11: Filename 'uart' does not match IFACE name: 'uart_bus'
   16 | interface uart_bus #(
      |           ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:114:6: Cell pin connected by name with empty reference: 'init_no'
  114 |     .init_no      (                      )  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:163:6: Cell pin connected by name with empty reference: 'dmi_rst_no'
  163 |     .dmi_rst_no       (                 ),  
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:249:6: Cell pin connected by name with empty reference: 'dmactive_o'
  249 |     .dmactive_o           (                             ),  
      |      ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:291:6: Cell pin connected by name with empty reference: 'tag_o'
  291 |     .tag_o      (                           ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:310:6: Cell pin connected by name with empty reference: 'gnt_id_o'
  310 |     .gnt_id_o              (                           ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:319:6: Cell pin connected by name with empty reference: 'id_o'
  319 |     .id_o                  (                           ),
      |      ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:320:6: Cell pin connected by name with empty reference: 'critical_word_o'
  320 |     .critical_word_o       (                           ),
      |      ^~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:321:6: Cell pin connected by name with empty reference: 'critical_word_valid_o'
  321 |     .critical_word_valid_o (                           ),
      |      ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:344:6: Cell pin connected by name with empty reference: 'we_o'
  344 |     .we_o   (                         ),
      |      ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:346:6: Cell pin connected by name with empty reference: 'be_o'
  346 |     .be_o   (                         ),
      |      ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:347:6: Cell pin connected by name with empty reference: 'data_o'
  347 |     .data_o (                         ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:348:6: Cell pin connected by name with empty reference: 'tag_o'
  348 |     .tag_o  (                         ),
      |      ^~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:700:6: Cell pin connected by name with empty reference: 'eth_txck'
  700 |     .eth_txck  ( ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:701:6: Cell pin connected by name with empty reference: 'eth_rxck'
  701 |     .eth_rxck  ( ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:702:6: Cell pin connected by name with empty reference: 'eth_rxctl'
  702 |     .eth_rxctl ( ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:703:6: Cell pin connected by name with empty reference: 'eth_rxd'
  703 |     .eth_rxd   ( ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:704:6: Cell pin connected by name with empty reference: 'eth_rst_n'
  704 |     .eth_rst_n ( ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:705:6: Cell pin connected by name with empty reference: 'eth_tx_en'
  705 |     .eth_tx_en ( ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:706:6: Cell pin connected by name with empty reference: 'eth_txd'
  706 |     .eth_txd   ( ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:707:6: Cell pin connected by name with empty reference: 'phy_mdio'
  707 |     .phy_mdio  ( ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:708:6: Cell pin connected by name with empty reference: 'eth_mdc'
  708 |     .eth_mdc   ( ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:709:6: Cell pin connected by name with empty reference: 'mdio'
  709 |     .mdio      ( ),
      |      ^~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:710:6: Cell pin connected by name with empty reference: 'mdc'
  710 |     .mdc       ( ),
      |      ^~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:711:6: Cell pin connected by name with empty reference: 'spi_clk_o'
  711 |     .spi_clk_o ( ),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:712:6: Cell pin connected by name with empty reference: 'spi_mosi'
  712 |     .spi_mosi  ( ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:713:6: Cell pin connected by name with empty reference: 'spi_miso'
  713 |     .spi_miso  ( ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:714:6: Cell pin connected by name with empty reference: 'spi_ss'
  714 |     .spi_ss    ( )
      |      ^~~~~~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:41:25: Import::* in $unit scope may pollute global namespace
   41 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv:39:25: Import::* in $unit scope may pollute global namespace
   39 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv:35:25: Import::* in $unit scope may pollute global namespace
   35 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:44:25: Import::* in $unit scope may pollute global namespace
   44 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv:34:25: Import::* in $unit scope may pollute global namespace
   34 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:35:25: Import::* in $unit scope may pollute global namespace
   35 | import defs_div_sqrt_mvp::*;
      |                         ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_multicut.sv:14:15: Import::* in $unit scope may pollute global namespace
   14 | import axi_pkg::*;
      |               ^~
%Warning-IMPORTSTAR: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi/src/axi_cut.sv:14:15: Import::* in $unit scope may pollute global namespace
   14 | import axi_pkg::*;
      |               ^~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:36:26: Declaration of signal hides declaration in upper scope: 'DataWidth'
   36 |   parameter int unsigned DataWidth  = 32,
      |                          ^~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:65:14: ... Location of original declaration
   65 |   localparam DataWidth = 64;
      |              ^~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:19:28: Declaration of signal hides declaration in upper scope: 'NR_WB_PORTS'
   19 |     parameter int unsigned NR_WB_PORTS = 4,
      |                            ^~~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:228:16: ... Location of original declaration
  228 |     localparam NR_WB_PORTS = 4;
      |                ^~~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:20:28: Declaration of signal hides declaration in upper scope: 'NR_COMMIT_PORTS'
   20 |     parameter int unsigned NR_COMMIT_PORTS = 2
      |                            ^~~~~~~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:137:16: ... Location of original declaration
  137 |     localparam NR_COMMIT_PORTS = 1;
      |                ^~~~~~~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv:18:28: Declaration of signal hides declaration in upper scope: 'NR_COMMIT_PORTS'
   18 |     parameter int unsigned NR_COMMIT_PORTS = 2
      |                            ^~~~~~~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:137:16: ... Location of original declaration
  137 |     localparam NR_COMMIT_PORTS = 1;
      |                ^~~~~~~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:18:28: Declaration of signal hides declaration in upper scope: 'ASID_WIDTH'
   18 |     parameter int unsigned ASID_WIDTH = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:134:16: ... Location of original declaration
  134 |     localparam ASID_WIDTH    = (riscv::XLEN == 64) ? 16 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:19:28: Declaration of signal hides declaration in upper scope: 'VMID_WIDTH'
   19 |     parameter int unsigned VMID_WIDTH = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:135:16: ... Location of original declaration
  135 |     localparam VMID_WIDTH    = (riscv::XLEN == 64) ? 14 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:17:28: Declaration of signal hides declaration in upper scope: 'ASID_WIDTH'
   17 |     parameter int unsigned ASID_WIDTH = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:134:16: ... Location of original declaration
  134 |     localparam ASID_WIDTH    = (riscv::XLEN == 64) ? 16 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:18:28: Declaration of signal hides declaration in upper scope: 'VMID_WIDTH'
   18 |     parameter int unsigned VMID_WIDTH = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:135:16: ... Location of original declaration
  135 |     localparam VMID_WIDTH    = (riscv::XLEN == 64) ? 14 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:21:28: Declaration of signal hides declaration in upper scope: 'ASID_WIDTH'
   21 |     parameter int unsigned ASID_WIDTH            = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:134:16: ... Location of original declaration
  134 |     localparam ASID_WIDTH    = (riscv::XLEN == 64) ? 16 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:22:28: Declaration of signal hides declaration in upper scope: 'VMID_WIDTH'
   22 |     parameter int unsigned VMID_WIDTH            = 1,
      |                            ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:135:16: ... Location of original declaration
  135 |     localparam VMID_WIDTH    = (riscv::XLEN == 64) ? 14 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:20:30: Declaration of signal hides declaration in upper scope: 'ASID_WIDTH'
   20 |       parameter int unsigned ASID_WIDTH  = 1,
      |                              ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:134:16: ... Location of original declaration
  134 |     localparam ASID_WIDTH    = (riscv::XLEN == 64) ? 16 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:21:30: Declaration of signal hides declaration in upper scope: 'VMID_WIDTH'
   21 |       parameter int unsigned VMID_WIDTH  = 1
      |                              ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:135:16: ... Location of original declaration
  135 |     localparam VMID_WIDTH    = (riscv::XLEN == 64) ? 14 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:19:23: Declaration of signal hides declaration in upper scope: 'ASID_WIDTH'
   19 |         parameter int ASID_WIDTH = 1,
      |                       ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:134:16: ... Location of original declaration
  134 |     localparam ASID_WIDTH    = (riscv::XLEN == 64) ? 16 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:20:23: Declaration of signal hides declaration in upper scope: 'VMID_WIDTH'
   20 |         parameter int VMID_WIDTH = 1,
      |                       ^~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:135:16: ... Location of original declaration
  135 |     localparam VMID_WIDTH    = (riscv::XLEN == 64) ? 14 : 1;
      |                ^~~~~~~~~~
%Warning-VARHIDDEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:17:28: Declaration of signal hides declaration in upper scope: 'NR_COMMIT_PORTS'
   17 |     parameter int unsigned NR_COMMIT_PORTS = 2
      |                            ^~~~~~~~~~~~~~~
                    /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:137:16: ... Location of original declaration
  137 |     localparam NR_COMMIT_PORTS = 1;
      |                ^~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:342:9: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'CAP_RESET_EXP' generates 32 or 7 bits.
                                                                                                               : ... In instance ariane_testharness_dii
  342 |         exp          : CAP_RESET_EXP,
      |         ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:78:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   78 |     NonIdempotentAddrBase: {64'b0},
      |     ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:79:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   79 |     NonIdempotentLength:   {DRAMBase},
      |     ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:81:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 192 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   81 |     ExecuteRegionAddrBase: {DRAMBase,   ROMBase,   DebugBase},
      |     ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:82:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 192 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   82 |     ExecuteRegionLength:   {DRAMLength, ROMLength, DebugLength},
      |     ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:85:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   85 |     CachedRegionAddrBase:  {DRAMBase},
      |     ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:86:5: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                              : ... In instance ariane_testharness_dii
   86 |     CachedRegionLength:    {DRAMLength},
      |     ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:213:46: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'RVA' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_sram
  213 |     localparam riscv::xlen_t ISA_CODE = (RVA <<  0)   
      |                                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:215:45: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'RVD' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_sram
  215 |                                      | (RVD <<  3)   
      |                                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:216:45: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'RVF' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_sram
  216 |                                      | (RVF <<  5)   
      |                                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:223:45: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'NSX' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_sram
  223 |                                      | (NSX << 23)   
      |                                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/perf_counters.sv:44:26: Operator VAR 'RegOffset' expects 7 bits on the Initial value, but Initial value's SHIFTR generates 12 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.i_perf_counters
   44 |   localparam logic [6:0] RegOffset = riscv::CSR_ML1_ICACHE_MISS >> 5;
      |                          ^~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:445:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_VS_TIMER' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  445 |     localparam logic [XLEN-1:0] VS_TIMER_INTERRUPT = (1 << (XLEN-1)) | IRQ_VS_TIMER;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:442:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_VS_SOFT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  442 |     localparam logic [XLEN-1:0] VS_SW_INTERRUPT    = (1 << (XLEN-1)) | IRQ_VS_SOFT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:448:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_VS_EXT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  448 |     localparam logic [XLEN-1:0] VS_EXT_INTERRUPT   = (1 << (XLEN-1)) | IRQ_VS_EXT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:450:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_HS_EXT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  450 |     localparam logic [XLEN-1:0] HS_EXT_INTERRUPT   = (1 << (XLEN-1)) | IRQ_HS_EXT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:444:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_S_TIMER' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  444 |     localparam logic [XLEN-1:0] S_TIMER_INTERRUPT  = (1 << (XLEN-1)) | IRQ_S_TIMER;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:441:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_S_SOFT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  441 |     localparam logic [XLEN-1:0] S_SW_INTERRUPT     = (1 << (XLEN-1)) | IRQ_S_SOFT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:447:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_S_EXT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  447 |     localparam logic [XLEN-1:0] S_EXT_INTERRUPT    = (1 << (XLEN-1)) | IRQ_S_EXT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:446:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_M_TIMER' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  446 |     localparam logic [XLEN-1:0] M_TIMER_INTERRUPT  = (1 << (XLEN-1)) | IRQ_M_TIMER;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:443:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_M_SOFT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  443 |     localparam logic [XLEN-1:0] M_SW_INTERRUPT     = (1 << (XLEN-1)) | IRQ_M_SOFT;
      |                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:449:70: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'IRQ_M_EXT' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  449 |     localparam logic [XLEN-1:0] M_EXT_INTERRUPT    = (1 << (XLEN-1)) | IRQ_M_EXT;
      |                                                                      ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:57:17: Little bit endian vector: left < right of bit range: [0:4]
                                                                                                              : ... In instance ariane_testharness_dii
   57 |   typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;     
      |                 ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:95:17: Little bit endian vector: left < right of bit range: [0:3]
                                                                                                              : ... In instance ariane_testharness_dii
   95 |   typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t;  
      |                 ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:54:29: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   54 |       Width:         riscv::XLEN,  
      |                             ^~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:55:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   55 |       EnableVectors: ariane_pkg::XFVEC,
      |       ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:56:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   56 |       EnableNanBox:  1'b1,
      |       ^~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:57:7: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   57 |       FpFmtMask:     {RVF, RVD, XF16, XF8, XF16ALT},
      |       ^~~~~~~~~
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:58:17: Little bit endian vector: left < right of bit range: [0:4]
                                                                                                              : ... In instance ariane_testharness_dii
   58 |   typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t;  
      |                 ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:188:26: Little bit endian vector: left < right of bit range: [0:3]
                                                                                                               : ... In instance ariane_testharness_dii
  188 |   typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:183:23: Little bit endian vector: left < right of bit range: [0:4]
                                                                                                               : ... In instance ariane_testharness_dii
  183 |   typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:186:28: Little bit endian vector: left < right of bit range: [0:3]
                                                                                                               : ... In instance ariane_testharness_dii
  186 |   typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
      |                            ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:64:35: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   64 |                  '{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
      |                                   ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:64:50: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   64 |                  '{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
      |                                                  ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:64:65: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   64 |                  '{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
      |                                                                 ^~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:64:79: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   64 |                  '{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
      |                                                                               ^~~~~~~~~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:65:20: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   65 |                  '{default: LAT_DIVSQRT},  
      |                    ^~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:66:20: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   66 |                  '{default: LAT_NONCOMP},  
      |                    ^~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:67:20: Unsized numbers/parameters not allowed in concatenations.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   67 |                  '{default: LAT_CONV}},    
      |                    ^~~~~~~
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:48:28: Little bit endian vector: left < right of bit range: [0:4]
                                                                                                              : ... In instance ariane_testharness_dii
   48 |   localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = '{
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:294:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  294 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                         ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:294:54: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  294 |     return FP_ENCODINGS[fmt].exp_bits + FP_ENCODINGS[fmt].man_bits + 1;
      |                                                      ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:455:33: Operator VAR 'READ_32_PSEUDOINSTRUCTION' expects 64 bits on the Initial value, but Initial value's CONST '32'h2000' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  455 |     localparam logic [XLEN-1:0] READ_32_PSEUDOINSTRUCTION  = 32'h00002000;
      |                                 ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:317:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  317 |     return FP_ENCODINGS[fmt].exp_bits;
      |                         ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:322:25: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  322 |     return FP_ENCODINGS[fmt].man_bits;
      |                         ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:327:39: Operator SUB expects 32 or 7 bits on the RHS, but RHS's VARREF 'fmt' generates 3 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  327 |     return unsigned'(2**(FP_ENCODINGS[fmt].exp_bits-1)-1);  
      |                                       ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:456:33: Operator VAR 'WRITE_32_PSEUDOINSTRUCTION' expects 64 bits on the Initial value, but Initial value's CONST '32'h2020' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii
  456 |     localparam logic [XLEN-1:0] WRITE_32_PSEUDOINSTRUCTION = 32'h00002020;
      |                                 ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:64:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 128 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   64 |       NonIdempotentAddrBase: {64'b0, 64'b0},
      |       ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:65:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 128 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   65 |       NonIdempotentLength:   {64'b0, 64'b0},
      |       ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:68:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 192 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   68 |       ExecuteRegionAddrBase: {64'h8000_0000, 64'h1_0000, 64'h0},
      |       ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:69:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 192 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   69 |       ExecuteRegionLength:   {64'h40000000,  64'h10000,  64'h1000},
      |       ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:72:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   72 |       CachedRegionAddrBase:  {64'h8000_0000},
      |       ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:73:7: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value's REPLICATE generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_sram
   73 |       CachedRegionLength:    {64'h40000000},
      |       ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:59:42: Operator ADD expects 59 bits on the RHS, but RHS's VARREF 'Cin_D' generates 1 bits.
                                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[0].iteration_div_sqrt
   59 |    assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:174:39: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  174 |     assign State_Two_iteration_unit_S = Precision_ctl_S[C_PC-1:1];   
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:175:40: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  175 |     assign State_Four_iteration_unit_S = Precision_ctl_S[C_PC-1:2];   
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1731:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1731 |               Q_sqrt0={{(C_MANT_FP64+2){1'b0}},Qcnt_three_1[4:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1734:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1734 |               Q_sqrt1={{(C_MANT_FP64+1){1'b0}},Qcnt_three_1[4:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1737:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1737 |               Q_sqrt2={{(C_MANT_FP64){1'b0}},Qcnt_three_1[4:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1744:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1744 |               Q_sqrt0={{(C_MANT_FP64-1){1'b0}},Qcnt_three_2[7:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1747:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1747 |               Q_sqrt1={{(C_MANT_FP64-2){1'b0}},Qcnt_three_2[7:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1750:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1750 |               Q_sqrt2={{(C_MANT_FP64-3){1'b0}},Qcnt_three_2[7:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1757:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1757 |               Q_sqrt0={{(C_MANT_FP64-4){1'b0}},Qcnt_three_3[10:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1760:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1760 |               Q_sqrt1={{(C_MANT_FP64-5){1'b0}},Qcnt_three_3[10:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1763:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1763 |               Q_sqrt2={{(C_MANT_FP64-6){1'b0}},Qcnt_three_3[10:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1770:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1770 |               Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_three_4[13:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1773:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1773 |               Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_three_4[13:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1776:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1776 |               Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_three_4[13:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1783:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1783 |               Q_sqrt0={{(C_MANT_FP64-10){1'b0}},Qcnt_three_5[16:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1786:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1786 |               Q_sqrt1={{(C_MANT_FP64-11){1'b0}},Qcnt_three_5[16:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1789:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1789 |               Q_sqrt2={{(C_MANT_FP64-12){1'b0}},Qcnt_three_5[16:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1796:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1796 |               Q_sqrt0={{(C_MANT_FP64-13){1'b0}},Qcnt_three_6[19:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1799:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1799 |               Q_sqrt1={{(C_MANT_FP64-14){1'b0}},Qcnt_three_6[19:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1802:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1802 |               Q_sqrt2={{(C_MANT_FP64-15){1'b0}},Qcnt_three_6[19:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1809:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1809 |               Q_sqrt0={{(C_MANT_FP64-16){1'b0}},Qcnt_three_7[22:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1812:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1812 |               Q_sqrt1={{(C_MANT_FP64-17){1'b0}},Qcnt_three_7[22:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1815:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1815 |               Q_sqrt2={{(C_MANT_FP64-18){1'b0}},Qcnt_three_7[22:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1822:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1822 |               Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_three_8[25:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1825:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1825 |               Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_three_8[25:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1828:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1828 |               Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_three_8[25:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1835:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1835 |               Q_sqrt0={{(C_MANT_FP64-22){1'b0}},Qcnt_three_9[28:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1838:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1838 |               Q_sqrt1={{(C_MANT_FP64-23){1'b0}},Qcnt_three_9[28:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1841:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1841 |               Q_sqrt2={{(C_MANT_FP64-24){1'b0}},Qcnt_three_9[28:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1848:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1848 |               Q_sqrt0={{(C_MANT_FP64-25){1'b0}},Qcnt_three_10[31:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1851:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1851 |               Q_sqrt1={{(C_MANT_FP64-26){1'b0}},Qcnt_three_10[31:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1854:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1854 |               Q_sqrt2={{(C_MANT_FP64-27){1'b0}},Qcnt_three_10[31:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1861:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1861 |               Q_sqrt0={{(C_MANT_FP64-28){1'b0}},Qcnt_three_11[34:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1864:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1864 |               Q_sqrt1={{(C_MANT_FP64-29){1'b0}},Qcnt_three_11[34:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1867:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1867 |               Q_sqrt2={{(C_MANT_FP64-30){1'b0}},Qcnt_three_11[34:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1874:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1874 |               Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_three_12[37:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1877:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1877 |               Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_three_12[37:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1880:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1880 |               Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_three_12[37:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1887:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1887 |               Q_sqrt0={{(C_MANT_FP64-34){1'b0}},Qcnt_three_13[40:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1890:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1890 |               Q_sqrt1={{(C_MANT_FP64-35){1'b0}},Qcnt_three_13[40:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1893:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1893 |               Q_sqrt2={{(C_MANT_FP64-36){1'b0}},Qcnt_three_13[40:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1900:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1900 |               Q_sqrt0={{(C_MANT_FP64-37){1'b0}},Qcnt_three_14[43:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1903:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1903 |               Q_sqrt1={{(C_MANT_FP64-38){1'b0}},Qcnt_three_14[43:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1906:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1906 |               Q_sqrt2={{(C_MANT_FP64-39){1'b0}},Qcnt_three_14[43:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1913:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1913 |               Q_sqrt0={{(C_MANT_FP64-40){1'b0}},Qcnt_three_15[46:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1916:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1916 |               Q_sqrt1={{(C_MANT_FP64-41){1'b0}},Qcnt_three_15[46:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1919:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1919 |               Q_sqrt2={{(C_MANT_FP64-42){1'b0}},Qcnt_three_15[46:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1926:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1926 |               Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_three_16[49:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1929:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1929 |               Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_three_16[49:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1932:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1932 |               Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_three_16[49:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1939:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1939 |               Q_sqrt0={{(C_MANT_FP64-46){1'b0}},Qcnt_three_17[52:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1942:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1942 |               Q_sqrt1={{(C_MANT_FP64-47){1'b0}},Qcnt_three_17[52:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1945:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1945 |               Q_sqrt2={{(C_MANT_FP64-48){1'b0}},Qcnt_three_17[52:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1952:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1952 |               Q_sqrt0={{(C_MANT_FP64-49){1'b0}},Qcnt_three_18[55:2]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1955:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1955 |               Q_sqrt1={{(C_MANT_FP64-50){1'b0}},Qcnt_three_18[55:1]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1958:22: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 1958 |               Q_sqrt2={{(C_MANT_FP64-51){1'b0}},Qcnt_three_18[55:0]};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2009:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2009 |                     Q_sqrt0={{(C_MANT_FP64+1){1'b0}},Qcnt_four_1[6:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2012:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2012 |                     Q_sqrt1={{(C_MANT_FP64){1'b0}},Qcnt_four_1[6:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2015:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2015 |                     Q_sqrt2={{(C_MANT_FP64-1){1'b0}},Qcnt_four_1[6:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2018:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2018 |                     Q_sqrt3={{(C_MANT_FP64-2){1'b0}},Qcnt_four_1[6:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2025:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2025 |                     Q_sqrt0={{(C_MANT_FP64-3){1'b0}},Qcnt_four_2[10:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2028:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2028 |                     Q_sqrt1={{(C_MANT_FP64-4){1'b0}},Qcnt_four_2[10:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2031:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2031 |                     Q_sqrt2={{(C_MANT_FP64-5){1'b0}},Qcnt_four_2[10:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2034:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2034 |                     Q_sqrt3={{(C_MANT_FP64-6){1'b0}},Qcnt_four_2[10:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2041:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2041 |                     Q_sqrt0={{(C_MANT_FP64-7){1'b0}},Qcnt_four_3[14:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2044:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2044 |                     Q_sqrt1={{(C_MANT_FP64-8){1'b0}},Qcnt_four_3[14:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2047:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2047 |                     Q_sqrt2={{(C_MANT_FP64-9){1'b0}},Qcnt_four_3[14:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2050:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2050 |                     Q_sqrt3={{(C_MANT_FP64-10){1'b0}},Qcnt_four_3[14:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2057:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2057 |                     Q_sqrt0={{(C_MANT_FP64-11){1'b0}},Qcnt_four_4[18:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2060:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2060 |                     Q_sqrt1={{(C_MANT_FP64-12){1'b0}},Qcnt_four_4[18:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2063:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2063 |                     Q_sqrt2={{(C_MANT_FP64-13){1'b0}},Qcnt_four_4[18:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2066:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2066 |                     Q_sqrt3={{(C_MANT_FP64-14){1'b0}},Qcnt_four_4[18:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2073:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2073 |                     Q_sqrt0={{(C_MANT_FP64-15){1'b0}},Qcnt_four_5[22:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2076:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2076 |                     Q_sqrt1={{(C_MANT_FP64-16){1'b0}},Qcnt_four_5[22:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2079:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2079 |                     Q_sqrt2={{(C_MANT_FP64-17){1'b0}},Qcnt_four_5[22:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2082:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2082 |                     Q_sqrt3={{(C_MANT_FP64-18){1'b0}},Qcnt_four_5[22:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2089:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2089 |                     Q_sqrt0={{(C_MANT_FP64-19){1'b0}},Qcnt_four_6[26:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2092:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2092 |                     Q_sqrt1={{(C_MANT_FP64-20){1'b0}},Qcnt_four_6[26:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2095:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2095 |                     Q_sqrt2={{(C_MANT_FP64-21){1'b0}},Qcnt_four_6[26:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2098:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2098 |                     Q_sqrt3={{(C_MANT_FP64-22){1'b0}},Qcnt_four_6[26:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2105:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2105 |                     Q_sqrt0={{(C_MANT_FP64-23){1'b0}},Qcnt_four_7[30:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2108:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2108 |                     Q_sqrt1={{(C_MANT_FP64-24){1'b0}},Qcnt_four_7[30:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2111:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2111 |                     Q_sqrt2={{(C_MANT_FP64-25){1'b0}},Qcnt_four_7[30:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2114:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2114 |                     Q_sqrt3={{(C_MANT_FP64-26){1'b0}},Qcnt_four_7[30:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2121:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2121 |                     Q_sqrt0={{(C_MANT_FP64-27){1'b0}},Qcnt_four_8[34:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2124:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2124 |                     Q_sqrt1={{(C_MANT_FP64-28){1'b0}},Qcnt_four_8[34:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2127:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2127 |                     Q_sqrt2={{(C_MANT_FP64-29){1'b0}},Qcnt_four_8[34:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2130:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2130 |                     Q_sqrt3={{(C_MANT_FP64-30){1'b0}},Qcnt_four_8[34:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2137:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2137 |                     Q_sqrt0={{(C_MANT_FP64-31){1'b0}},Qcnt_four_9[38:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2140:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2140 |                     Q_sqrt1={{(C_MANT_FP64-32){1'b0}},Qcnt_four_9[38:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2143:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2143 |                     Q_sqrt2={{(C_MANT_FP64-33){1'b0}},Qcnt_four_9[38:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2146:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2146 |                     Q_sqrt3={{(C_MANT_FP64-34){1'b0}},Qcnt_four_9[38:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2153:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2153 |                     Q_sqrt0={{(C_MANT_FP64-35){1'b0}},Qcnt_four_10[42:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2156:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2156 |                     Q_sqrt1={{(C_MANT_FP64-36){1'b0}},Qcnt_four_10[42:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2159:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2159 |                     Q_sqrt2={{(C_MANT_FP64-37){1'b0}},Qcnt_four_10[42:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2162:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2162 |                     Q_sqrt3={{(C_MANT_FP64-38){1'b0}},Qcnt_four_10[42:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2169:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2169 |                     Q_sqrt0={{(C_MANT_FP64-39){1'b0}},Qcnt_four_11[46:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2172:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2172 |                     Q_sqrt1={{(C_MANT_FP64-40){1'b0}},Qcnt_four_11[46:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2175:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2175 |                     Q_sqrt2={{(C_MANT_FP64-41){1'b0}},Qcnt_four_11[46:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2178:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2178 |                     Q_sqrt3={{(C_MANT_FP64-42){1'b0}},Qcnt_four_11[46:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2185:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2185 |                     Q_sqrt0={{(C_MANT_FP64-43){1'b0}},Qcnt_four_12[50:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2188:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2188 |                     Q_sqrt1={{(C_MANT_FP64-44){1'b0}},Qcnt_four_12[50:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2191:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2191 |                     Q_sqrt2={{(C_MANT_FP64-45){1'b0}},Qcnt_four_12[50:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2194:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2194 |                     Q_sqrt3={{(C_MANT_FP64-46){1'b0}},Qcnt_four_12[50:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2201:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2201 |                     Q_sqrt0={{(C_MANT_FP64-47){1'b0}},Qcnt_four_13[54:3]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2204:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2204 |                     Q_sqrt1={{(C_MANT_FP64-48){1'b0}},Qcnt_four_13[54:2]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2207:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2207 |                     Q_sqrt2={{(C_MANT_FP64-49){1'b0}},Qcnt_four_13[54:1]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2210:28: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's REPLICATE generates 57 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2210 |                     Q_sqrt3={{(C_MANT_FP64-50){1'b0}},Qcnt_four_13[54:0]};
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP32' generates 8 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3368 |             C_BIAS_AONE =C_BIAS_AONE_FP32;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP64' generates 11 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3373 |             C_BIAS_AONE =C_BIAS_AONE_FP64;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16' generates 5 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3378 |             C_BIAS_AONE =C_BIAS_AONE_FP16;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'C_BIAS_AONE_FP16ALT' generates 8 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3383 |             C_BIAS_AONE =C_BIAS_AONE_FP16ALT;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3393:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3393 |   assign Exp_add_a_D = {Sqrt_start_dly_S?{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64:1]}:{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI}};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:41: Operator COND expects 14 bits on the Conditional True, but Conditional True's REPLICATE generates 13 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3394 |   assign Exp_add_b_D = {Sqrt_start_dly_S?{1'b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3395:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 3395 |   assign Exp_add_c_D = {Div_start_dly_S?{{C_BIAS_AONE}}:{{C_HALF_BIAS}}};
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '5'h0' generates 5 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.gen_sel_clobbers[0].i_sel_gpr_clobbers
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '139'h0' generates 139 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs1
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '64'h0' generates 64 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs3
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '73'h0' generates 73 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.i_arbiter
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '7'h0' generates 7 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BW_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:195:38: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '72'h0' generates 72 bits.
                                                                                                                                    : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BR_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
  195 |             assign index_nodes[idx0] = DataType'('0);
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_a' generates 6 bits.
                                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  352 |    assign  Exp_a_norm_DN = ((Start_S&&Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
      |                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:58: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'Mant_leadingOne_b' generates 6 bits.
                                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393:76: Operator ADD expects 12 bits on the RHS, but RHS's REDOR generates 1 bits.
                                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  393 |    assign  Exp_b_norm_DN = ((Start_S&&Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
      |                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:320:29: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  320 |               Exp_res_norm_D=Exp_subOne_D;
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:367:26: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'Exp_subOne_D' generates 13 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  367 |            Exp_res_norm_D=Exp_subOne_D;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262:39: Operator EQ expects 13 bits on the LHS, but LHS's SEL generates 12 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  262 |       else if((Exp_in_DI[C_EXP_FP64:0]==C_EXP_ONE_FP64)&&(~Mant_in_DI[C_MANT_FP64+4]))   
      |                                       ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:451:43: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'Mant_renorm_S' generates 1 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  451 |   assign Exp_res_round_D  = Exp_res_norm_D+Mant_renorm_S;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:458:55: Operator COND expects 53 bits on the Conditional True, but Conditional True's VARREF 'Mant_res_round_D' generates 52 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  458 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:458:35: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS's COND generates 53 bits.
                                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  458 |   assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_rounding.sv:61:38: Operator ADD expects 31 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
   61 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_rounding.sv:61:38: Operator ADD expects 63 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
   61 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_rounding.sv:61:38: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'round_up' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi.i_fpnew_rounding
   61 |   assign abs_rounded_o = abs_value_i + round_up;
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:32:26: Operator NOT expects 56 bits on the LHS, but LHS's VARREF 'conf_addr_i' generates 54 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry
   32 |     assign conf_addr_n = ~conf_addr_i;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:44:49: Operator SHIFTL expects 56 bits on the LHS, but LHS's VARREF 'conf_addr_prev_i' generates 54 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry
   44 |                 if (addr_i >= (conf_addr_prev_i << 2) && addr_i < (conf_addr_i << 2)) begin
      |                                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:44:80: Operator SHIFTL expects 56 bits on the LHS, but LHS's VARREF 'conf_addr_i' generates 54 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry
   44 |                 if (addr_i >= (conf_addr_prev_i << 2) && addr_i < (conf_addr_i << 2)) begin
      |                                                                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:64:38: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'trail_ones' generates 6 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry
   64 |                     size = trail_ones+3;
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:68:37: Operator SHIFTL expects 56 bits on the LHS, but LHS's VARREF 'conf_addr_i' generates 54 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry
   68 |                 base = (conf_addr_i << 2) & mask;
      |                                     ^~
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:84:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   84 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:85:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   85 |   logic                  [0:NUM_INP_REGS][1:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:86:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   86 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:87:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   87 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:88:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   88 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:89:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   89 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:90:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   90 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:91:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   91 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:93:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
   93 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:195:32: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  195 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:195:32: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  195 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:231:36: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  231 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:231:36: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  231 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:48: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:48: Operator OR expects 32 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:66: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:48: Operator AND expects 32 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:50: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:67: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:267:43: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:268:44: Operator XOR expects 32 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  268 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:268:44: Operator XOR expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  268 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:270:33: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  270 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:270:33: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  270 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:331:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  331 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:331:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  331 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:336:29: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  336 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:336:29: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  336 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:195:32: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  195 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:195:32: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  195 |       default: sgnj_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:231:36: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  231 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:231:36: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  231 |         default: minmax_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                    ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:48: Operator OR expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:48: Operator OR expects 64 bits on the RHS, but RHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:260:66: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  260 |           else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:48: Operator AND expects 64 bits on the LHS, but LHS's VARREF 'operand_a_smaller' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:50: Operator NOT expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:264:67: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  264 |           else cmp_result = (operand_a_smaller & ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:267:43: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  267 |           if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:268:44: Operator XOR expects 64 bits on the LHS, but LHS's VARREF 'operands_equal' generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  268 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:268:44: Operator XOR expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  268 |           else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:270:33: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  270 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:270:33: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  270 |         default: cmp_result = '{default: fpnew_pkg::DONT_CARE};  
      |                                 ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:331:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  331 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:331:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  331 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:336:29: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  336 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:336:29: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  336 |         result_d        = '{default: fpnew_pkg::DONT_CARE};  
      |                             ^~~~~~~
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:99:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
   99 |   logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:100:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  100 |   logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:101:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  101 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:102:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  102 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:103:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  103 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:104:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  104 |   TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:105:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  105 |   AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:106:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  106 |   logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:108:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  108 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:190:35: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  190 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:198:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  198 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:198:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  198 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:199:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  199 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:199:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  199 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:200:24: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  200 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:200:24: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  200 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:276:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  276 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:277:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  277 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:278:21: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  278 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:282:47: Operator ADD expects 10 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  282 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:286:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  286 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:286:50: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  286 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:287:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  287 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:287:52: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  287 |                                       + exponent_b + info_b.is_subnormal
      |                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:284:27: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  284 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:300:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  300 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:303:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  303 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:303:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  303 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:302:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  302 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:299:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  299 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:327:36: Operator SHIFTL expects 76 bits on the LHS, but LHS's VARREF 'product' generates 48 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  327 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:347:19: Operator SHIFTL expects 100 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 24 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  347 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:365:53: Operator ADD expects 77 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  365 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:369:21: Operator ASSIGNW expects 76 bits on the Assign RHS, but Assign RHS's COND generates 77 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  369 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:393:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  393 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:394:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  394 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:395:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  395 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:396:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  396 |   logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:397:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  397 |   logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:398:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  398 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:399:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  399 |   logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:400:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  400 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:401:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  401 |   fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:402:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  402 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:403:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  403 |   fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:404:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  404 |   fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:405:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  405 |   TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:406:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  406 |   AuxType                [0:NUM_MID_REGS]                         mid_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:407:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  407 |   logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:409:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  409 |   logic [0:NUM_MID_REGS] mid_pipe_ready;
      |         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:511:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 6 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  511 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:511:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  511 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:512:50: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  512 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:516:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 10 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  516 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:516:29: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  516 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:509:31: Operator SUB expects 32 or 10 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 7 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  509 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:527:36: Operator SHIFTL expects 77 bits on the LHS, but LHS's VARREF 'sum_q' generates 76 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  527 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:533:39: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 77 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  533 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:538:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTR generates 77 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  538 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:545:41: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS's SHIFTL generates 77 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  545 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:190:35: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'BIAS' generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  190 |         operand_a = '{sign: 1'b0, exponent: BIAS, mantissa: '0};
      |                                   ^~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:198:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  198 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:198:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  198 |         operand_a  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:199:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  199 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:199:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  199 |         operand_b  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:200:24: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  200 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:200:24: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value's VARREF 'DONT_CARE' generates 1 bits.
  200 |         operand_c  = '{default: fpnew_pkg::DONT_CARE};
      |                        ^~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:276:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  276 |   assign exponent_a = signed'({1'b0, operand_a.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:277:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  277 |   assign exponent_b = signed'({1'b0, operand_b.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:278:21: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  278 |   assign exponent_c = signed'({1'b0, operand_c.exponent});
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:282:47: Operator ADD expects 13 bits on the RHS, but RHS's SIGNED generates 2 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  282 |   assign exponent_addend = signed'(exponent_c + $signed({1'b0, ~info_c.is_normal}));  
      |                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:286:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'exponent_a' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  286 |                             : signed'(exponent_a + info_a.is_subnormal
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:287:39: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_b' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  287 |                                       + exponent_b + info_b.is_subnormal
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:284:27: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  284 |   assign exponent_product = (info_a.is_zero || info_b.is_zero)
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:300:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  300 |       addend_shamt = 3 * PRECISION_BITS + 4;
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:303:60: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  303 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:303:20: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  303 |       addend_shamt = unsigned'(signed'(PRECISION_BITS) + 3 - exponent_difference);
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:302:34: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  302 |     else if (exponent_difference <= signed'(PRECISION_BITS + 2))
      |                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:299:29: Operator LTES expects 32 bits on the LHS, but LHS's VARREF 'exponent_difference' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  299 |     if (exponent_difference <= signed'(-2 * PRECISION_BITS - 1))
      |                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:327:36: Operator SHIFTL expects 163 bits on the LHS, but LHS's VARREF 'product' generates 106 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  327 |   assign product_shifted = product << 2;  
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:347:19: Operator SHIFTL expects 216 bits on the LHS, but LHS's VARREF 'mantissa_c' generates 53 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  347 |       (mantissa_c << (3 * PRECISION_BITS + 4)) >> addend_shamt;
      |                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:365:53: Operator ADD expects 164 bits on the RHS, but RHS's VARREF 'inject_carry_in' generates 1 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  365 |   assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
      |                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:369:21: Operator ASSIGNW expects 163 bits on the Assign RHS, but Assign RHS's COND generates 164 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  369 |   assign sum        = (effective_subtraction && ~sum_carry) ? -sum_raw : sum_raw;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:511:50: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'leading_zero_count' generates 7 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  511 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:511:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  511 |         norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:512:50: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  512 |         normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:516:69: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'exponent_product_q' generates 13 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  516 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:516:29: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  516 |         norm_shamt          = unsigned'(signed'(PRECISION_BITS) + 2 + exponent_product_q);
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:509:31: Operator SUB expects 32 or 13 bits on the RHS, but RHS's VARREF 'leading_zero_count_sgn' generates 8 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  509 |       if ((exponent_product_q - leading_zero_count_sgn + 1 >= 0) && !lzc_zeroes) begin
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:527:36: Operator SHIFTL expects 164 bits on the LHS, but LHS's VARREF 'sum_q' generates 163 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  527 |   assign sum_shifted       = sum_q << norm_shamt;
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:533:39: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's VARREF 'sum_shifted' generates 164 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  533 |     {final_mantissa, sum_sticky_bits} = sum_shifted;
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:538:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTR generates 164 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  538 |       {final_mantissa, sum_sticky_bits} = sum_shifted >> 1;
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:545:41: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS's SHIFTL generates 164 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  545 |       {final_mantissa, sum_sticky_bits} = sum_shifted << 1;
      |                                         ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:629:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  629 |   fp_t                [0:NUM_OUT_REGS] out_pipe_result_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:630:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  630 |   fpnew_pkg::status_t [0:NUM_OUT_REGS] out_pipe_status_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:631:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  631 |   TagType             [0:NUM_OUT_REGS] out_pipe_tag_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:632:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  632 |   AuxType             [0:NUM_OUT_REGS] out_pipe_aux_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:633:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  633 |   logic               [0:NUM_OUT_REGS] out_pipe_valid_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:635:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  635 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:80:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   80 |   logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0]       inp_pipe_operands_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:81:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   81 |   fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:82:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   82 |   fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:83:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   83 |   fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:84:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   84 |   TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:85:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   85 |   AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:86:26: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   86 |   logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:88:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   88 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:296:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  296 |   logic               [0:NUM_OUT_REGS][WIDTH-1:0] out_pipe_result_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:297:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  297 |   fpnew_pkg::status_t [0:NUM_OUT_REGS]            out_pipe_status_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:298:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  298 |   TagType             [0:NUM_OUT_REGS]            out_pipe_tag_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:299:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  299 |   AuxType             [0:NUM_OUT_REGS]            out_pipe_aux_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:300:23: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  300 |   logic               [0:NUM_OUT_REGS]            out_pipe_valid_q;
      |                       ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:302:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
  302 |   logic [0:NUM_OUT_REGS] out_pipe_ready;
      |         ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:108:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  108 |   logic                   [0:NUM_INP_REGS][WIDTH-1:0]       inp_pipe_operands_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:109:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  109 |   logic                   [0:NUM_INP_REGS][NUM_FORMATS-1:0] inp_pipe_is_boxed_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:110:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  110 |   fpnew_pkg::roundmode_e  [0:NUM_INP_REGS]                  inp_pipe_rnd_mode_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:111:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  111 |   fpnew_pkg::operation_e  [0:NUM_INP_REGS]                  inp_pipe_op_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:112:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  112 |   logic                   [0:NUM_INP_REGS]                  inp_pipe_op_mod_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:113:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  113 |   fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_src_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:114:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  114 |   fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_dst_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:115:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  115 |   fpnew_pkg::int_format_e [0:NUM_INP_REGS]                  inp_pipe_int_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:116:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  116 |   TagType                 [0:NUM_INP_REGS]                  inp_pipe_tag_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:117:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  117 |   AuxType                 [0:NUM_INP_REGS]                  inp_pipe_aux_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:118:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  118 |   logic                   [0:NUM_INP_REGS]                  inp_pipe_valid_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:120:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  120 |   logic [0:NUM_INP_REGS] inp_pipe_ready;
      |         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:208:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  208 |       assign fmt_exponent[fmt] = signed'({1'b0, operands_q[MAN_BITS+:EXP_BITS]});
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:209:32: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  209 |       assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:211:42: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  211 |       assign fmt_shift_compensation[fmt] = signed'(INT_MAN_WIDTH - 1 - MAN_BITS);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:209:32: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 53 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  209 |       assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:253:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  253 |   assign src_bias      = signed'(fpnew_pkg::bias(src_fmt_q));
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:255:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  255 |   assign src_subnormal = signed'({1'b0, info[src_fmt_q].is_subnormal});
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:286:69: Operator SUB expects 12 bits on the RHS, but RHS's VARREF 'renorm_shamt_sgn' generates 7 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  286 |   assign fp_input_exp  = signed'(src_exp + src_subnormal - src_bias -
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:288:52: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'renorm_shamt_sgn' generates 7 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  288 |   assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
      |                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:288:24: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  288 |   assign int_input_exp = signed'(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:295:38: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'input_exp' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  295 |   assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:295:26: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  295 |   assign destination_exp = input_exp + signed'(fpnew_pkg::bias(dst_fmt_q));
      |                          ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:317:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  317 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_input_sign_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:318:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  318 |   logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_input_exp_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:319:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  319 |   logic                   [0:NUM_MID_REGS][INT_MAN_WIDTH-1:0] mid_pipe_input_mant_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:320:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  320 |   logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_dest_exp_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:321:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  321 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_src_is_int_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:322:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  322 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_dst_is_int_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:323:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  323 |   fpnew_pkg::fp_info_t    [0:NUM_MID_REGS]                    mid_pipe_info_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:324:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  324 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_mant_zero_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:325:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  325 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_op_mod_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:326:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  326 |   fpnew_pkg::roundmode_e  [0:NUM_MID_REGS]                    mid_pipe_rnd_mode_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:327:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  327 |   fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_src_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:328:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  328 |   fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_dst_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:329:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  329 |   fpnew_pkg::int_format_e [0:NUM_MID_REGS]                    mid_pipe_int_fmt_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:330:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  330 |   TagType                 [0:NUM_MID_REGS]                    mid_pipe_tag_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:331:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  331 |   AuxType                 [0:NUM_MID_REGS]                    mid_pipe_aux_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:332:27: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  332 |   logic                   [0:NUM_MID_REGS]                    mid_pipe_valid_q;
      |                           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:334:9: Little bit endian vector: left < right of bit range: [0:1]
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  334 |   logic [0:NUM_MID_REGS] mid_pipe_ready;
      |         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:421:21: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  421 |     denorm_shamt    = SUPER_MAN_BITS - fpnew_pkg::man_bits(dst_fmt_q2);  
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:426:34: Operator SHIFTL expects 129 bits on the LHS, but LHS's VARREF 'input_mant_q' generates 64 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  426 |     preshift_mant = input_mant_q << (INT_MAN_WIDTH + 1);
      |                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:431:50: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'input_exp_q' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  431 |       denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:431:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  431 |       denorm_shamt = unsigned'(MAX_INT_WIDTH - 1 - input_exp_q);
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:438:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  438 |         denorm_shamt    = MAX_INT_WIDTH + 1;  
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:433:71: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'op_mod_q2' generates 1 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  433 |       if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
      |                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:433:23: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'input_exp_q' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  433 |       if (input_exp_q >= signed'(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
      |                       ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:446:25: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  446 |         final_exp       = unsigned'(2**fpnew_pkg::exp_bits(dst_fmt_q2)-2);  
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:453:50: Operator ADD expects 32 or 12 bits on the LHS, but LHS's VARREF 'denorm_shamt' generates 7 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  453 |         denorm_shamt    = unsigned'(denorm_shamt + 1 - destination_exp_q);  
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:453:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  453 |         denorm_shamt    = unsigned'(denorm_shamt + 1 - destination_exp_q);  
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:458:50: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'denorm_shamt' generates 7 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  458 |         denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:458:25: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 32 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  458 |         denorm_shamt    = unsigned'(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:456:38: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  456 |       end else if (destination_exp_q < -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:451:38: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  451 |                    destination_exp_q >= -signed'(fpnew_pkg::man_bits(dst_fmt_q2))) begin
      |                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:444:30: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'destination_exp_q' generates 12 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  444 |       if ((destination_exp_q >= signed'(2**fpnew_pkg::exp_bits(dst_fmt_q2))-1) ||
      |                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:509:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 31 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  509 |         fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:509:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 63 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  509 |         fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:607:38: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'input_sign_q' generates 1 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  607 |                       ? input_sign_q << FP_WIDTH-1  
      |                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:607:38: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'input_sign_q' generates 1 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  607 |                       ? input_sign_q << FP_WIDTH-1  
      |                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:107:56: Operator AND expects 2 bits on the LHS, but LHS's EQ generates 1 bits.
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  107 |   assign dst_vec_op     = (OpGroup == fpnew_pkg::CONV) & {(op_i == fpnew_pkg::CPKCD), op_mod_i};
      |                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:113:38: Operator COND expects 3 bits on the Conditional True, but Conditional True's VARREF 'int_fmt_i' generates 2 bits.
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  113 |   assign dst_fmt    = dst_fmt_is_int ? int_fmt_i : dst_fmt_i;
      |                                      ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:353:11: Little bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  353 |     logic [0:NumPipeRegs][Width-1:0] byp_pipe_target_q;
      |           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:354:11: Little bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  354 |     logic [0:NumPipeRegs][2:0]       byp_pipe_aux_q;
      |           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:355:11: Little bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  355 |     logic [0:NumPipeRegs]            byp_pipe_valid_q;
      |           ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:357:11: Little bit endian vector: left < right of bit range: [0:2]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  357 |     logic [0:NumPipeRegs] byp_pipe_ready;
      |           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_fmt_slice.sv:245:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 33 bits.
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  245 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_fmt_slice.sv:256:48: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 10 bits.
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  256 |   assign slice_class_result = result_is_vector ? slice_vec_class_result : lane_class_mask[0];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_fmt_slice.sv:245:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 65 bits.
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice
  245 |   assign slice_regular_result = $signed({extension_bit_o, slice_result});
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:380:29: Operator ASSIGN expects 151 bits on the Assign RHS, but Assign RHS's VARREF 'ALMIGHTY_CAP' generates 161 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  380 |         cap_fat_t cap_fat = ALMIGHTY_CAP;
      |                             ^~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:383:39: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  383 |         mw_t addr_bits = cap_mem.addr >> e;
      |                                       ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:449:44: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's SHIFTR generates 14 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  449 |         hcmw_t top_bits =  bounds.top_bits >> CAP_E_HALF_WIDTH;
      |                                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:409:24: Operator FUNCREF 'encode_bounds' expects 34 bits on the Function Argument, but Function Argument's SEL generates 26 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  409 |             bounds:    encode_bounds(cap_mem.bounds, cap_mem.int_e),
      |                        ^~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:472:73: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  472 |         addrw_t offset = $signed({dec_bounds.cb, cap.bounds.base_bits}) << cap.bounds.exp;
      |                                                                         ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:481:73: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  481 |         addrwe_t offset = $signed({dec_bounds.ct, cap.bounds.top_bits}) << cap.bounds.exp;
      |                                                                         ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:489:34: Operator AND expects 65 bits on the LHS, but LHS's SEL generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  489 |         addrw_t base = (cap.addr & mask) + ($signed({dec_bounds.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:489:92: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  489 |         addrw_t base = (cap.addr & mask) + ($signed({dec_bounds.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                                                                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:489:42: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's ADD generates 65 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  489 |         addrw_t base = (cap.addr & mask) + ($signed({dec_bounds.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:492:28: Operator LT expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  492 |         if (cap.bounds.exp < (CAP_RESET_EXP-1) && (top_msb - base_msb) > 1)
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:500:43: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  500 |         logic [CAP_ADDR_WIDTH:0] length = $unsigned($unsigned(top - base) << cap.bounds.exp);
      |                                           ^~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:501:32: Operator GTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  501 |         return (cap.bounds.exp >= CAP_RESET_EXP) ? ~0 : length;
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:508:34: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  508 |         return (($signed(offset) << cap.bounds.exp) | addr_lsb);
      |                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:524:25: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  524 |         ret.addr_bits   = ret.addr >> ret.bounds.exp;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:533:39: Operator ASSIGN expects 49 bits on the Assign RHS, but Assign RHS's SEL generates 50 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  533 |         addrmwm2_t lengthMSBs = length[CAP_ADDR_WIDTH-1:CAP_M_WIDTH];
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:537:32: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'zeros' generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  537 |         bool_t maxZero = (zeros==(CAP_RESET_EXP-1));
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:539:36: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  539 |         ew_t e = (CAP_RESET_EXP-1) - zeros;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:543:34: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  543 |         mwe_t newBaseBits = base >> e;
      |                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:560:31: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  560 |         mwe_t newTopBits = top>>e;
      |                               ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:566:31: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  566 |         mwe_t lmaskLor = lmask>>(shiftAmount+1);
      |                               ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:567:31: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SHIFTR generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  567 |         mwe_t lmaskLo  = lmask>>(shiftAmount);
      |                               ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:571:42: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  571 |         bool_t lostSignificantLen  = (len&lmaskLor)!=0 && intExp;
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:572:43: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  572 |         bool_t  lostSignificantTop  = (top&lmaskLor)!=0 && intExp;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:575:44: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  575 |         bool_t  lostSignificantBase = (base&lmaskLor)!=0 && intExp;
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:584:49: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'lmaskLo' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  584 |         bool_t  lostSignificantTopHigher  = (top&lmaskLo)!=0 && intExp;
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:587:50: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'lmaskLo' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  587 |         bool_t  lostSignificantBaseHigher = (base&lmaskLo)!=0 && intExp;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:599:37: Operator AND expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  599 |         addrwe2_t topLo = (lmaskLor & len) + (lmaskLor & base);
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:599:56: Operator AND expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  599 |         addrwe2_t topLo = (lmaskLor & len) + (lmaskLor & base);
      |                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:600:40: Operator XOR expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  600 |         addrwe2_t mwLsbMask = lmaskLor ^ lmaskLo;
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:600:40: Operator XOR expects 66 bits on the RHS, but RHS's VARREF 'lmaskLo' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  600 |         addrwe2_t mwLsbMask = lmaskLor ^ lmaskLo;
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:605:46: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  605 |         bool_t  lengthIsMax        = (len & (~lmaskLor)) == (lmask ^ lmaskLor);
      |                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:605:68: Operator XOR expects 66 bits on the RHS, but RHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  605 |         bool_t  lengthIsMax        = (len & (~lmaskLor)) == (lmask ^ lmaskLor);
      |                                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:606:46: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  606 |         bool_t  lengthIsMaxLessOne = (len & (~lmaskLor)) == (lmask ^ lmaskLo);
      |                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:606:68: Operator XOR expects 66 bits on the RHS, but RHS's VARREF 'lmaskLo' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  606 |         bool_t  lengthIsMaxLessOne = (len & (~lmaskLor)) == (lmask ^ lmaskLo);
      |                                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:624:33: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 or 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  624 |             ret.bounds.top_bits = lostSignificantTop ? (newTopBits + 'b1000)
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:652:53: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  652 |             newLength        = (newLength        & (~lmaskLor));
      |                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:653:53: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  653 |             newLengthRounded = (newLengthRounded & (~lmaskLor));
      |                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:655:62: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLo' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  655 |             baseMask = (lengthIsMax && lostSignificantTop) ? ~lmaskLo : ~lmaskLor;
      |                                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:655:73: Operator NOT expects 66 bits on the LHS, but LHS's VARREF 'lmaskLor' generates 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  655 |             baseMask = (lengthIsMax && lostSignificantTop) ? ~lmaskLo : ~lmaskLor;
      |                                                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:662:17: Operator PATMEMBER expects 64 bits on the Pattern value, but Pattern value's VARREF 'newLength' generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  662 |                 length: newLength,
      |                 ^~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:663:17: Operator PATMEMBER expects 64 bits on the Pattern value, but Pattern value's VARREF 'baseMask' generates 66 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  663 |                 mask:   baseMask };
      |                 ^~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:686:20: Operator ASSIGN expects 50 bits on the Assign RHS, but Assign RHS's SIGNED generates 1 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  686 |         sign       = $signed(offset[CAP_ADDR_WIDTH-1]);
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:702:20: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  702 |         offset_mid = offset >> e;
      |                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:782:39: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  782 |         mw_t offsetBits  = offsetAddr >> e;
      |                                       ^~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:797:37: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  797 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                     ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:797:36: Unsized numbers/parameters not allowed in replications.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  797 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:797:40: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 35 or 17 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  797 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:799:29: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's REPLICATE generates 17 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  799 |         mw_t toBoundsM1_A = {3'b110,~cap.bounds.base_bits};
      |                             ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:806:50: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  806 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                                                  ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:806:49: Unsized numbers/parameters not allowed in replications.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  806 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:806:29: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's REPLICATE generates 46 or 15 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  806 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:835:48: Operator GTE expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  835 |         inBounds = (inRange && inLimits) || (e >= (CAP_RESET_EXP - 2));
      |                                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:848:21: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  848 |           mask = (e == CAP_RESET_EXP) ? 2'b00 : (e == CAP_RESET_EXP-1) ? 2'b01 : 2'b11;
      |                     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:848:52: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  848 |           mask = (e == CAP_RESET_EXP) ? 2'b00 : (e == CAP_RESET_EXP-1) ? 2'b01 : 2'b11;
      |                                                    ^~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:849:34: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  849 |           ret.addr_bits = {mask, ~0} & newAddrBits;
      |                                  ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:849:32: Unsized numbers/parameters not allowed in replications.
                                                                                                                      : ... In instance ariane_testharness_dii.i_sram
  849 |           ret.addr_bits = {mask, ~0} & newAddrBits;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:854:25: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  854 |           ret.addr_bits = ret.addr >> e;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:869:59: Operator LT expects 14 bits on the LHS, but LHS's SEL generates 11 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  869 |         logic newAddrHi  = ret.addr_bits[CAP_M_WIDTH-1:3] < cap.bounds.top_bits;
      |                                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:870:88: Operator SHIFTL expects 50 bits on the LHS, but LHS's SIGNED generates 2 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  870 |         addrmw_t deltaAddrHi = $signed({1'b0,newAddrHi} - {1'b0,dec_bounds.addr_hi_r}) << e;
      |                                                                                        ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:873:91: Operator AND expects 50 bits on the LHS, but LHS's SEL generates 14 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
  873 |         addrmw_t deltaAddrUpper = (address[CAP_ADDR_WIDTH-1:CAP_ADDR_WIDTH - CAP_M_WIDTH] &mask) - (cap.addr[CAP_ADDR_WIDTH-1:CAP_ADDR_WIDTH-CAP_M_WIDTH]&mask);
      |                                                                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:873:154: Operator AND expects 50 bits on the LHS, but LHS's SEL generates 14 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  873 |         addrmw_t deltaAddrUpper = (address[CAP_ADDR_WIDTH-1:CAP_ADDR_WIDTH - CAP_M_WIDTH] &mask) - (cap.addr[CAP_ADDR_WIDTH-1:CAP_ADDR_WIDTH-CAP_M_WIDTH]&mask);
      |                                                                                                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1030:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'otype' generates 18 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1030 |         addrw_t type_unsigned       = otype;
      |                                       ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1031:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1031 |         addrw_t otype_max_unsigned  = $unsigned(OTYPE_MAX);
      |                                       ^~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1036:9: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's COND generates 2 bits.
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
 1036 |         return (cap.cap_fat.bounds.exp == 0) ? cap.cap_fat.bounds.base_bits[1:0] : 2'b0;
      |         ^~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1041:36: Operator LTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1041 |             cap.cap_fat.bounds.exp <= CAP_RESET_EXP &&
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1042:38: Operator EQ expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1042 |             !(cap.cap_fat.bounds.exp == CAP_RESET_EXP && ((cap.cap_fat.bounds.top_bits[CAP_M_WIDTH-1] != 1'b0) ||
      |                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1044:38: Operator EQ expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1044 |             !(cap.cap_fat.bounds.exp == CAP_RESET_EXP-1 && (cap.cap_fat.bounds.base_bits[CAP_M_WIDTH-1] != 1'b0)) &&
      |                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1066:35: Operator ASSIGN expects 152 bits on the Assign RHS, but Assign RHS's VARREF 'cap' generates 161 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1066 |         cap_fat_funct_ret_t ret = cap;
      |                                   ^~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1316:64: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1316 |         offset_base  = $signed({cap.cb, cap.bounds.base_bits}) << cap.bounds.exp;
      |                                                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1335:62: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1335 |         offset_top  = $signed({cap.ct, cap.bounds.top_bits}) << cap.bounds.exp;
      |                                                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1347:17: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1347 |         top_msb = ret[CAP_ADDR_WIDTH:CAP_ADDR_WIDTH-1];
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1348:33: Operator AND expects 65 bits on the LHS, but LHS's SEL generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1348 |         offset_base = (cap.addr & msk_top_bits) + ($signed({cap.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1348:92: Operator SHIFTL expects 65 bits on the LHS, but LHS's SIGNED generates 16 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1348 |         offset_base = (cap.addr & msk_top_bits) + ($signed({cap.cb, cap.bounds.base_bits}) << cap.bounds.exp);
      |                                                                                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1349:18: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's REPLICATE generates 2 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1349 |         base_msb = {1'b0, offset_base[CAP_ADDR_WIDTH-1]};
      |                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1351:28: Operator LT expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1351 |         if (cap.bounds.exp < (CAP_RESET_EXP-1) && (top_msb - base_msb) > 1)
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1195:39: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1195 |         mw_t offsetBits  = offsetAddr >> e;
      |                                       ^~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1210:37: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                       : ... In instance ariane_testharness_dii.i_sram
 1210 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                     ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1210:36: Unsized numbers/parameters not allowed in replications.
                                                                                                                       : ... In instance ariane_testharness_dii.i_sram
 1210 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1210:40: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 35 or 17 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1210 |         mw_t toBounds_A   = {3'b111,0} - {3'b000,cap.bounds.base_bits};
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1212:29: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's REPLICATE generates 17 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1212 |         mw_t toBoundsM1_A = {3'b110,~cap.bounds.base_bits};
      |                             ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1219:50: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                       : ... In instance ariane_testharness_dii.i_sram
 1219 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                                                  ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1219:49: Unsized numbers/parameters not allowed in replications.
                                                                                                                       : ... In instance ariane_testharness_dii.i_sram
 1219 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1219:29: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's REPLICATE generates 46 or 15 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1219 |         mw_t repBoundBits = {cap.bounds.top_bits,0};
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1220:42: Operator SUB expects 64 bits on the LHS, but LHS's VARREF 'repBoundBits' generates 14 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1220 |         mw_t toBounds_B   = repBoundBits - (cap.addr >> e);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1220:42: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1220 |         mw_t toBounds_B   = repBoundBits - (cap.addr >> e);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1221:42: Operator ADD expects 64 bits on the LHS, but LHS's VARREF 'repBoundBits' generates 14 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1221 |         mw_t toBoundsM1_B = repBoundBits + ~(cap.addr >> e);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1221:42: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1221 |         mw_t toBoundsM1_B = repBoundBits + ~(cap.addr >> e);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1246:48: Operator GTE expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1246 |         inBounds = (inRange && inLimits) || (e >= (CAP_RESET_EXP - 2));
      |                                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1258:19: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1258 |         mask = (e == CAP_RESET_EXP) ? 2'b00 : (e == CAP_RESET_EXP-1) ? 2'b01 : 2'b11;
      |                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1258:50: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'e' generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1258 |         mask = (e == CAP_RESET_EXP) ? 2'b00 : (e == CAP_RESET_EXP-1) ? 2'b01 : 2'b11;
      |                                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1369:16: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1369 |         length = $unsigned($unsigned(top_mid_bits - base_mid_bits) << cap.bounds.exp);
      |                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1371:32: Operator GTE expects 32 or 7 bits on the LHS, but LHS's SEL generates 6 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1371 |         return (cap.bounds.exp >= CAP_RESET_EXP) ? -1 : length;
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1388:21: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1388 |         addr_offset = cap.addr >> cap.bounds.exp;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1393:32: Operator OR expects 64 bits on the LHS, but LHS's VARREF 'offset' generates 16 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1393 |         return $signed( offset | offset_lsb);
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1410:23: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTL generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1410 |         addr_mid_bits = ret.addr << cap.bounds.exp;
      |                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1412:84: Operator SHIFTL expects 64 bits on the LHS, but LHS's SIGNED generates 2 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1412 |         addr_top_bits = $signed({1'b0,cmp_addr_r} - {1'b0,cap.dec_info.addr_hi_r}) << (cap.bounds.exp + CAP_M_WIDTH) & msk;
      |                                                                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1431:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTL generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1431 |         a3 = cap.addr << (cap.bounds.exp + CAP_M_WIDTH-3);
      |            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1463:12: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SHIFTL generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1463 |         a3 = cap.addr << (cap.bounds.exp + CAP_M_WIDTH-3);
      |            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1492:18: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SHIFTL generates 64 bits.
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
 1492 |         addr_mid = cap.addr << cap.bounds.exp;
      |                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/sram.sv:49:38: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'be_i' generates 6 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache.gen_sram[0].tag_sram
   49 |     be_aligned[BE_WIDTH_ALIGNED-1:0] = be_i;
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lfsr.sv:293:17: Operator GT expects 32 bits on the LHS, but LHS's VARREF 'RstVal' generates 4 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache.i_lfsr
  293 |   assert(RstVal > unsigned'(0)) else
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lfsr.sv:293:17: Operator GT expects 32 bits on the LHS, but LHS's VARREF 'RstVal' generates 8 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.i_lfsr_inv
  293 |   assert(RstVal > unsigned'(0)) else
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:131:44: Operator ASSIGN expects 41 bits on the Assign RHS, but Assign RHS's REPLICATE generates 56 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb
  131 |                             lu_gpaddr_o    = {content_q[i].pte.ppn, lu_vaddr_i[11:0]};
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:76:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'speculative_status_cnt_q' generates 3 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
   76 |         speculative_status_cnt = speculative_status_cnt_q;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:79:45: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'speculative_status_cnt_q' generates 3 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
   79 |         ready_o = (speculative_status_cnt_q < (DEPTH_SPEC - 1)) || commit_i;
      |                                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:109:34: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'speculative_status_cnt' generates 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
  109 |         speculative_status_cnt_n = speculative_status_cnt;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:147:27: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'commit_status_cnt_q' generates 3 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
  147 |         commit_status_cnt = commit_status_cnt_q;
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:149:47: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'commit_status_cnt_q' generates 3 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
  149 |         commit_ready_o = (commit_status_cnt_q < DEPTH_COMMIT);
      |                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:182:33: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'commit_status_cnt' generates 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
  182 |         commit_status_cnt_n     = commit_status_cnt;
      |                                 ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/popcount.sv:30:10: Little bit endian vector: left < right of bit range: [-1:0]
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_popcount
   30 |    logic [POPCOUNT_WIDTH-2:0]         left_child_result, right_child_result;
      |          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/popcount.sv:40:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_popcount
   40 |      assign left_child_result  = 1'b0;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/popcount.sv:41:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_popcount
   41 |      assign right_child_result = padded_input[0];
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/popcount.sv:58:22: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's ADD generates 2 bits.
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_popcount
   58 |    assign popcount_o = left_child_result + right_child_result;
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:338:51: Operator ASSIGN expects 258 bits on the Assign RHS, but Assign RHS's REPLICATE generates 266 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  338 |                     icache_areq_o.fetch_exception = {
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:447:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'dtlb_gpaddr' generates 41 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  447 |         lsu_gpaddr_n          = dtlb_gpaddr;
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:508:41: Operator ASSIGN expects 258 bits on the Assign RHS, but Assign RHS's REPLICATE generates 281 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  508 |                         lsu_exception_o = {
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:540:41: Operator ASSIGN expects 258 bits on the Assign RHS, but Assign RHS's REPLICATE generates 281 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  540 |                         lsu_exception_o = {
      |                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:29:25: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's SIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   29 |         adder_operand_a = $signed(amo_operand_a_i);
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:30:25: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's SIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   30 |         adder_operand_b = $signed(amo_operand_b_i);
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:46:39: Operator NEGATE expects 65 bits on the LHS, but LHS's SIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   46 |                     adder_operand_b = -$signed(amo_operand_b_i);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:50:39: Operator NEGATE expects 65 bits on the LHS, but LHS's SIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   50 |                     adder_operand_b = -$signed(amo_operand_b_i);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:54:37: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   54 |                     adder_operand_a = $unsigned(amo_operand_a_i);
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:55:39: Operator NEGATE expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   55 |                     adder_operand_b = -$unsigned(amo_operand_b_i);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:59:37: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   59 |                     adder_operand_a = $unsigned(amo_operand_a_i);
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:60:39: Operator NEGATE expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
   60 |                     adder_operand_b = -$unsigned(amo_operand_b_i);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:155:60: Operator SHIFTL expects 56 bits on the LHS, but LHS's SEL generates 53 bits.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  155 |     assign tx_paddr_o[k] = wbuffer_q[tx_stat_q[k].ptr].wtag<<3;
      |                                                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:278:21: Operator ASSIGNW expects 44 bits on the Assign RHS, but Assign RHS's SHIFTR generates 56 bits.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  278 |   assign rd_tag_d   = rd_paddr>>DCACHE_INDEX_WIDTH;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:282:45: Operator SHIFTL expects 56 bits on the LHS, but LHS's SEL generates 53 bits.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  282 |   assign rd_paddr   = wbuffer_check_mux.wtag<<3;
      |                                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:294:49: Operator SHIFTL expects 56 bits on the LHS, but LHS's SEL generates 53 bits.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  294 |   assign wr_paddr     = wbuffer_q[rtrn_ptr].wtag<<3;
      |                                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:313:47: Operator SHIFTL expects 56 bits on the LHS, but LHS's SEL generates 53 bits.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  313 |     assign debug_paddr[k] = wbuffer_q[k].wtag << 3;
      |                                               ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:419:7: Logical operator IF expects 1 bit on the If, but If's SEL generates 16 bits.
                                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  419 |       if (wbuffer_q[check_ptr_q1].valid) begin
      |       ^~
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:218:43: Extracting 129 bits from only 128 bit number
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  218 |      assign amo_rtrn_mux = mem_rtrn_i.data[0 +: cva6_cheri_pkg::CLEN];
      |                                           ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:218:43: Selection index out of range: 128:0 outside 127:0
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  218 |      assign amo_rtrn_mux = mem_rtrn_i.data[0 +: cva6_cheri_pkg::CLEN];
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:218:26: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's SEL generates 129 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  218 |      assign amo_rtrn_mux = mem_rtrn_i.data[0 +: cva6_cheri_pkg::CLEN];
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:224:28: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's COND generates 129 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  224 |   assign amo_resp_o.result = (amo_req_i.size==3'b010) ? {{(cva6_cheri_pkg::CLEN-32){amo_rtrn_mux[amo_req_i.operand_a.addr[2]*32 + 31]}},
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:291:11: Logical operator IF expects 1 bit on the If, but If's VARREF 'stores_inflight_q' generates 3 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  291 |           if (stores_inflight_q) begin
      |           ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:302:15: Logical operator IF expects 1 bit on the If, but If's SEL generates 128 bits.
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
  302 |               if (amo_resp_o.result) begin
      |               ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:242:85: Operator EQ expects 56 bits on the LHS, but LHS's SEL generates 53 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
  242 |     assign wbuffer_hit_oh[k] = (|wbuffer_data_i[k].valid) & (wbuffer_data_i[k].wtag == (wbuffer_cmp_addr >> 3));
      |                                                                                     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:265:43: Operator COND expects 4 bits on the Conditional False, but Conditional False's SEL generates 1 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
  265 |       assign wr_cl_off     = (wr_cl_nc_i) ? '0 : wr_cl_off_i[DCACHE_OFFSET_WIDTH-1:3];
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:281:87: Operator ADD expects 32 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
  281 |                                        vld_tag_rdata[rd_hit_idx][DCACHE_TAG_WIDTH + 1 + bank_off_q[DCACHE_OFFSET_WIDTH-1:3]];
      |                                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_ctrl.sv:79:34: Operator ASSIGNW expects 129 bits on the Assign RHS, but Assign RHS's VARREF 'rd_data_i' generates 128 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl
   79 |   assign req_port_o.data_rdata   = rd_data_i;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_unit.sv:54:21: Operator ASSIGNW expects 139 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_CAP' generates 161 bits.
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit
   54 |     assign result_o = cva6_cheri_pkg::NULL_CAP;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:85:50: Operator COND expects 65 bits on the Conditional False, but Conditional False's VARREF 'op_a_i' generates 64 bits.
                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
   85 |   assign lzc_a_input = (opcode_i[0] & op_a_sign) ? {~op_a_i, 1'b0} : op_a_i;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:85:22: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
   85 |   assign lzc_a_input = (opcode_i[0] & op_a_sign) ? {~op_a_i, 1'b0} : op_a_i;
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:106:40: Operator COND expects 32 or 7 bits on the Conditional False, but Conditional False's VARREF 'lzc_a_result' generates 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
  106 |   assign shift_a      = (lzc_a_no_one) ? WIDTH : lzc_a_result;
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:107:62: Operator SUB expects 32 or 8 bits on the LHS, but LHS's VARREF 'lzc_b_result' generates 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
  107 |   assign div_shift    = (lzc_b_no_one) ? WIDTH : lzc_b_result-shift_a;
      |                                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:146:33: Operator COND expects 32 or 8 bits on the Conditional False, but Conditional False's VARREF 'cnt_q' generates 7 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
  146 |                     (~cnt_zero) ? cnt_q - 1  : cnt_q;
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/serdiv.sv:145:19: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 or 8 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_div
  145 |   assign cnt_d    = (load_en)   ? div_shift  :
      |                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:99:23: Operator FUNCREF 'is_inside_nonidempotent_regions' expects 64 bits on the Function Argument, but Function Argument's REPLICATE generates 56 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
   99 |     assign paddr_ni = is_inside_nonidempotent_regions(ArianeCfg, {dtlb_ppn_i,12'd0});
      |                       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:380:22: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's REPLICATE generates 16 bits.
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
  380 |     assign sign_bits = { req_port_i.data_rdata[127],
      |                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:399:49: Bit extraction of var[16:0] requires 5 bit index, not 4 bits.
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
  399 |     assign sign_bit       = signed_q & sign_bits[idx_q] | fp_sign_q;
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:413:46: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 1 bits.
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
  413 |             ariane_pkg::CLOAD_TAGS: result_o = $unsigned(shifted_data.tag);
      |                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_regfile.sv:59:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's CONST '8'hff' generates 8 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.i_ariane_regfile
   59 |     assign sel[i]  = (8'b11111111 << (quarter_i << 3));
      |                                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_regfile.sv:60:30: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'mask_i' generates 8 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.i_ariane_regfile
   60 |     assign mask[i] = (mask_i << (quarter_i << 3));
      |                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_regfile.sv:65:32: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.i_ariane_regfile
   65 |                 if (waddr_i[j] == i)
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_shim.sv:86:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'wr_blen_i' generates 1 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter.i_axi_shim
   86 |   assign axi_req_o.aw.len    = wr_blen_i;
      |                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_shim.sv:243:30: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'rd_blen_i' generates 1 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter.i_axi_shim
  243 |   assign axi_req_o.ar.len    = rd_blen_i;
      |                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:77:25: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'id_i' generates 10 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi_master
   77 |     axi_req_o.aw.id     = id_i;
      |                         ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:84:146: Unsized numbers/parameters not allowed in replications.
                                                                                                            : ... In instance ariane_testharness_dii.i_dm_axi_master
   84 |     axi_req_o.ar.addr   = (CRITICAL_WORD_FIRST || type_i == ariane_axi::SINGLE_REQ) ? addr_i : { addr_i[(riscv::XLEN-1):CACHELINE_BYTE_OFFSET], {{CACHELINE_BYTE_OFFSET}{1'b0}}};
      |                                                                                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:93:25: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'id_i' generates 10 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi_master
   93 |     axi_req_o.ar.id     = id_i;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:108:14: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  108 |     id_o     = axi_resp_i.r.id;
      |              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:148:32: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  148 |               axi_req_o.aw.len = BURST_SIZE;  
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:153:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  153 |                 cnt_d = BURST_SIZE - 1;
      |                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:155:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  155 |                 cnt_d = BURST_SIZE;
      |                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:170:32: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  170 |               axi_req_o.ar.len = BURST_SIZE;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:171:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  171 |               cnt_d = BURST_SIZE;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:200:48: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  200 |           axi_req_o.w.data = wdata_i[BURST_SIZE-cnt_q];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:201:45: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  201 |           axi_req_o.w.strb = be_i[BURST_SIZE-cnt_q];
      |                                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:205:28: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  205 |         axi_req_o.aw.len   = BURST_SIZE;
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:236:28: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'BURST_SIZE' generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  236 |         axi_req_o.aw.len   = BURST_SIZE;
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:249:48: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  249 |           axi_req_o.w.data = wdata_i[BURST_SIZE-cnt_q];
      |                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:250:45: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  250 |           axi_req_o.w.strb = be_i[BURST_SIZE-cnt_q];
      |                                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:268:14: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  268 |         id_o = axi_resp_i.b.id;
      |              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:280:33: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'addr_offset_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  280 |           index = addr_offset_q + (BURST_SIZE-cnt_q);
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:280:46: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  280 |           index = addr_offset_q + (BURST_SIZE-cnt_q);
      |                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:280:17: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  280 |           index = addr_offset_q + (BURST_SIZE-cnt_q);
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:282:29: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  282 |           index = BURST_SIZE-cnt_q;
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:282:17: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  282 |           index = BURST_SIZE-cnt_q;
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:290:59: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'cnt_q' generates 1 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  290 |             if (state_q == WAIT_R_VALID_MULTIPLE && cnt_q == BURST_SIZE) begin
      |                                                           ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:304:21: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi_master
  304 |             id_d    = axi_resp_i.r.id;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:59:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's CONST '8'hff' generates 8 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   59 |     assign sel[i]  = (8'b11111111 << (quarter_i << 3));
      |                                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:60:30: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'mask_i' generates 8 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   60 |     assign mask[i] = (mask_i << (quarter_i << 3));
      |                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:65:32: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 5 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   65 |                 if (waddr_i[j] == i)
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:79:24: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_CAP' generates 161 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   79 |                 mem[j] <= cva6_cheri_pkg::NULL_CAP;
      |                        ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:98:40: Operator COND expects 161 bits on the Conditional False, but Conditional False's SEL generates 64 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   98 |     assign rdata_o[i] = !v[raddr_i[i]] ? cva6_cheri_pkg::NULL_CAP : mem[raddr_i[i]];
      |                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:98:23: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 161 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   98 |     assign rdata_o[i] = !v[raddr_i[i]] ? cva6_cheri_pkg::NULL_CAP : mem[raddr_i[i]];
      |                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/std_cache_pkg.sv:65:17: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                                                              : ... In instance ariane_testharness_dii.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
   65 |                 return i;
      |                 ^~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:260:75: Operator SHIFTL expects 64 bits on the LHS, but LHS's CONST '8'h1' generates 8 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  260 |     assign transaction_collision = (slv_aw_addr_i < (     addr_q + (8'h01 <<      size_q))) &
      |                                                                           ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:261:75: Operator SHIFTL expects 64 bits on the LHS, but LHS's CONST '8'h1' generates 8 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  261 |                                    (     addr_q < (slv_aw_addr_i + (8'h01 << slv_aw_size_i)));
      |                                                                           ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:281:34: Operator OR expects 8 bits on the RHS, but RHS's VARREF 'slv_aw_lock_i' generates 1 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  281 |                 if (slv_aw_len_i | slv_aw_lock_i) begin
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:281:17: Logical operator IF expects 1 bit on the If, but If's OR generates 8 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  281 |                 if (slv_aw_len_i | slv_aw_lock_i) begin
      |                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:285:35: Operator GT expects 32 bits on the LHS, but LHS's VARREF 'slv_aw_size_i' generates 3 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  285 |                 if (slv_aw_size_i > $clog2(RISCV_WORD_WIDTH/8)) begin
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:267:32: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'slv_aw_atop_i' generates 6 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  267 |             if (slv_aw_valid_i && slv_aw_atop_i) begin
      |                                ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:340:30: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'w_cnt_q' generates 1 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  340 |         end else if (w_cnt_q == AXI_MAX_WRITE_TXNS) begin
      |                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:336:28: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'slv_aw_atop_i' generates 6 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  336 |         if (slv_aw_valid_i && slv_aw_atop_i) begin
      |                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv:363:36: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'slv_aw_atop_i' generates 6 bits.
                                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_amos
  363 |                 if (slv_aw_valid_i && slv_aw_atop_i && adapter_ready) begin
      |                                    ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:41:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 3 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   41 |     assign register_adr = PADDR['d2 + 2:2];
      |                         ^
%Warning-LITENDIAN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:47:11: Little bit endian vector: left < right of bit range: [0:2]
                                                                                                                           : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   47 |     logic [0:'d2] [31:0]  regs_q, regs_n;
      |           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:58:20: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   58 |         if (regs_q[2'b00] == 32'hffff_ffff)
      |                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:62:20: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   62 |         if (regs_q[2'b10] != 'b0 && regs_q[2'b00] == regs_q[2'b10])
      |                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:62:44: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   62 |         if (regs_q[2'b10] != 'b0 && regs_q[2'b00] == regs_q[2'b10])
      |                                            ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:62:61: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   62 |         if (regs_q[2'b10] != 'b0 && regs_q[2'b00] == regs_q[2'b10])
      |                                                             ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:67:35: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   67 |     assign prescaler_int = regs_q[2'b01]['d5:'d3];
      |                                   ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:76:20: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   76 |             regs_n[2'b00] = 1'b0;
      |                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:76:27: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   76 |             regs_n[2'b00] = 1'b0;
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:79:20: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   79 |             regs_n[2'b00] = regs_q[2'b00] + 1;  
      |                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:79:36: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   79 |             regs_n[2'b00] = regs_q[2'b00] + 1;  
      |                                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:82:20: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   82 |             regs_n[2'b00] = regs_q[2'b00] + 1;
      |                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:82:36: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   82 |             regs_n[2'b00] = regs_q[2'b00] + 1;
      |                                    ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:81:25: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   81 |         else if (regs_q[2'b01]['d0] && regs_q[2'b01]['d5:'d3] == 'b0)  
      |                         ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:81:47: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   81 |         else if (regs_q[2'b01]['d0] && regs_q[2'b01]['d5:'d3] == 'b0)  
      |                                               ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:77:24: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   77 |         else if(regs_q[2'b01]['d0] && prescaler_int != 'b0 && prescaler_int == cycle_counter_q)  
      |                        ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:77:77: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'prescaler_int' generates 3 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   77 |         else if(regs_q[2'b01]['d0] && prescaler_int != 'b0 && prescaler_int == cycle_counter_q)  
      |                                                                             ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:85:39: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   85 |         if (cycle_counter_q >= regs_q[2'b01])
      |                                       ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:94:28: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   94 |                     regs_n[2'b00] = PWDATA;
      |                            ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:97:28: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   97 |                     regs_n[2'b01] = PWDATA;
      |                            ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:101:28: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
  101 |                     regs_n[2'b10] = PWDATA;
      |                            ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:102:28: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
  102 |                     regs_n[2'b00] = 32'b0;  
      |                            ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:118:37: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h0' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
  118 |                     PRDATA = regs_q[2'b00];
      |                                     ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:121:37: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
  121 |                     PRDATA = regs_q[2'b01];
      |                                     ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:124:37: Operator SUB expects 32 or 6 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
  124 |                     PRDATA = regs_q[2'b10];
      |                                     ^~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:160:6: Output port connection 'wr_cl_cap_vld_o' expects 1 bits on the pin connection, but pin connection's VARREF 'wr_cl_cap_vld' generates 8 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
  160 |     .wr_cl_cap_vld_o    ( wr_cl_cap_vld      ),
      |      ^~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:193:8: Output port connection 'miss_wdata_o' expects 129 bits on the pin connection, but pin connection's SEL generates 128 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
  193 |       .miss_wdata_o    ( miss_wdata    [k] ),
      |        ^~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:301:6: Output port connection 'rd_data_o' expects 129 bits on the pin connection, but pin connection's VARREF 'rd_data' generates 128 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
  301 |     .rd_data_o         ( rd_data            ),
      |      ^~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:312:6: Input port connection 'wr_cl_cap_vld_i' expects 1 bits on the pin connection, but pin connection's VARREF 'wr_cl_cap_vld' generates 8 bits.
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
  312 |     .wr_cl_cap_vld_i   ( wr_cl_cap_vld      ),
      |      ^~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:122:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arb_idx' generates 1 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  122 |     axi_wr_id_in = arb_idx;
      |                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:136:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'arb_idx' generates 1 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  136 |     axi_rd_id_in = arb_idx;
      |                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:146:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  146 |         axi_rd_blen = ariane_pkg::DCACHE_LINE_WIDTH/64-1;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:152:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  152 |         axi_rd_blen = ariane_pkg::ICACHE_LINE_WIDTH/64-1;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:176:42: Operator FUNCREF 'toByteEnable16' expects 4 bits on the Function Argument, but Function Argument's SEL generates 3 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  176 |             axi_wr_be    = wt_cache_pkg::toByteEnable16(dcache_data.paddr[2:0], dcache_data.size);
      |                                          ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:177:26: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  177 |             axi_wr_blen  = dcache_data.size[2] ? ariane_pkg::DCACHE_LINE_WIDTH/64-1 : '0;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:188:42: Operator FUNCREF 'toByteEnable16' expects 4 bits on the Function Argument, but Function Argument's SEL generates 3 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  188 |             axi_wr_be    = wt_cache_pkg::toByteEnable16(dcache_data.paddr[2:0], dcache_data.size);
      |                                          ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:189:26: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  189 |             axi_wr_blen  = dcache_data.size[2] ? ariane_pkg::DCACHE_LINE_WIDTH/64-1 : '0;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:215:38: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's REPLICATE generates 9 bits.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  215 |               AMO_SWAP: axi_wr_atop  = {axi_pkg::ATOP_ATOMICLOAD, axi_pkg::ATOP_LITTLE_END, axi_pkg::ATOP_ATOMICSWAP};
      |                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:566:6: Input port connection 'rd_size_i' expects 3 bits on the pin connection, but pin connection's VARREF 'axi_rd_size' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  566 |     .rd_size_i       ( axi_rd_size       ),
      |      ^~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:582:6: Input port connection 'wr_size_i' expects 3 bits on the pin connection, but pin connection's VARREF 'axi_wr_size' generates 2 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
  582 |     .wr_size_i       ( axi_wr_size       ),
      |      ^~~~~~~~~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:104:98: Unsized numbers/parameters not allowed in replications.
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  104 |   assign paddr_is_nc = (~cache_en_q) | (~ariane_pkg::is_inside_cacheable_regions(ArianeCfg, {{{64-riscv::PLEN}{1'b0}}, cl_tag_d, {ICACHE_INDEX_WIDTH{1'b0}}}));
      |                                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:113:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 66 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  113 |   assign areq_o.fetch_vaddr = {vaddr_q>>2, 2'b0};
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:123:76: Operator SHIFTL expects 66 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  123 |                          ( paddr_is_nc  & mem_data_req_o ) ? cl_offset_q[2]<<2 :  
      |                                                                            ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:123:60: Operator COND expects 66 bits on the Conditional False, but Conditional False's VARREF 'cl_offset_q' generates 4 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  123 |                          ( paddr_is_nc  & mem_data_req_o ) ? cl_offset_q[2]<<2 :  
      |                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:122:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 66 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  122 |     assign cl_offset_d = ( dreq_o.ready & dreq_i.req)      ? {dreq_i.vaddr>>2, 2'b0} :
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:154:20: Operator FUNCREF 'is_inside_nonidempotent_regions' expects 64 bits on the Function Argument, but Function Argument's SEL generates 56 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  154 |   assign addr_ni = is_inside_nonidempotent_regions(ArianeCfg, areq_i.fetch_paddr);
      |                    ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:344:55: Operator FUNCREF 'icache_way_bin2oh' expects 2 bits on the Function Argument, but Function Argument's SEL generates 3 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
  344 |                     (mem_rtrn_i.inv.vld && inv_en)  ? icache_way_bin2oh(mem_rtrn_i.inv.way) :
      |                                                       ^~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:157:44: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'i' generates 3 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  157 |     for (logic [BITS_ENTRIES-1:0] i = 0; i < NR_COMMIT_PORTS; i++) begin
      |                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:158:23: Bit extraction of var[0:0] requires 1 bit index, not 3 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  158 |       if (commit_ack_i[i]) begin
      |                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:186:69: Operator SUB expects 3 bits on the RHS, but RHS's VARREF 'num_commit' generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  186 |   assign issue_cnt_n         = (flush_i) ? '0 : issue_cnt_q         - num_commit + issue_en;
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:186:82: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'issue_en' generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  186 |   assign issue_cnt_n         = (flush_i) ? '0 : issue_cnt_q         - num_commit + issue_en;
      |                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:187:69: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'num_commit' generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  187 |   assign commit_pointer_n[0] = (flush_i) ? '0 : commit_pointer_q[0] + num_commit;
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:188:69: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'issue_en' generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
  188 |   assign issue_pointer_n     = (flush_i) ? '0 : issue_pointer_q     + issue_en;
      |                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:50:36: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   50 |                 re_name_table_fpr_n[issue_instr_i.rd] = re_name_table_fpr_q[issue_instr_i.rd] ^ 1'b1;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:50:76: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   50 |                 re_name_table_fpr_n[issue_instr_i.rd] = re_name_table_fpr_q[issue_instr_i.rd] ^ 1'b1;
      |                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:52:36: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   52 |                 re_name_table_gpr_n[issue_instr_i.rd] = re_name_table_gpr_q[issue_instr_i.rd] ^ 1'b1;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:52:76: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   52 |                 re_name_table_gpr_n[issue_instr_i.rd] = re_name_table_gpr_q[issue_instr_i.rd] ^ 1'b1;
      |                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:56:74: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   56 |         name_bit_rs1 = is_rs1_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rs1]
      |                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:57:74: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   57 |                                                     : re_name_table_gpr_q[issue_instr_i.rs1];
      |                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:58:74: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   58 |         name_bit_rs2 = is_rs2_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rs2]
      |                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:59:74: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   59 |                                                     : re_name_table_gpr_q[issue_instr_i.rs2];
      |                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:64:72: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   64 |         name_bit_rd = is_rd_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rd] ^ 1'b1
      |                                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:65:72: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   65 |                                                   : re_name_table_gpr_q[issue_instr_i.rd] ^ (issue_instr_i.rd != '0);  
      |                                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/re_name.sv:74:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_re_name
   74 |             issue_instr_o.result.addr = $unsigned({ENABLE_RENAME & name_bit_rs3, issue_instr_i.result.addr[4:0]});
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv:88:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult
   88 |                     operand_a = fu_data_i.operand_a.addr[31:0];
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv:89:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult
   89 |                     operand_b = fu_data_i.operand_b.addr[31:0];
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv:126:39: Operator FUNCREF 'sext32' expects 32 bits on the Function Argument, but Function Argument's VARREF 'result' generates 64 bits.
                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult
  126 |     assign div_result = (word_op_q) ? sext32(result) : result;
      |                                       ^~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:303:10: Output port connection 'result_o' expects 139 bits on the pin connection, but pin connection's VARREF 'st_result' generates 161 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  303 |         .result_o              ( st_result            ),
      |          ^~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:338:10: Output port connection 'result_o' expects 139 bits on the pin connection, but pin connection's VARREF 'ld_result' generates 161 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  338 |         .result_o              ( ld_result            ),
      |          ^~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:633:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_LENGTH_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  633 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_LENGTH_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:638:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_LD_CAP_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  638 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_PERM_LD_CAP_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:643:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_LD_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  643 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_PERM_LD_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:648:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_LD_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  648 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_PERM_LD_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:653:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_SEAL_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  653 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_SEAL_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:652:33: Operator FUNCREF 'is_cap_valid' expects 161 bits on the Function Argument, but Function Argument's VARREF 'check_cap' generates 139 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  652 |             if (cva6_cheri_pkg::is_cap_valid(check_cap) & check_cap_is_sealed) begin
      |                                 ^~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:658:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TAG_VIOLATION' generates 64 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  658 |                 cheri_tval.cause   = cva6_cheri_pkg::CAP_TAG_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:657:33: Operator FUNCREF 'is_cap_valid' expects 161 bits on the Function Argument, but Function Argument's VARREF 'check_cap' generates 139 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  657 |             if(!cva6_cheri_pkg::is_cap_valid(check_cap)) begin
      |                                 ^~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv:346:82: Operator EQ expects 6 bits on the LHS, but LHS's SEL generates 5 bits.
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands
  346 |                     if (is_rd_fpr(issue_instr_i.op) ? (we_fpr_i[i] && waddr_i[i] == issue_instr_i.rd)
      |                                                                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv:347:82: Operator EQ expects 6 bits on the LHS, but LHS's SEL generates 5 bits.
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands
  347 |                                                     : (we_gpr_i[i] && waddr_i[i] == issue_instr_i.rd)) begin
      |                                                                                  ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/instr_realign.sv:98:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.i_frontend.i_instr_realign
   98 |                     valid_o = 1'b1;
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:402:51: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
  402 |             fpnew_pkg::FP16ALT: operand_c_d = RVD ? {4{operand_c_i[15:0]}} : {2{operand_c_i[15:0]}};
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:403:51: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
  403 |             fpnew_pkg::FP8:     operand_c_d = RVD ? {8{operand_c_i[7:0]}}  : {4{operand_c_i[7:0]}};
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:409:51: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
  409 |             fpnew_pkg::FP16ALT: operand_b_d = RVD ? {4{operand_b_i[15:0]}} : {2{operand_b_i[15:0]}};
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:410:51: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
  410 |             fpnew_pkg::FP8:     operand_b_d = RVD ? {8{operand_b_i[7:0]}}  : {4{operand_b_i[7:0]}};
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:88:37: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '5'h0' generates 5 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
   88 |         instruction_o.trans_id      = 5'b0;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:294:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  294 |                             tinst = {instr.rtype.funct7, instr.rtype.rs2, 5'b0, instr.rtype.funct3, instr.rtype.rd, instr.rtype.opcode};
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:393:55: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  393 |                                     instruction_o.rs2 = instr.rvftype.rs1;  
      |                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:399:55: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  399 |                                     instruction_o.rs2 = instr.rvftype.rs1;  
      |                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:428:63: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  428 |                                             instruction_o.rs2 = instr.rvftype.rs1;  
      |                                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:444:63: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  444 |                                             instruction_o.rs2 = instr.rvftype.rd;  
      |                                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:607:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  607 |                         instruction_o.rs1 = instr.rtype.rs1;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:608:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  608 |                         instruction_o.rs2 = instr.rtype.rs2;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:609:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  609 |                         instruction_o.rd  = instr.rtype.rd;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:748:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  748 |                     tinst = {7'b0, instr.stype.rs2, 5'b0, instr.stype.funct3, 5'b0, instr.stype.opcode};
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:770:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  770 |                     tinst = {17'b0, instr.itype.funct3, instr.itype.rd, instr.itype.opcode};
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:781:50: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  781 |                         instruction_o.rs1        = instr.stype.rs1;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:782:50: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  782 |                         instruction_o.rs2        = instr.stype.rs2;
      |                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:796:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  796 |                         tinst = {7'b0, instr.stype.rs2,5'b0, instr.stype.funct3, 5'b0, instr.stype.opcode};
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:806:49: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  806 |                         instruction_o.rs1       = instr.itype.rs1;
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:807:49: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  807 |                         instruction_o.rd        = instr.itype.rd;
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:821:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  821 |                         tinst = {17'b0, instr.itype.funct3, instr.itype.rd, instr.itype.opcode};
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:836:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  836 |                         instruction_o.rs1 = instr.r4type.rs1;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:837:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  837 |                         instruction_o.rs2 = instr.r4type.rs2;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:838:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  838 |                         instruction_o.rd  = instr.r4type.rd;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:889:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  889 |                         instruction_o.rs1 = instr.rftype.rs1;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:890:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  890 |                         instruction_o.rs2 = instr.rftype.rs2;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:891:43: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  891 |                         instruction_o.rd  = instr.rftype.rd;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:898:51: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  898 |                                 instruction_o.rs2 = instr.rftype.rs1;  
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:904:51: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  904 |                                 instruction_o.rs2 = instr.rftype.rs1;  
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:938:51: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  938 |                                 instruction_o.rs2 = instr.rvftype.rs1;  
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:940:33: Logical operator IF expects 1 bit on the If, but If's SEL generates 2 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  940 |                                 if (instr.rftype.rs2[24:23]) illegal_instr = 1'b1;  
      |                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:966:33: Logical operator IF expects 1 bit on the If, but If's SEL generates 3 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  966 |                                 if (instr.rftype.rs2[24:22]) illegal_instr = 1'b1;  
      |                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:971:33: Logical operator IF expects 1 bit on the If, but If's SEL generates 3 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  971 |                                 if (instr.rftype.rs2[24:22]) illegal_instr = 1'b1;  
      |                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:974:51: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  974 |                                 instruction_o.rs2 = instr.rftype.rs1;  
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:986:51: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
  986 |                                 instruction_o.rs2 = instr.rftype.rs1;  
      |                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:1084:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
 1084 |                     tinst = {instr.atype.funct5, instr.atype.aq, instr.atype.rl, instr.atype.rs2, 5'b0, instr.atype.funct3, instr.atype.rd, instr.atype.opcode};
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:1166:39: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SEL generates 5 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
 1166 |                     instruction_o.rd  = instr.rtype.rd;
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:1364:30: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_CAP' generates 161 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
 1364 |         instruction_o.result = cva6_cheri_pkg::NULL_CAP;
      |                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/compressed_decoder.sv:183:49: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 48 bits.
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.compressed_decoder_i
  183 |                                         instr_o = {16'b0, instr_i};
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:109:34: Operator FUNCREF 'set_cap_bounds' expects 161 bits on the Function Argument, but Function Argument's VARREF 'operand_a' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  109 |                 tmp_set_bounds = set_cap_bounds(operand_a, operand_b_length);
      |                                  ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:109:34: Operator FUNCREF 'set_cap_bounds' expects 64 bits on the Function Argument, but Function Argument's VARREF 'operand_b_length' generates 65 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  109 |                 tmp_set_bounds = set_cap_bounds(operand_a, operand_b_length);
      |                                  ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:110:25: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's SEL generates 161 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  110 |                 tmp_cap = tmp_set_bounds.cap;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:111:27: Operator FUNCREF 'set_cap_uperms' expects 161 bits on the Function Argument, but Function Argument's VARREF 'tmp_cap' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  111 |                 tmp_cap = set_cap_uperms(tmp_cap, operand_b.uperms);
      |                           ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:111:25: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's FUNCREF 'set_cap_uperms' generates 161 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  111 |                 tmp_cap = set_cap_uperms(tmp_cap, operand_b.uperms);
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:112:27: Operator FUNCREF 'set_cap_hperms' expects 161 bits on the Function Argument, but Function Argument's VARREF 'tmp_cap' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  112 |                 tmp_cap = set_cap_hperms(tmp_cap, operand_b.hperms);
      |                           ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:112:25: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's FUNCREF 'set_cap_hperms' generates 161 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  112 |                 tmp_cap = set_cap_hperms(tmp_cap, operand_b.hperms);
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:113:27: Operator FUNCREF 'set_cap_flags' expects 161 bits on the Function Argument, but Function Argument's VARREF 'tmp_cap' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  113 |                 tmp_cap = set_cap_flags(tmp_cap, operand_b.flags);
      |                           ^~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:113:25: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's FUNCREF 'set_cap_flags' generates 161 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  113 |                 tmp_cap = set_cap_flags(tmp_cap, operand_b.flags);
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:115:31: Operator FUNCREF 'set_cap_otype' expects 161 bits on the Function Argument, but Function Argument's VARREF 'tmp_cap' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  115 |                     tmp_cap = set_cap_otype(tmp_cap, SENTRY_CAP);
      |                               ^~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:115:29: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's FUNCREF 'set_cap_otype' generates 161 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  115 |                     tmp_cap = set_cap_otype(tmp_cap, SENTRY_CAP);
      |                             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:130:70: Operator SHIFTL expects 32 or 21 bits on the LHS, but LHS's VARREF 'is_operand_b_rev_otype' generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  130 |                                              (is_operand_b_rev_otype << CAP_LENGTH_VIOLATION);
      |                                                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:132:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  132 |                     clu_result_o.addr = $unsigned(operand_b.otype);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:135:33: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  135 |                     address     = $unsigned(operand_b.otype);
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:145:51: Operator GTE expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  145 |                     ($unsigned(operand_b_address) >= operand_b_top)        ||
      |                                                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:146:49: Operator EQ expects 64 bits on the RHS, but RHS's VARREF 'UNSEALED_CAP' generates 18 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  146 |                     ($signed(operand_b_address) == UNSEALED_CAP)
      |                                                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:180:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 1 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  180 |                 clu_result_o.addr = $unsigned(operand_a.flags);
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:184:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'operand_a_length' generates 65 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  184 |                 clu_result_o.addr = operand_a_length;
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:192:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 16 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  192 |                 clu_result_o.addr = $unsigned({operand_a.uperms,operand_a.hperms});
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:200:60: Operator FUNCREF 'is_cap_valid' expects 161 bits on the Function Argument, but Function Argument's VARREF 'operand_a' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  200 |                 clu_result_o.addr = {{riscv::XLEN-1{1'b0}},is_cap_valid(operand_a)};
      |                                                            ^~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:205:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SIGNED generates 18 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  205 |                     clu_result_o.addr = $signed(operand_a.otype);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:207:39: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 18 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  207 |                     clu_result_o.addr = $unsigned(operand_a.otype);
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:418:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  418 |                 operand_a_violations[CAP_LENGTH_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:422:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  422 |                 operand_a_violations[CAP_LENGTH_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:426:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  426 |                 operand_b_violations[CAP_LENGTH_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:425:32: Operator GT expects 65 bits on the LHS, but LHS's VARREF 'operand_b_base' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  425 |             if (operand_b_base > operand_a_top) begin
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:430:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  430 |                 operand_a_violations[CAP_USER_DEF_PERM_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:434:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  434 |                 operand_a_violations[CAP_USER_DEF_PERM_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:438:37: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  438 |                 operand_a_violations[CAP_USER_DEF_PERM_VIOLATION] = 1'b1;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:437:34: Operator AND expects 18 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  437 |             if ((operand_b.otype & operand_b.hperms) != operand_b.hperms) begin
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:437:54: Operator NEQ expects 18 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  437 |             if ((operand_b.otype & operand_b.hperms) != operand_b.hperms) begin
      |                                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:543:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_REPRE_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  543 |                 cheri_tval.cause   = CAP_REPRE_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:542:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  542 |             if(operand_a_violations[CAP_REPRE_VIOLATION] & check_operand_a_violations[CAP_REPRE_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:542:86: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  542 |             if(operand_a_violations[CAP_REPRE_VIOLATION] & check_operand_a_violations[CAP_REPRE_VIOLATION]) begin
      |                                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:547:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_UNLIGNED_BASE' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  547 |                 cheri_tval.cause   = CAP_UNLIGNED_BASE;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:546:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  546 |             if(operand_a_violations[CAP_UNLIGNED_BASE] & check_operand_a_violations[CAP_UNLIGNED_BASE]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:546:84: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  546 |             if(operand_a_violations[CAP_UNLIGNED_BASE] & check_operand_a_violations[CAP_UNLIGNED_BASE]) begin
      |                                                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:551:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_USER_DEF_PERM_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  551 |                 cheri_tval.cause   = CAP_USER_DEF_PERM_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:550:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  550 |             if(operand_a_violations[CAP_USER_DEF_PERM_VIOLATION] & check_operand_a_violations[CAP_USER_DEF_PERM_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:550:94: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  550 |             if(operand_a_violations[CAP_USER_DEF_PERM_VIOLATION] & check_operand_a_violations[CAP_USER_DEF_PERM_VIOLATION]) begin
      |                                                                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:555:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_LENGTH_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  555 |                 cheri_tval.cause   = CAP_LENGTH_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:554:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  554 |             if(operand_b_violations[CAP_LENGTH_VIOLATION] & check_operand_b_violations[CAP_LENGTH_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:554:87: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  554 |             if(operand_b_violations[CAP_LENGTH_VIOLATION] & check_operand_b_violations[CAP_LENGTH_VIOLATION]) begin
      |                                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:559:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_LENGTH_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  559 |                 cheri_tval.cause   = CAP_LENGTH_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:558:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  558 |             if(operand_a_violations[CAP_LENGTH_VIOLATION] & check_operand_a_violations[CAP_LENGTH_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:558:87: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  558 |             if(operand_a_violations[CAP_LENGTH_VIOLATION] & check_operand_a_violations[CAP_LENGTH_VIOLATION]) begin
      |                                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:563:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_REPRE_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  563 |                 cheri_tval.cause   = CAP_REPRE_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:562:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  562 |             if(operand_a_violations[CAP_REPRE_VIOLATION] & check_operand_a_violations[CAP_REPRE_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:562:86: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  562 |             if(operand_a_violations[CAP_REPRE_VIOLATION] & check_operand_a_violations[CAP_REPRE_VIOLATION]) begin
      |                                                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:567:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_LENGTH_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  567 |                 cheri_tval.cause   = CAP_LENGTH_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:566:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  566 |             if(operand_a_violations[CAP_GLOBAL_VIOLATION] & check_operand_a_violations[CAP_GLOBAL_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:566:87: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  566 |             if(operand_a_violations[CAP_GLOBAL_VIOLATION] & check_operand_a_violations[CAP_GLOBAL_VIOLATION]) begin
      |                                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:571:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_GLOBAL_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  571 |                 cheri_tval.cause   = CAP_GLOBAL_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:570:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  570 |             if(operand_a_violations[CAP_GLOBAL_VIOLATION] & check_operand_a_violations[CAP_GLOBAL_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:570:87: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  570 |             if(operand_a_violations[CAP_GLOBAL_VIOLATION] & check_operand_a_violations[CAP_GLOBAL_VIOLATION]) begin
      |                                                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:575:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_ST_CAP_LOCAL_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  575 |                 cheri_tval.cause   = CAP_PERM_ST_CAP_LOCAL_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:574:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  574 |             if(operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:574:98: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  574 |             if(operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION]) begin
      |                                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:579:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_ST_CAP_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  579 |                 cheri_tval.cause   = CAP_PERM_ST_CAP_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:578:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  578 |             if(operand_a_violations[CAP_PERM_ST_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:578:92: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  578 |             if(operand_a_violations[CAP_PERM_ST_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_VIOLATION]) begin
      |                                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:583:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_LD_CAP_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  583 |                 cheri_tval.cause   = CAP_PERM_LD_CAP_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:582:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  582 |             if(operand_a_violations[CAP_PERM_LD_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_LD_CAP_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:582:92: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  582 |             if(operand_a_violations[CAP_PERM_LD_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_LD_CAP_VIOLATION]) begin
      |                                                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:587:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_ST_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  587 |                 cheri_tval.cause   = CAP_PERM_ST_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:586:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  586 |             if(operand_a_violations[CAP_PERM_ST_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:586:88: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  586 |             if(operand_a_violations[CAP_PERM_ST_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_VIOLATION]) begin
      |                                                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:591:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_LD_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  591 |                 cheri_tval.cause   = CAP_PERM_LD_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:590:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  590 |             if(operand_a_violations[CAP_PERM_LD_VIOLATION] & check_operand_a_violations[CAP_PERM_LD_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:590:88: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  590 |             if(operand_a_violations[CAP_PERM_LD_VIOLATION] & check_operand_a_violations[CAP_PERM_LD_VIOLATION]) begin
      |                                                                                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:595:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_EXEC_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  595 |                 cheri_tval.cause   = CAP_PERM_EXEC_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:594:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  594 |             if(operand_b_violations[CAP_PERM_EXEC_VIOLATION] & check_operand_b_violations[CAP_PERM_EXEC_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:594:90: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  594 |             if(operand_b_violations[CAP_PERM_EXEC_VIOLATION] & check_operand_b_violations[CAP_PERM_EXEC_VIOLATION]) begin
      |                                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:599:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_EXEC_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  599 |                 cheri_tval.cause   = CAP_PERM_EXEC_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:598:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  598 |             if(operand_a_violations[CAP_PERM_EXEC_VIOLATION] & check_operand_a_violations[CAP_PERM_EXEC_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:598:90: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  598 |             if(operand_a_violations[CAP_PERM_EXEC_VIOLATION] & check_operand_a_violations[CAP_PERM_EXEC_VIOLATION]) begin
      |                                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:603:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_SET_CID' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  603 |                 cheri_tval.cause   = CAP_PERM_SET_CID;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:602:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  602 |             if(operand_a_violations[CAP_PERM_SET_CID] & check_operand_a_violations[CAP_PERM_SET_CID]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:602:83: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  602 |             if(operand_a_violations[CAP_PERM_SET_CID] & check_operand_a_violations[CAP_PERM_SET_CID]) begin
      |                                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:607:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_UNSEAL' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  607 |                 cheri_tval.cause   = CAP_PERM_UNSEAL;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:606:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  606 |             if(operand_b_violations[CAP_PERM_UNSEAL] & check_operand_b_violations[CAP_PERM_UNSEAL]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:606:82: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  606 |             if(operand_b_violations[CAP_PERM_UNSEAL] & check_operand_b_violations[CAP_PERM_UNSEAL]) begin
      |                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:611:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_UNSEAL' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  611 |                 cheri_tval.cause   = CAP_PERM_UNSEAL;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:610:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  610 |             if(operand_a_violations[CAP_PERM_UNSEAL] & check_operand_a_violations[CAP_PERM_UNSEAL]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:610:82: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  610 |             if(operand_a_violations[CAP_PERM_UNSEAL] & check_operand_a_violations[CAP_PERM_UNSEAL]) begin
      |                                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:615:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_ACCESS_CINVOKE_IDC' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  615 |                 cheri_tval.cause   = CAP_PERM_ACCESS_CINVOKE_IDC;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:614:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  614 |             if(operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC] & check_operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:614:94: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  614 |             if(operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC] & check_operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC]) begin
      |                                                                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:619:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_CINVOKE' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  619 |                 cheri_tval.cause   = CAP_PERM_CINVOKE;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:618:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  618 |             if(operand_b_violations[CAP_PERM_CINVOKE] & check_operand_b_violations[CAP_PERM_CINVOKE]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:618:83: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  618 |             if(operand_b_violations[CAP_PERM_CINVOKE] & check_operand_b_violations[CAP_PERM_CINVOKE]) begin
      |                                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:623:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_CINVOKE' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  623 |                 cheri_tval.cause   = CAP_PERM_CINVOKE;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:622:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  622 |             if(operand_a_violations[CAP_PERM_CINVOKE] & check_operand_a_violations[CAP_PERM_CINVOKE]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:622:83: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  622 |             if(operand_a_violations[CAP_PERM_CINVOKE] & check_operand_a_violations[CAP_PERM_CINVOKE]) begin
      |                                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:627:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_SEAL' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  627 |                 cheri_tval.cause   = CAP_PERM_SEAL;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:626:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  626 |             if(operand_b_violations[CAP_PERM_SEAL] & check_operand_b_violations[CAP_PERM_SEAL]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:626:80: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  626 |             if(operand_b_violations[CAP_PERM_SEAL] & check_operand_b_violations[CAP_PERM_SEAL]) begin
      |                                                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:631:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_SEAL' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  631 |                 cheri_tval.cause   = CAP_PERM_SEAL;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:630:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  630 |             if(operand_a_violations[CAP_PERM_SEAL] & check_operand_a_violations[CAP_PERM_SEAL]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:630:80: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  630 |             if(operand_a_violations[CAP_PERM_SEAL] & check_operand_a_violations[CAP_PERM_SEAL]) begin
      |                                                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:635:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TYPE_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  635 |                 cheri_tval.cause   = CAP_TYPE_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:634:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  634 |             if(operand_b_violations[CAP_TYPE_VIOLATION] & check_operand_b_violations[CAP_TYPE_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:634:85: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  634 |             if(operand_b_violations[CAP_TYPE_VIOLATION] & check_operand_b_violations[CAP_TYPE_VIOLATION]) begin
      |                                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:639:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TYPE_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  639 |                 cheri_tval.cause   = CAP_TYPE_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:638:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  638 |             if(operand_a_violations[CAP_TYPE_VIOLATION] & check_operand_a_violations[CAP_TYPE_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:638:85: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  638 |             if(operand_a_violations[CAP_TYPE_VIOLATION] & check_operand_a_violations[CAP_TYPE_VIOLATION]) begin
      |                                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:643:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_SEAL_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  643 |                 cheri_tval.cause   = CAP_SEAL_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:642:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  642 |             if(operand_b_violations[CAP_SEAL_VIOLATION] & check_operand_b_violations[CAP_SEAL_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:642:85: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  642 |             if(operand_b_violations[CAP_SEAL_VIOLATION] & check_operand_b_violations[CAP_SEAL_VIOLATION]) begin
      |                                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:647:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_SEAL_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  647 |                 cheri_tval.cause   = CAP_SEAL_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:646:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  646 |             if(operand_a_violations[CAP_SEAL_VIOLATION] & check_operand_a_violations[CAP_SEAL_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:646:85: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  646 |             if(operand_a_violations[CAP_SEAL_VIOLATION] & check_operand_a_violations[CAP_SEAL_VIOLATION]) begin
      |                                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:651:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TAG_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  651 |                 cheri_tval.cause   = CAP_TAG_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:650:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  650 |             if(operand_b_violations[CAP_TAG_VIOLATION] & check_operand_b_violations[CAP_TAG_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:650:84: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  650 |             if(operand_b_violations[CAP_TAG_VIOLATION] & check_operand_b_violations[CAP_TAG_VIOLATION]) begin
      |                                                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:655:36: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TAG_VIOLATION' generates 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  655 |                 cheri_tval.cause   = CAP_TAG_VIOLATION;
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:654:36: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  654 |             if(operand_a_violations[CAP_TAG_VIOLATION] & check_operand_a_violations[CAP_TAG_VIOLATION]) begin
      |                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:654:84: Bit extraction of var[20:0] requires 5 bit index, not 64 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  654 |             if(operand_a_violations[CAP_TAG_VIOLATION] & check_operand_a_violations[CAP_TAG_VIOLATION]) begin
      |                                                                                    ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:660:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  660 |             clu_ex_o.tval = $unsigned(cheri_tval.cause);
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:64:42: Operator ASSIGN expects 145 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_REG_CAP' generates 139 bits.
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   64 |         target_address                   =REG_NULL_CAP;
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:179:54: Operator COND expects 64 bits on the Conditional False, but Conditional False's VARREF 'shift_result32' generates 32 bits.
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
  179 |             SRL, SRA: result_o = (riscv::XLEN == 64) ? shift_result : shift_result32;
      |                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:65:25: Logical operator IF expects 1 bit on the If, but If's AND generates 32 or 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   65 |                         if (lcr & 'h80) dll <= byte'(pwdata_i[7:0]);
      |                         ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:70:57: Operator AND expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   70 |                         else ier <= byte'(pwdata_i[7:0] & 'hF);
      |                                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:69:25: Logical operator IF expects 1 bit on the If, but If's AND generates 32 or 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   69 |                         if (lcr & 'h80) dlm <= byte'(pwdata_i[7:0]);
      |                         ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:77:53: Operator AND expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   77 |                     MCR: mcr <= byte'(pwdata_i[7:0] & 'h1F);
      |                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:92:21: Logical operator IF expects 1 bit on the If, but If's AND generates 32 or 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   92 |                     if (lcr & 'h80) prdata_o = {24'b0, dll};
      |                     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:95:21: Logical operator IF expects 1 bit on the If, but If's AND generates 32 or 8 bits.
                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   95 |                     if (lcr & 'h80) prdata_o = {24'b0, dlm};
      |                     ^~
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:104:60: Unsized numbers/parameters not allowed in concatenations.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
  104 |                 LSR: prdata_o = {24'b0, (lsr | (1 << THRE) | (1 << TEMT))};
      |                                                            ^
%Warning-WIDTHCONCAT: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:104:39: Unsized numbers/parameters not allowed in replications.
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
  104 |                 LSR: prdata_o = {24'b0, (lsr | (1 << THRE) | (1 << TEMT))};
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_sba.sv:128:69: Operator SHIFTL expects 64 bits on the LHS, but LHS's CONST '32'h1' generates 32 bits.
                                                                                                                    : ... In instance ariane_testharness_dii.i_dm_top.i_dm_sba
  128 |           if (sbautoincrement_i) sbaddress_o = sbaddress_i + (32'h1 << sbaccess_i);
      |                                                                     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_sba.sv:136:69: Operator SHIFTL expects 64 bits on the LHS, but LHS's CONST '32'h1' generates 32 bits.
                                                                                                                    : ... In instance ariane_testharness_dii.i_dm_top.i_dm_sba
  136 |           if (sbautoincrement_i) sbaddress_o = sbaddress_i + (32'h1 << sbaccess_i);
      |                                                                     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/apb_timer.sv:37:55: Operator ADD expects 32 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                           : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer
   37 |     assign slave_address_int = PADDR[$clog2(TIMER_CNT)+ 2'd2 + 1:2'd2 + 2];
      |                                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:388:27: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ARADDR' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  388 |                 address   = ARADDR;
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:420:27: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'AWADDR' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  420 |                 address   = AWADDR;
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:448:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ARADDR' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  448 |                     address   = ARADDR;
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:479:39: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'AWADDR' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  479 |                             address   = AWADDR;
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:517:28: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ADD generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  517 |                 address    = AWADDR + 4;
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:545:28: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'AWADDR_Q' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  545 |                 address    = AWADDR_Q;  
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:569:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'AWADDR_Q' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  569 |                 address = AWADDR_Q;  
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:595:25: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ARADDR_Q' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  595 |                address  = ARADDR_Q;
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:622:26: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ARADDR_Q' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  622 |                 address  = ARADDR_Q;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:646:26: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ARADDR_Q' generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  646 |                 address  = ARADDR_Q;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:675:32: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ADD generates 64 bits.
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  675 |                 address        = ARADDR + 4;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/axi_lite_interface.sv:45:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'trans_id_q' generates 5 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_clint.axi_lite_interface_i
   45 |     assign axi_resp_o.r.id = trans_id_q;
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/axi_lite_interface.sv:46:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'trans_id_q' generates 5 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_clint.axi_lite_interface_i
   46 |     assign axi_resp_o.b.id = trans_id_q;
      |                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/axi_lite_interface.sv:88:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_clint.axi_lite_interface_i
   88 |                     trans_id_n = axi_req_i.aw.id;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/axi_lite_interface.sv:97:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                       : ... In instance ariane_testharness_dii.i_clint.axi_lite_interface_i
   97 |                     trans_id_n = axi_req_i.ar.id;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:355:79: Operator GT expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  355 |       if(!npc_rst_load_q && (npc_d.addr < npc_q.base || $unsigned(npc_d.addr) > npc_q.top)) begin
      |                                                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:374:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_UNLIGNED_BASE' generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  374 |             cheri_tval.cause   = cva6_cheri_pkg::CAP_UNLIGNED_BASE;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:379:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_LENGTH_VIOLATION' generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  379 |             cheri_tval.cause   = cva6_cheri_pkg::CAP_LENGTH_VIOLATION;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:378:67: Operator GT expects 65 bits on the LHS, but LHS's UNSIGNED generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  378 |         if(fetch_address < npc_q.base || $unsigned(fetch_address) > npc_q.top) begin
      |                                                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:383:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_EXEC_VIOLATION' generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  383 |             cheri_tval.cause   = cva6_cheri_pkg::CAP_PERM_EXEC_VIOLATION;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:387:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_SEAL_VIOLATION' generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  387 |             cheri_tval.cause   = cva6_cheri_pkg::CAP_SEAL_VIOLATION;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:391:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_TAG_VIOLATION' generates 64 bits.
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  391 |             cheri_tval.cause   = cva6_cheri_pkg::CAP_TAG_VIOLATION;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:314:10: Output port connection 'load_result_o' expects 161 bits on the pin connection, but pin connection's VARREF 'load_result_o' generates 139 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i
  314 |         .load_result_o,
      |          ^~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:318:10: Output port connection 'store_result_o' expects 161 bits on the pin connection, but pin connection's VARREF 'store_result_o' generates 139 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i
  318 |         .store_result_o,
      |          ^~~~~~~~~~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:416:26: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'rs1_forwarding_i' generates 139 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i
  416 |      vaddr_to_be_flushed <=  rs1_forwarding_i;
      |                          ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:417:30: Operator ASSIGNDLY expects 41 bits on the Assign RHS, but Assign RHS's SHIFTR generates 139 bits.
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i
  417 |         gpaddr_to_be_flushed <=  rs1_forwarding_i >> 2;
      |                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:332:49: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  332 |     assign mstatus_extended  = riscv::IS_XLEN64 ? mstatus_q[riscv::XLEN-1:0] :
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:335:49: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  335 |     assign vsstatus_extended = riscv::IS_XLEN64 ? vsstatus_q[riscv::XLEN-1:0] :
      |                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:550:79: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  550 |                 riscv::CSR_PMPCFG1:          if (riscv::XLEN == 32) csr_rdata = pmpcfg_q[7:4]; else read_access_exception = 1'b1;
      |                                                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:552:79: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  552 |                 riscv::CSR_PMPCFG3:          if (riscv::XLEN == 32) csr_rdata = pmpcfg_q[15:12]; else read_access_exception = 1'b1;
      |                                                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:582:37: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_FAT_CAP' generates 151 bits.
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  582 |         scr_rdata                   = NULL_FAT_CAP;
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1718:73: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1718 |                         virtual_privilege_violation = v_q & mcounteren_q[csr_addr_i[4:0]] & ~hcounteren_q[csr_addr_i[4:0]];
      |                                                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1718:106: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1718 |                         virtual_privilege_violation = v_q & mcounteren_q[csr_addr_i[4:0]] & ~hcounteren_q[csr_addr_i[4:0]];
      |                                                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1719:60: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1719 |                         privilege_violation = ~mcounteren_q[csr_addr_i[4:0]];
      |                                                            ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1722:73: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1722 |                         virtual_privilege_violation = v_q & mcounteren_q[csr_addr_i[4:0]] & ~hcounteren_q[csr_addr_i[4:0]];
      |                                                                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1722:106: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1722 |                         virtual_privilege_violation = v_q & mcounteren_q[csr_addr_i[4:0]] & ~hcounteren_q[csr_addr_i[4:0]];
      |                                                                                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1724:64: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1724 |                             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] & ~scounteren_q[csr_addr_i[4:0]] & hcounteren_q[csr_addr_i[4:0]];
      |                                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1724:97: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1724 |                             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] & ~scounteren_q[csr_addr_i[4:0]] & hcounteren_q[csr_addr_i[4:0]];
      |                                                                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1724:129: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1724 |                             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] & ~scounteren_q[csr_addr_i[4:0]] & hcounteren_q[csr_addr_i[4:0]];
      |                                                                                                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1726:64: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1726 |                             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] & ~scounteren_q[csr_addr_i[4:0]];
      |                                                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1726:97: Bit extraction of var[63:0] requires 6 bit index, not 5 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1726 |                             privilege_violation = ~mcounteren_q[csr_addr_i[4:0]] & ~scounteren_q[csr_addr_i[4:0]];
      |                                                                                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1769:25: Operator ASSIGN expects 258 bits on the Assign RHS, but Assign RHS's REPLICATE generates 6 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1769 |         csr_exception_o = {
      |                         ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1804:35: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's REPLICATE generates 10 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1804 |             cheri_tval.cap_idx    = {5'b10000, scr_addr};
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1805:35: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'CAP_PERM_ACCESS_SYS_REGS' generates 64 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1805 |             cheri_tval.cause      = cva6_cheri_pkg::CAP_PERM_ACCESS_SYS_REGS;
      |                                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1871:19: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's VARREF 'dpc_q' generates 64 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1871 |             epc_o =  dpc_q;  
      |                   ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1882:21: Operator ASSIGN expects 139 bits on the Assign RHS, but Assign RHS's VARREF 'NULL_CAP' generates 161 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1882 |         csr_rdata_o = NULL_CAP;
      |                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1889:70: Operator SHIFTL expects 64 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1889 |             riscv::CSR_MIP: csr_rdata_o.addr = csr_rdata | (irq_i[1] << riscv::IRQ_S_EXT);
      |                                                                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1893:42: Operator AND expects 64 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1893 |                             | ((irq_i[1] & mideleg_q[riscv::IRQ_S_EXT]) << riscv::IRQ_S_EXT);
      |                                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1893:42: Operator AND expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
 1893 |                             | ((irq_i[1] & mideleg_q[riscv::IRQ_S_EXT]) << riscv::IRQ_S_EXT);
      |                                          ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:106:21: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  106 |         commit_ack_o[1]    = 1'b0;
      |                     ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:111:17: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  111 |         we_gpr_o[1]        = 1'b0;
      |                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:116:47: Operator COND expects 139 bits on the Conditional True, but Conditional True's SEL generates 128 bits.
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  116 |         wdata_o[0]         = (amo_resp_i.ack) ? amo_resp_i.result : commit_instr_i[0].result;
      |                                               ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:273:33: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  273 |                         we_fpr_o[1] = 1'b1;
      |                                 ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:275:33: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  275 |                         we_gpr_o[1] = 1'b1;
      |                                 ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:277:33: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  277 |                     commit_ack_o[1] = 1'b1;
      |                                 ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:493:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's CONST '?32?hdeadbeef' generates 32 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
  493 |         assign spi.r_data = 'hdeadbeef;
      |                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:518:32: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's CONST '?32?hdeadbeef' generates 32 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
  518 |         assign ethernet.r_data = 'hdeadbeef;
      |                                ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/cva6_cheri_tag_mem.sv:21:13: Bit extraction of var[2097151:0] requires 21 bit index, not 64 bits.
                                                                                                                    : ... In instance ariane_testharness_dii.tag_mem
   21 |         tags[address_i] <= writedata_i;
      |             ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/cva6_cheri_tag_mem.sv:23:54: Bit extraction of var[2097151:0] requires 21 bit index, not 64 bits.
                                                                                                                    : ... In instance ariane_testharness_dii.tag_mem
   23 |         readdata_o <= address_i < TAG_MEM_SIZE ? tags[address_i] : '0;
      |                                                      ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect.sv:20:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARXREF 'aw_id' generates 5 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_slave_connect_clint
   20 |     assign  axi_req_o.aw.id      = slave.aw_id;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect.sv:42:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_slave_connect_clint
   42 |     assign  slave.b_id           = axi_resp_i.b.id;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect.sv:48:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARXREF 'ar_id' generates 5 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_slave_connect_clint
   48 |     assign  axi_req_o.ar.id      = slave.ar_id;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/axi_slave_connect.sv:62:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                                                        : ... In instance ariane_testharness_dii.i_axi_slave_connect_clint
   62 |     assign  slave.r_id           = axi_resp_i.r.id;
      |                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:69:59: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS's SEL generates 57 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   69 |             warp_address[AXI_ADDR_WIDTH-1:3+LOG_NR_BYTES] = unaligned_address[AXI_ADDR_WIDTH-3:2+LOG_NR_BYTES];
      |                                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:71:59: Operator ASSIGN expects 57 bits on the Assign RHS, but Assign RHS's SEL generates 55 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   71 |             warp_address[AXI_ADDR_WIDTH-1:4+LOG_NR_BYTES] = unaligned_address[AXI_ADDR_WIDTH-3:4+LOG_NR_BYTES];
      |                                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:70:22: Operator EQ expects 8 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   70 |         else if (len == 4'b1111)
      |                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:68:22: Operator EQ expects 8 bits on the RHS, but RHS's CONST '4'h7' generates 4 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   68 |         else if (len == 4'b111)
      |                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:66:22: Operator EQ expects 8 bits on the RHS, but RHS's CONST '4'h3' generates 4 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   66 |         else if (len == 4'b11)
      |                      ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:64:17: Operator EQ expects 8 bits on the RHS, but RHS's CONST '4'h1' generates 4 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   64 |         if (len == 4'b1)
      |                 ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:86:62: Operator ADD expects 64 bits on the LHS, but LHS's SEL generates 8 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   86 |         upper_wrap_boundary = wrap_boundary + ((ax_req_q.len + 1) << LOG_NR_BYTES);
      |                                                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:88:46: Operator SHIFTL expects 64 bits on the LHS, but LHS's VARREF 'cnt_q' generates 8 bits.
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_axi2mem
   88 |         cons_addr = aligned_address + (cnt_q << LOG_NR_BYTES);
      |                                              ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:118:24: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  118 |         slave.b_resp   = 1'b0;
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:119:24: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  119 |         slave.b_id     = 1'b0;
      |                        ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:200:66: Operator SUB expects 64 bits on the LHS, but LHS's VARREF 'cnt_q' generates 8 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  200 |                                 addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) << LOG_NR_BYTES);
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:200:66: Operator SUB expects 64 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  200 |                                 addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) << LOG_NR_BYTES);
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:243:66: Operator SUB expects 64 bits on the LHS, but LHS's VARREF 'cnt_q' generates 8 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  243 |                                 addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) << LOG_NR_BYTES);
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:243:66: Operator SUB expects 64 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_axi2mem
  243 |                                 addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) << LOG_NR_BYTES);
      |                                                                  ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:95:39: Operator MUL expects 16 bits on the RHS, but RHS's VARREF 'NR_CORES' generates 32 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_clint
   95 |                 [MSIP_BASE:MSIP_BASE+4*NR_CORES]: begin
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:99:47: Operator MUL expects 16 bits on the RHS, but RHS's VARREF 'NR_CORES' generates 32 bits.
                                                                                                          : ... In instance ariane_testharness_dii.i_clint
   99 |                 [MTIMECMP_BASE:MTIMECMP_BASE+8*NR_CORES]: begin
      |                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:136:37: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
  136 |                         rdata[31:0] =  msip_q[$unsigned(address[AddrSelWidth-1+2:2])];
      |                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:138:31: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 1 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
  138 |                         rdata = msip_q[$unsigned(address[AddrSelWidth-1+2:2])];
      |                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:134:39: Operator MUL expects 16 bits on the RHS, but RHS's VARREF 'NR_CORES' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
  134 |                 [MSIP_BASE:MSIP_BASE+4*NR_CORES]: begin
      |                                       ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:141:47: Operator MUL expects 16 bits on the RHS, but RHS's VARREF 'NR_CORES' generates 32 bits.
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
  141 |                 [MTIMECMP_BASE:MTIMECMP_BASE+8*NR_CORES]: begin
      |                                               ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/bootrom/bootrom.sv:239:30: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'addr_q' generates 8 bits.
                                                                                                               : ... In instance ariane_testharness_dii.i_bootrom
  239 |     assign rdata_o = (addr_q < RomSize) ? mem[addr_q] : '0;
      |                              ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:986:19: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?1?h0' generates 1 bits.
                                                                                                 : ... In instance ariane_testharness_dii.i_ariane
  986 |       byte mode = "";
      |                   ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:1046:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
 1046 |       rvfi_o[i].rs1_addr = commit_instr_id_commit[i].rs1;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:1047:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
 1047 |       rvfi_o[i].rs2_addr = commit_instr_id_commit[i].rs2;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:1048:26: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
 1048 |       rvfi_o[i].rd_addr  = commit_instr_id_commit[i].rd;
      |                          ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:1049:85: Operator COND expects 139 bits on the Conditional False, but Conditional False's SEL generates 64 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
 1049 |       rvfi_o[i].rd_wdata = ariane_pkg::is_rd_fpr(commit_instr_id_commit[i].op) == 0 ? wdata_commit_id[i] : commit_instr_id_commit[i].result.addr;
      |                                                                                     ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:1049:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's COND generates 139 bits.
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
 1049 |       rvfi_o[i].rd_wdata = ariane_pkg::is_rd_fpr(commit_instr_id_commit[i].op) == 0 ? wdata_commit_id[i] : commit_instr_id_commit[i].result.addr;
      |                          ^
%Warning-UNPACKED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:881:13: Unsupported: Unpacked struct/union
                                                                                                              : ... In instance ariane_testharness_dii
  881 |     typedef struct {
      |             ^~~~~~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:125:5: Logical operator IF expects 1 bit on the If, but If's TESTPLUSARGS 'debug_disable' generates 32 bits.
                                                                                                                                             : ... In instance ariane_testharness_dii
  125 |     if ($test$plusargs("debug_disable")) debug_enable = 'h0; else debug_enable = 'h1;
      |     ^~
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:208:43: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'dmi_del_cnt_q' generates 32 bits.
                                                                                                                                              : ... In instance ariane_testharness_dii
  208 |   assign dmi_del_cnt_d  = (dmi_del_cnt_q) ? dmi_del_cnt_q - 1 : 0;
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:209:43: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'dmi_del_cnt_q' generates 32 bits.
                                                                                                                                              : ... In instance ariane_testharness_dii
  209 |   assign debug_req_core = (dmi_del_cnt_q) ? 1'b0 :
      |                                           ^
%Warning-WIDTH: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:731:63: Operator FUNCREF 'cap_fat_get_dec_bounds' expects 151 bits on the Function Argument, but Function Argument's VARREF 'boot_cap' generates 161 bits.
                                                                                                                                              : ... In instance ariane_testharness_dii
  731 |     boot_cap.meta_data                      = cva6_cheri_pkg::cap_fat_get_dec_bounds(boot_cap);
      |                                                               ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:41:42: Signal is not used: 'dii_insn_i'
                                                                                                                                              : ... In instance ariane_testharness_dii
   41 |     input logic [31:0]                   dii_insn_i,
      |                                          ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:42:42: Signal is not driven: 'dii_ready_o'
                                                                                                                                                : ... In instance ariane_testharness_dii
   42 |     output logic                         dii_ready_o,
      |                                          ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:43:42: Signal is not used: 'dii_valid_i'
                                                                                                                                              : ... In instance ariane_testharness_dii
   43 |     input logic                          dii_valid_i,
      |                                          ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:54:16: Signal is not used: 'debug_req_core'
                                                                                                                                              : ... In instance ariane_testharness_dii
   54 |   logic        debug_req_core;
      |                ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:56:16: Bits of signal are not used: 'jtag_enable'[31:1]
                                                                                                                                              : ... In instance ariane_testharness_dii
   56 |   int          jtag_enable;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:73:16: Signal is not driven, nor used: 'jtag_req_bits_addr'
                                                                                                                                              : ... In instance ariane_testharness_dii
   73 |   logic [6:0]  jtag_req_bits_addr;
      |                ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:74:16: Signal is not driven, nor used: 'jtag_req_bits_op'
                                                                                                                                              : ... In instance ariane_testharness_dii
   74 |   logic [1:0]  jtag_req_bits_op;
      |                ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:75:16: Signal is not driven, nor used: 'jtag_req_bits_data'
                                                                                                                                              : ... In instance ariane_testharness_dii
   75 |   logic [31:0] jtag_req_bits_data;
      |                ^~~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:89:16: Signal is not driven: 'dii_insn'
                                                                                                                                                : ... In instance ariane_testharness_dii
   89 |   logic [31:0] dii_insn;
      |                ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:90:9: Signal is not used: 'dii_ready'
                                                                                                                                             : ... In instance ariane_testharness_dii
   90 |   logic dii_ready;
      |         ^~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:91:9: Signal is not driven: 'dii_valid'
                                                                                                                                               : ... In instance ariane_testharness_dii
   91 |   logic dii_valid;
      |         ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:384:33: Signal is not driven, nor used: 'user'
                                                                                                                                               : ... In instance ariane_testharness_dii
  384 |   logic                         user;
      |                                 ^~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:409:33: Bits of signal are not driven: 'aw_chan_i'[0]
                                                                                                                                                 : ... In instance ariane_testharness_dii
  409 |   ariane_axi_soc::aw_chan_slv_t aw_chan_i;
      |                                 ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:411:33: Bits of signal are not used: 'b_chan_o'[0]
                                                                                                                                               : ... In instance ariane_testharness_dii
  411 |   ariane_axi_soc::b_chan_slv_t  b_chan_o;
      |                                 ^~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:412:33: Bits of signal are not driven: 'ar_chan_i'[0]
                                                                                                                                                 : ... In instance ariane_testharness_dii
  412 |   ariane_axi_soc::ar_chan_slv_t ar_chan_i;
      |                                 ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:413:33: Bits of signal are not used: 'r_chan_o'[0]
                                                                                                                                               : ... In instance ariane_testharness_dii
  413 |   ariane_axi_soc::r_chan_slv_t  r_chan_o;
      |                                 ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:414:33: Bits of signal are not used: 'aw_chan_o'[0]
                                                                                                                                               : ... In instance ariane_testharness_dii
  414 |   ariane_axi_soc::aw_chan_slv_t aw_chan_o;
      |                                 ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:415:33: Bits of signal are not used: 'w_chan_o'[0]
                                                                                                                                               : ... In instance ariane_testharness_dii
  415 |   ariane_axi_soc::w_chan_t      w_chan_o;
      |                                 ^~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:416:33: Bits of signal are not driven: 'b_chan_i'[0]
                                                                                                                                                 : ... In instance ariane_testharness_dii
  416 |   ariane_axi_soc::b_chan_slv_t  b_chan_i;
      |                                 ^~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:418:33: Bits of signal are not driven: 'r_chan_i'[0]
                                                                                                                                                 : ... In instance ariane_testharness_dii
  418 |   ariane_axi_soc::r_chan_slv_t  r_chan_i;
      |                                 ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:254:16: Parameter is not used: 'OpcodeCustom0'
                                                                                                            : ... In instance ariane_testharness_dii
  254 |     localparam OpcodeCustom0   = 7'b00_010_11;
      |                ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:262:16: Parameter is not used: 'OpcodeCustom1'
                                                                                                            : ... In instance ariane_testharness_dii
  262 |     localparam OpcodeCustom1   = 7'b01_010_11;
      |                ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:273:16: Parameter is not used: 'OpcodeRsrvd1'
                                                                                                            : ... In instance ariane_testharness_dii
  273 |     localparam OpcodeRsrvd1    = 7'b10_101_11;
      |                ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:274:16: Parameter is not used: 'OpcodeCustom2'
                                                                                                            : ... In instance ariane_testharness_dii
  274 |     localparam OpcodeCustom2   = 7'b10_110_11;
      |                ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:278:16: Parameter is not used: 'OpcodeRsrvd2'
                                                                                                            : ... In instance ariane_testharness_dii
  278 |     localparam OpcodeRsrvd2    = 7'b11_010_11;
      |                ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:281:16: Parameter is not used: 'OpcodeRsrvd3'
                                                                                                            : ... In instance ariane_testharness_dii
  281 |     localparam OpcodeRsrvd3    = 7'b11_101_11;
      |                ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:282:16: Parameter is not used: 'OpcodeCustom3'
                                                                                                            : ... In instance ariane_testharness_dii
  282 |     localparam OpcodeCustom3   = 7'b11_110_11;
      |                ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:292:16: Parameter is not used: 'OpcodeC0Rsrvd'
                                                                                                            : ... In instance ariane_testharness_dii
  292 |     localparam OpcodeC0Rsrvd        = 3'b100;
      |                ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:439:33: Parameter is not used: 'MIP_SGEIP'
                                                                                                            : ... In instance ariane_testharness_dii
  439 |     localparam logic [XLEN-1:0] MIP_SGEIP = 1 << IRQ_HS_EXT;
      |                                 ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:456:33: Parameter is not used: 'WRITE_32_PSEUDOINSTRUCTION'
                                                                                                            : ... In instance ariane_testharness_dii
  456 |     localparam logic [XLEN-1:0] WRITE_32_PSEUDOINSTRUCTION = 32'h00002020;
      |                                 ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:458:33: Parameter is not used: 'WRITE_64_PSEUDOINSTRUCTION'
                                                                                                            : ... In instance ariane_testharness_dii
  458 |     localparam logic [XLEN-1:0] WRITE_64_PSEUDOINSTRUCTION = 64'h00003020;
      |                                 ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:654:29: Parameter is not used: 'HSTATUS_VGEIN'
                                                                                                            : ... In instance ariane_testharness_dii
  654 |     localparam logic [63:0] HSTATUS_VGEIN= 'h0003F000;
      |                             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:658:29: Parameter is not used: 'HSTATUS_VSXL'
                                                                                                            : ... In instance ariane_testharness_dii
  658 |     localparam logic [63:0] HSTATUS_VSXL = 64'h0000000300000000;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:660:29: Parameter is not used: 'MSTATUS_UIE'
                                                                                                            : ... In instance ariane_testharness_dii
  660 |     localparam logic [63:0] MSTATUS_UIE  = 'h00000001;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:661:29: Parameter is not used: 'MSTATUS_SIE'
                                                                                                            : ... In instance ariane_testharness_dii
  661 |     localparam logic [63:0] MSTATUS_SIE  = 'h00000002;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:662:29: Parameter is not used: 'MSTATUS_HIE'
                                                                                                            : ... In instance ariane_testharness_dii
  662 |     localparam logic [63:0] MSTATUS_HIE  = 'h00000004;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:663:29: Parameter is not used: 'MSTATUS_MIE'
                                                                                                            : ... In instance ariane_testharness_dii
  663 |     localparam logic [63:0] MSTATUS_MIE  = 'h00000008;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:664:29: Parameter is not used: 'MSTATUS_UPIE'
                                                                                                            : ... In instance ariane_testharness_dii
  664 |     localparam logic [63:0] MSTATUS_UPIE = 'h00000010;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:665:29: Parameter is not used: 'MSTATUS_SPIE'
                                                                                                            : ... In instance ariane_testharness_dii
  665 |     localparam logic [63:0] MSTATUS_SPIE = 'h00000020;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:666:29: Parameter is not used: 'MSTATUS_HPIE'
                                                                                                            : ... In instance ariane_testharness_dii
  666 |     localparam logic [63:0] MSTATUS_HPIE = 'h00000040;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:667:29: Parameter is not used: 'MSTATUS_MPIE'
                                                                                                            : ... In instance ariane_testharness_dii
  667 |     localparam logic [63:0] MSTATUS_MPIE = 'h00000080;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:668:29: Parameter is not used: 'MSTATUS_SPP'
                                                                                                            : ... In instance ariane_testharness_dii
  668 |     localparam logic [63:0] MSTATUS_SPP  = 'h00000100;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:669:29: Parameter is not used: 'MSTATUS_HPP'
                                                                                                            : ... In instance ariane_testharness_dii
  669 |     localparam logic [63:0] MSTATUS_HPP  = 'h00000600;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:670:29: Parameter is not used: 'MSTATUS_MPP'
                                                                                                            : ... In instance ariane_testharness_dii
  670 |     localparam logic [63:0] MSTATUS_MPP  = 'h00001800;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:671:29: Parameter is not used: 'MSTATUS_FS'
                                                                                                            : ... In instance ariane_testharness_dii
  671 |     localparam logic [63:0] MSTATUS_FS   = 'h00006000;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:672:29: Parameter is not used: 'MSTATUS_XS'
                                                                                                            : ... In instance ariane_testharness_dii
  672 |     localparam logic [63:0] MSTATUS_XS   = 'h00018000;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:673:29: Parameter is not used: 'MSTATUS_MPRV'
                                                                                                            : ... In instance ariane_testharness_dii
  673 |     localparam logic [63:0] MSTATUS_MPRV = 'h00020000;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:674:29: Parameter is not used: 'MSTATUS_SUM'
                                                                                                            : ... In instance ariane_testharness_dii
  674 |     localparam logic [63:0] MSTATUS_SUM  = 'h00040000;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:675:29: Parameter is not used: 'MSTATUS_MXR'
                                                                                                            : ... In instance ariane_testharness_dii
  675 |     localparam logic [63:0] MSTATUS_MXR  = 'h00080000;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:676:29: Parameter is not used: 'MSTATUS_TVM'
                                                                                                            : ... In instance ariane_testharness_dii
  676 |     localparam logic [63:0] MSTATUS_TVM  = 'h00100000;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:677:29: Parameter is not used: 'MSTATUS_TW'
                                                                                                            : ... In instance ariane_testharness_dii
  677 |     localparam logic [63:0] MSTATUS_TW   = 'h00200000;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:678:29: Parameter is not used: 'MSTATUS_TSR'
                                                                                                            : ... In instance ariane_testharness_dii
  678 |     localparam logic [63:0] MSTATUS_TSR  = 'h00400000;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:679:29: Parameter is not used: 'MSTATUS_UXL'
                                                                                                            : ... In instance ariane_testharness_dii
  679 |     localparam logic [63:0] MSTATUS_UXL  = {30'h0000000, IS_XLEN64, IS_XLEN64, 32'h00000000};
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:680:29: Parameter is not used: 'MSTATUS_SXL'
                                                                                                            : ... In instance ariane_testharness_dii
  680 |     localparam logic [63:0] MSTATUS_SXL  = {28'h0000000, IS_XLEN64, IS_XLEN64, 34'h00000000};
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:681:29: Parameter is not used: 'MSTATUS_SD'
                                                                                                            : ... In instance ariane_testharness_dii
  681 |     localparam logic [63:0] MSTATUS_SD   = {IS_XLEN64, 31'h00000000, ~IS_XLEN64, 31'h00000000};
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:684:29: Parameter is not used: 'MENVCFG_CBIE'
                                                                                                            : ... In instance ariane_testharness_dii
  684 |     localparam logic [63:0] MENVCFG_CBIE  = 'h00000030;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:685:29: Parameter is not used: 'MENVCFG_CBFE'
                                                                                                            : ... In instance ariane_testharness_dii
  685 |     localparam logic [63:0] MENVCFG_CBFE  = 'h00000040;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:686:29: Parameter is not used: 'MENVCFG_CBZE'
                                                                                                            : ... In instance ariane_testharness_dii
  686 |     localparam logic [63:0] MENVCFG_CBZE  = 'h00000080;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:687:29: Parameter is not used: 'MENVCFG_PBMTE'
                                                                                                            : ... In instance ariane_testharness_dii
  687 |     localparam logic [63:0] MENVCFG_PBMTE = 64'h4000000000000000;
      |                             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:688:29: Parameter is not used: 'MENVCFG_STCE'
                                                                                                            : ... In instance ariane_testharness_dii
  688 |     localparam logic [63:0] MENVCFG_STCE  = 64'h8000000000000000;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:773:70: Bits of signal are not used: 'imm'[0]
                                                                                                            : ... In instance ariane_testharness_dii
  773 |     function automatic logic [31:0] jal (logic[4:0] rd, logic [20:0] imm);
      |                                                                      ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/riscv_pkg.sv:803:72: Bits of signal are not used: 'imm'[0]
                                                                                                            : ... In instance ariane_testharness_dii
  803 |     function automatic logic [31:0] auipc (logic[4:0] rd, logic [20:0] imm);
      |                                                                        ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv:97:26: Parameter is not used: 'CauseTrigger'
                                                                                                                   : ... In instance ariane_testharness_dii
   97 |   localparam logic [2:0] CauseTrigger    = 3'h2;
      |                          ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv:328:53: Bits of signal are not used: 'imm'[0]
                                                                                                                    : ... In instance ariane_testharness_dii
  328 |                                        logic [20:0] imm);
      |                                                     ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv:370:55: Bits of signal are not used: 'imm'[0]
                                                                                                                    : ... In instance ariane_testharness_dii
  370 |                                          logic [20:0] imm);
      |                                                       ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:52:26: Parameter is not used: 'SRAMLength'
                                                                                                                : ... In instance ariane_testharness_dii
   52 |   localparam logic[63:0] SRAMLength     = 64'h1800000;   
      |                          ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/ariane_soc_pkg.sv:54:18: Parameter is not used: 'GenProtocolChecker'
                                                                                                                : ... In instance ariane_testharness_dii
   54 |   localparam bit GenProtocolChecker = 1'b0;
      |                  ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:199:29: Parameter is not used: 'RV64D'
                                                                                                            : ... In instance ariane_testharness_dii
  199 |   localparam fpu_features_t RV64D = '{
      |                             ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:207:29: Parameter is not used: 'RV32D'
                                                                                                            : ... In instance ariane_testharness_dii
  207 |   localparam fpu_features_t RV32D = '{
      |                             ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:215:29: Parameter is not used: 'RV32F'
                                                                                                            : ... In instance ariane_testharness_dii
  215 |   localparam fpu_features_t RV32F = '{
      |                             ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:231:29: Parameter is not used: 'RV32F_Xsflt'
                                                                                                            : ... In instance ariane_testharness_dii
  231 |   localparam fpu_features_t RV32F_Xsflt = '{
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:239:29: Parameter is not used: 'RV32F_Xf16alt_Xfvec'
                                                                                                            : ... In instance ariane_testharness_dii
  239 |   localparam fpu_features_t RV32F_Xf16alt_Xfvec = '{
      |                             ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpnew_pkg.sv:264:35: Parameter is not used: 'DEFAULT_SNITCH'
                                                                                                            : ... In instance ariane_testharness_dii
  264 |   localparam fpu_implementation_t DEFAULT_SNITCH = '{
      |                                   ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:176:37: Signal is not used: 'clr_commit_id'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  176 |   logic [NR_COMMIT_PORTS-1:0]       clr_commit_id;
      |                                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:177:37: Signal is not used: 'mask_commit_id'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  177 |   logic [NR_COMMIT_PORTS-1:0][7:0]  mask_commit_id;
      |                                     ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:178:37: Signal is not used: 'quarter_commit_id'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  178 |   logic [NR_COMMIT_PORTS-1:0][1:0]  quarter_commit_id;
      |                                     ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:182:29: Signal is not used: 'fflags_csr_commit'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  182 |   logic [4:0]               fflags_csr_commit;
      |                             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:243:29: Signal is not used: 'flush_ctrl_bp'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  243 |   logic                     flush_ctrl_bp;
      |                             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:261:29: Bits of signal are not used: 'icache_dreq_if_cache'[324:323,257:0]
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  261 |   icache_dreq_i_t           icache_dreq_if_cache;
      |                             ^~~~~~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:264:29: Signal is not driven: 'icache_dreq_if_cache_empty'
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane
  264 |   icache_dreq_i_t           icache_dreq_if_cache_empty;
      |                             ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:265:29: Signal is not used: 'icache_dreq_cache_if_empty'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane
  265 |   icache_dreq_o_t           icache_dreq_cache_if_empty;
      |                             ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/bootrom/bootrom.sv:20:25: Bits of signal are not used: 'addr_i'[63:11,2:0]
                                                                                                               : ... In instance ariane_testharness_dii.i_bootrom
   20 |    input  logic [63:0]  addr_i,
      |                         ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:27:33: Signal is not used: 'testmode_i'
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
   27 |     input  logic                testmode_i,
      |                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:42:32: Bits of signal are not used: 'address'[63:16]
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
   42 |     logic [AXI_ADDR_WIDTH-1:0] address;
      |                                ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/clint/clint.sv:45:32: Bits of signal are not used: 'be'[7:4]
                                                                                                           : ... In instance ariane_testharness_dii.i_clint
   45 |     logic [7:0]                be;
      |                                ^~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv:31:29: Parameter is not used: 'AXI_STRB_WIDTH'
                                                                                                                                                : ... In instance ariane_testharness_dii.i_axi_riscv_atomics
   31 |     localparam int unsigned AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8
      |                             ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:24:28: Parameter is not used: 'AXI_USER_WIDTH'
                                                                                                                      : ... In instance ariane_testharness_dii.i_axi2mem
   24 |     parameter int unsigned AXI_USER_WIDTH    = 10
      |                            ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:61:103: Bits of signal are not used: 'unaligned_address'[3:0]
                                                                                                                       : ... In instance ariane_testharness_dii.i_axi2mem
   61 |     function automatic logic [AXI_ADDR_WIDTH-1:0] get_wrap_bounadry (input logic [AXI_ADDR_WIDTH-1:0] unaligned_address, input logic [7:0] len);
      |                                                                                                       ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dmi_jtag.sv:58:18: Bits of signal are not used: 'dmi_resp'[1:0]
                                                                                                                      : ... In instance ariane_testharness_dii.i_dmi_jtag
   58 |   dm::dmi_resp_t dmi_resp;
      |                  ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:19:19: Parameter is not used: 'InclEthernet'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   19 |     parameter bit InclEthernet = 0,
      |                   ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:20:19: Parameter is not used: 'InclGPIO'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   20 |     parameter bit InclGPIO     = 0,
      |                   ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:32:24: Signal is not used: 'rx_i'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   32 |     input  logic       rx_i            ,
      |                        ^~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:33:24: Signal is not driven: 'tx_o'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   33 |     output logic       tx_o            ,
      |                        ^~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:35:24: Signal is not used: 'eth_txck'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   35 |     input  wire        eth_txck        ,
      |                        ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:36:24: Signal is not used: 'eth_rxck'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   36 |     input  wire        eth_rxck        ,
      |                        ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:37:24: Signal is not used: 'eth_rxctl'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   37 |     input  wire        eth_rxctl       ,
      |                        ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:38:24: Signal is not used: 'eth_rxd'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   38 |     input  wire [3:0]  eth_rxd         ,
      |                        ^~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:39:24: Signal is not driven: 'eth_rst_n'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   39 |     output wire        eth_rst_n       ,
      |                        ^~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:40:24: Signal is not driven: 'eth_tx_en'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   40 |     output wire        eth_tx_en       ,
      |                        ^~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:41:24: Signal is not driven: 'eth_txd'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   41 |     output wire [3:0]  eth_txd         ,
      |                        ^~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:43:24: Signal is not driven: 'eth_mdc'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   43 |     output logic       eth_mdc         ,
      |                        ^~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:46:24: Signal is not driven: 'mdc'
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals
   46 |     output             mdc             ,
      |                        ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/ariane_peripherals.sv:50:24: Signal is not used: 'spi_miso'
                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane_peripherals
   50 |     input  logic       spi_miso        ,
      |                        ^~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/rvfi_tracer.sv:77:10: Signal is not driven: 'name'
                                                                                                                : ... In instance ariane_testharness_dii.rvfi_tracer_i
   77 |   string name[0:10];
      |          ^~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/rvfi_tracer.sv:78:15: Signal is not driven: 'debug'
                                                                                                                : ... In instance ariane_testharness_dii.rvfi_tracer_i
   78 |   logic[63:0] debug[0:10], debug_previous[0:10];
      |               ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:17:28: Parameter is not used: 'BAUD_RATE'
                                                                                                              : ... In instance ariane_testharness_dii.rvfi_tracer_i
   17 |     parameter int unsigned BAUD_RATE = 115200,
      |                            ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:18:28: Parameter is not used: 'PARITY_EN'
                                                                                                              : ... In instance ariane_testharness_dii.rvfi_tracer_i
   18 |     parameter int unsigned PARITY_EN = 0
      |                            ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:20:18: Signal is not used: 'rx'
                                                                                                              : ... In instance ariane_testharness_dii.rvfi_tracer_i
   20 |     input  logic rx,
      |                  ^~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:21:18: Signal is not driven: 'tx'
                                                                                                                : ... In instance ariane_testharness_dii.rvfi_tracer_i
   21 |     output logic tx,
      |                  ^~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/uart.sv:22:18: Signal is not used: 'rx_en'
                                                                                                              : ... In instance ariane_testharness_dii.rvfi_tracer_i
   22 |     input  logic rx_en
      |                  ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:44:7: Bits of signal are not used: '__debug_req_bits_addr'[31:7]
                                                                                                               : ... In instance ariane_testharness_dii.genblk1.i_SimDTM
   44 |   int __debug_req_bits_addr;
      |       ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:45:7: Bits of signal are not used: '__debug_req_bits_op'[31:2]
                                                                                                               : ... In instance ariane_testharness_dii.genblk1.i_SimDTM
   45 |   int __debug_req_bits_op;
      |       ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:41:17: Bits of signal are not used: 'random_bits'[31:1]
                                                                                                                 : ... In instance ariane_testharness_dii.i_SimJTAG
   41 |    wire [31:0]  random_bits = $random;
      |                 ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:24:15: Parameter is not used: 'C_IUNC'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   24 |    localparam C_IUNC                = 2;  
      |               ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:31:15: Parameter is not used: 'C_BIAS_FP64'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   31 |    localparam C_BIAS_FP64           = 1023;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:39:15: Parameter is not used: 'C_PZERO_FP64'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   39 |    localparam C_PZERO_FP64          = 64'h0000_0000_0000_0000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:40:15: Parameter is not used: 'C_MZERO_FP64'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   40 |    localparam C_MZERO_FP64          = 64'h8000_0000_0000_0000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:41:15: Parameter is not used: 'C_QNAN_FP64'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   41 |    localparam C_QNAN_FP64           = 64'h7FF8_0000_0000_0000;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:47:15: Parameter is not used: 'C_BIAS_FP32'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   47 |    localparam C_BIAS_FP32           = 127;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:50:15: Parameter is not used: 'C_EXP_ZERO_FP32'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   50 |    localparam C_EXP_ZERO_FP32       = 8'h00;
      |               ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:53:15: Parameter is not used: 'C_PZERO_FP32'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   53 |    localparam C_PZERO_FP32          = 32'h0000_0000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:54:15: Parameter is not used: 'C_MZERO_FP32'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   54 |    localparam C_MZERO_FP32          = 32'h8000_0000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:55:15: Parameter is not used: 'C_QNAN_FP32'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   55 |    localparam C_QNAN_FP32           = 32'h7FC0_0000;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:61:15: Parameter is not used: 'C_BIAS_FP16'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   61 |    localparam C_BIAS_FP16           = 15;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:64:15: Parameter is not used: 'C_EXP_ZERO_FP16'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   64 |    localparam C_EXP_ZERO_FP16       = 5'h00;
      |               ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:67:15: Parameter is not used: 'C_PZERO_FP16'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   67 |    localparam C_PZERO_FP16          = 16'h0000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:68:15: Parameter is not used: 'C_MZERO_FP16'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   68 |    localparam C_MZERO_FP16          = 16'h8000;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:69:15: Parameter is not used: 'C_QNAN_FP16'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   69 |    localparam C_QNAN_FP16           = 16'h7E00;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:75:15: Parameter is not used: 'C_BIAS_FP16ALT'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   75 |    localparam C_BIAS_FP16ALT         = 127;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:78:15: Parameter is not used: 'C_EXP_ZERO_FP16ALT'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   78 |    localparam C_EXP_ZERO_FP16ALT     = 8'h00;
      |               ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv:81:15: Parameter is not used: 'C_QNAN_FP16ALT'
                                                                                                                                        : ... In instance ariane_testharness_dii.i_SimJTAG
   81 |    localparam C_QNAN_FP16ALT         = 16'h7FC0;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:19:53: Signal is not used: 'clk_i'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
   19 |     input  logic                                    clk_i,
      |                                                     ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:20:53: Signal is not used: 'rst_ni'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
   20 |     input  logic                                    rst_ni,
      |                                                     ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:38:53: Bits of signal are not used: 'amo_resp_i'[0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
   38 |     input  amo_resp_t                               amo_resp_i,          
      |                                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/controller.sv:28:29: Signal is not used: 'flush_dcache_ack_i'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.controller_i
   28 |     input  logic            flush_dcache_ack_i,      
      |                             ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/controller.sv:38:29: Bits of signal are not used: 'resolved_branch_i'[283:5,3:0]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.controller_i
   38 |     input  bp_resolve_t     resolved_branch_i,       
      |                             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:120:29: Signal is not used: 'cap_offset'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  120 |     cva6_cheri_pkg::addrw_t cap_offset;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:146:25: Signal is not driven, nor used: 'acess_priv_lvl'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  146 |     riscv::priv_lvl_t   acess_priv_lvl;
      |                         ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:293:15: Signal is not driven, nor used: 'pcc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  293 |     cap_pcc_t pcc_d, pcc_q;
      |               ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:293:22: Signal is not driven, nor used: 'pcc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  293 |     cap_pcc_t pcc_d, pcc_q;
      |                      ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:300:15: Signal is not driven, nor used: 'uepcc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  300 |     cap_reg_t uepcc_q, uepcc_d;
      |               ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:300:24: Signal is not driven, nor used: 'uepcc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  300 |     cap_reg_t uepcc_q, uepcc_d;
      |                        ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:303:15: Signal is not driven, nor used: 'vstcc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  303 |     cap_reg_t vstcc_q, vstcc_d;
      |               ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:303:24: Signal is not driven, nor used: 'vstcc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  303 |     cap_reg_t vstcc_q, vstcc_d;
      |                        ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:304:15: Signal is not driven, nor used: 'vstdc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  304 |     cap_reg_t vstdc_q, vstdc_d;
      |               ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:304:24: Signal is not driven, nor used: 'vstdc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  304 |     cap_reg_t vstdc_q, vstdc_d;
      |                        ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:305:15: Signal is not driven, nor used: 'vsscratchc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  305 |     cap_reg_t vsscratchc_q, vsscratchc_d;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:305:29: Signal is not driven, nor used: 'vsscratchc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  305 |     cap_reg_t vsscratchc_q, vsscratchc_d;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:306:15: Signal is not driven, nor used: 'vsepcc_q'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  306 |     cap_reg_t vsepcc_q, vsepcc_d;
      |               ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:306:25: Signal is not driven, nor used: 'vsepcc_d'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.csr_regfile_i
  306 |     cap_reg_t vsepcc_q, vsepcc_d;
      |                         ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ex_stage.sv:28:52: Bits of signal are not used: 'rs2_forwarding_i'[138:16]
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i
   28 |     input  cva6_cheri_pkg::cap_reg_t               rs2_forwarding_i,
      |                                                    ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:31:54: Signal is not used: 'is_ctrl_flow_i'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i
   31 |     input  logic                                     is_ctrl_flow_i,
      |                                                      ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:43:54: Signal is not used: 'resolve_branch_i'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i
   43 |     input  logic                                     resolve_branch_i,
      |                                                      ^~~~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:72:54: Signal is not driven: 'clr_i'
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i
   72 |     output  logic [NR_COMMIT_PORTS-1:0]              clr_i,       
      |                                                      ^~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:73:54: Signal is not driven: 'mask_i'
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i
   73 |     output  logic [NR_COMMIT_PORTS-1:0][7:0]         mask_i,      
      |                                                      ^~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_stage.sv:74:54: Signal is not driven: 'quarter_i'
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i
   74 |     output  logic [NR_COMMIT_PORTS-1:0][1:0]         quarter_i,   
      |                                                      ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/perf_counters.sv:40:51: Bits of signal are not used: 'ex_i'[257:1]
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_perf_counters
   40 |   input  exception_t                              ex_i,
      |                                                   ^~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/perf_counters.sv:42:51: Bits of signal are not used: 'resolved_branch_i'[282:5,3:0]
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_perf_counters
   42 |   input  bp_resolve_t                             resolved_branch_i
      |                                                   ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:34:30: Bits of signal are not used: 'pc_commit_i'[138:134,69:0]
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_frontend
   34 |   input  cap_reg_t           pc_commit_i,         
      |                              ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/frontend.sv:398:29: Signal is not used: 'icache_data'
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_frontend
  398 |     logic [FETCH_WIDTH-1:0] icache_data;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:29:28: Parameter is not used: 'APB_NUM_SLAVES'
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
   29 |     parameter int unsigned APB_NUM_SLAVES     = 8,
      |                            ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:105:44: Signal is not used: 'PSLVERR'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  105 |     input  logic                           PSLVERR
      |                                            ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:115:36: Signal is not used: 'AWBURST'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  115 |     logic [ 1:0]                   AWBURST;
      |                                    ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:116:36: Signal is not used: 'AWLOCK'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  116 |     logic                          AWLOCK;
      |                                    ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:117:36: Signal is not used: 'AWCACHE'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  117 |     logic [ 3:0]                   AWCACHE;
      |                                    ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:118:36: Signal is not used: 'AWPROT'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  118 |     logic [ 2:0]                   AWPROT;
      |                                    ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:119:36: Signal is not used: 'AWREGION'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  119 |     logic [ 3:0]                   AWREGION;
      |                                    ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:121:36: Signal is not used: 'AWQOS'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  121 |     logic [ 3:0]                   AWQOS;
      |                                    ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:129:36: Signal is not used: 'WLAST'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  129 |     logic                          WLAST;   
      |                                    ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:130:36: Signal is not used: 'WUSER'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  130 |     logic [AXI4_USER_WIDTH-1:0]    WUSER;   
      |                                    ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:148:36: Signal is not used: 'ARBURST'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  148 |     logic [ 1:0]                   ARBURST;
      |                                    ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:149:36: Signal is not used: 'ARLOCK'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  149 |     logic                          ARLOCK;
      |                                    ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:150:36: Signal is not used: 'ARCACHE'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  150 |     logic [ 3:0]                   ARCACHE;
      |                                    ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:151:36: Signal is not used: 'ARPROT'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  151 |     logic [ 2:0]                   ARPROT;
      |                                    ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:152:36: Signal is not used: 'ARREGION'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  152 |     logic [ 3:0]                   ARREGION;
      |                                    ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv:154:36: Signal is not used: 'ARQOS'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic
  154 |     logic [ 3:0]                   ARQOS;
      |                                    ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/axi_intf.sv:61:15: Signal is not used: 'b_user'
                                                                                                          : ... In instance ariane_testharness_dii.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
   61 |   user_t      b_user;
      |               ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/axi_intf.sv:83:15: Signal is not used: 'r_user'
                                                                                                          : ... In instance ariane_testharness_dii.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
   83 |   user_t      r_user;
      |               ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_csrs.sv:197:30: Bits of signal are not used: 'havereset_d_aligned'[1]
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_top.i_dm_csrs
  197 |   logic [NrHartsAligned-1:0] havereset_d_aligned, havereset_q_aligned,
      |                              ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_csrs.sv:216:20: Bits of signal are not used: 'a_abstractcs'[31:11,7:0]
                                                                                                                      : ... In instance ariane_testharness_dii.i_dm_top.i_dm_csrs
  216 |   dm::abstractcs_t a_abstractcs;
      |                    ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv:29:44: Bits of signal are not used: 'hartsel_i'[19:1]
                                                                                                                    : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem
   29 |   input  logic [19:0]                      hartsel_i,
      |                                            ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv:95:16: Signal is not used: 'word_enable32_q'
                                                                                                                    : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem
   95 |   logic        word_enable32_q;
      |                ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv:105:30: Bits of signal are not used: 'halted_d_aligned'[1]
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem
  105 |                              halted_d_aligned, halted_q_aligned,
      |                              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv:107:30: Bits of signal are not used: 'resuming_d_aligned'[1]
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem
  107 |                              resuming_d_aligned, resuming_q_aligned;
      |                              ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_mem.sv:121:19: Bits of signal are not used: 'ac_ar'[23]
                                                                                                                     : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem
  121 |   dm::ac_ar_cmd_t ac_ar;
      |                   ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/src/dm_sba.sv:24:34: Signal is not used: 'dmactive_i'
                                                                                                                    : ... In instance ariane_testharness_dii.i_dm_top.i_dm_sba
   24 |   input  logic                   dmactive_i,   
      |                                  ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/register_interface/src/apb_to_reg.sv:14:25: Signal is not used: 'clk_i'
                                                                                                                                 : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_apb_to_reg
   14 |   input  logic          clk_i,
      |                         ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/register_interface/src/apb_to_reg.sv:15:25: Signal is not used: 'rst_ni'
                                                                                                                                 : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_apb_to_reg
   15 |   input  logic          rst_ni,
      |                         ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_delay.sv:19:22: Signal is not used: 'clk_i'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_axi_delayer.i_stream_delay_r
   19 |     input  logic     clk_i,
      |                      ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/stream_delay.sv:20:22: Signal is not used: 'rst_ni'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_axi_delayer.i_stream_delay_r
   20 |     input  logic     rst_ni,
      |                      ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:22:27: Bits of signal are not used: 'pwdata_i'[31:8]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   22 |     input  logic [31:0]   pwdata_i,
      |                           ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:27:16: Parameter is not used: 'RBR'
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   27 |     localparam RBR = 0;
      |                ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:37:16: Parameter is not used: 'DLL'
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   37 |     localparam DLL = 0;
      |                ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/mock_uart.sv:38:16: Parameter is not used: 'DLM'
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   38 |     localparam DLM = 1;
      |                ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/register_interface/src/reg_intf.sv:28:15: Signal is not used: 'clk_i'
                                                                                                                              : ... In instance ariane_testharness_dii.i_ariane_peripherals.genblk1.i_mock_uart
   28 |   input logic clk_i
      |               ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:22:38: Signal is not used: 'clk_i'
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
   22 |     input  logic                     clk_i,           
      |                                      ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:23:38: Signal is not used: 'rst_ni'
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
   23 |     input  logic                     rst_ni,          
      |                                      ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:24:38: Bits of signal are not used: 'fu_data_i'[357:353,66:0]
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
   24 |     input  fu_data_t                 fu_data_i,
      |                                      ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:32:29: Bits of signal are not used: 'adder_result_ext_o'[65,0]
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
   32 |     logic [riscv::XLEN+1:0] adder_result_ext_o;
      |                             ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:98:19: Bits of signal are not used: 'shift_amt'[63:6]
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
   98 |     riscv::xlen_t shift_amt;            
      |                   ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/alu.sv:106:18: Bits of signal are not used: 'shift_right_result32'[32]
                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.alu_i
  106 |     logic [32:0] shift_right_result32;
      |                  ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:16:39: Signal is not used: 'clk_i'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   16 |     input  logic                      clk_i,
      |                                       ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:17:39: Signal is not used: 'rst_ni'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   17 |     input  logic                      rst_ni,
      |                                       ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:18:39: Signal is not used: 'debug_mode_i'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   18 |     input  logic                      debug_mode_i,
      |                                       ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:19:39: Bits of signal are not used: 'fu_data_i'[357:353,205:67,2:0]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   19 |     input  ariane_pkg::fu_data_t      fu_data_i,
      |                                       ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:22:39: Signal is not used: 'fu_valid_i'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   22 |     input  logic                      fu_valid_i,              
      |                                       ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:38:13: Signal is not used: 'operand_a_base'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   38 |     addrw_t operand_a_base;
      |             ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:39:14: Signal is not used: 'operand_a_top'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   39 |     addrwe_t operand_a_top;
      |              ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:40:14: Signal is not used: 'operand_a_length'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   40 |     addrwe_t operand_a_length;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:41:13: Signal is not used: 'operand_a_offset'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   41 |     addrw_t operand_a_offset;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:42:13: Signal is not driven, nor used: 'operand_a_address'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   42 |     addrw_t operand_a_address;
      |             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:43:11: Signal is not used: 'operand_a_is_sealed'
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   43 |     logic operand_a_is_sealed;
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:47:32: Bits of signal are not used: 'jump_base_op'[144,79:0]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
   47 |     cva6_cheri_pkg::cap_full_t jump_base_op;
      |                                ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/branch_unit.sv:119:46: Signal is not driven: 'cheri_tval'
                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.branch_unit_i
  119 |         automatic cva6_cheri_pkg::cap_tval_t cheri_tval;
      |                                              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:18:38: Signal is not used: 'clk_i'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   18 |     input  logic                     clk_i,          
      |                                      ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:19:38: Signal is not used: 'rst_ni'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   19 |     input  logic                     rst_ni,         
      |                                      ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:21:38: Bits of signal are not used: 'fu_data_i'[357:353,2:0]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   21 |     input  fu_data_t                 fu_data_i,
      |                                      ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:22:38: Signal is not used: 'pc_i'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   22 |     input  cap_reg_t                 pc_i,           
      |                                      ^~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:34:11: Signal is not driven, nor used: 'op_set_perms'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   34 |     cap_t op_set_perms;
      |           ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:36:15: Signal is not used: 'length'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   36 |     addrw_t   length;
      |               ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:37:11: Signal is not driven, nor used: 'set_addr_in_bounds'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   37 |     logic set_addr_in_bounds;
      |           ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:42:14: Bits of signal are not used: 'operand_a_length'[64]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   42 |     addrwe_t operand_a_length;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:49:14: Bits of signal are not used: 'operand_b_length'[64]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   49 |     addrwe_t operand_b_length;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:50:13: Signal is not used: 'operand_b_offset'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   50 |     addrw_t operand_b_offset;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:52:11: Signal is not used: 'operand_b_is_sealed'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   52 |     logic operand_b_is_sealed;
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:73:38: Bits of signal are not used: 'tmp_set_bounds'[128]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
   73 |       automatic cap_set_bounds_ret_t tmp_set_bounds;
      |                                      ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:531:30: Bits of signal are not used: 'cheri_tval'[63:5]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  531 |         automatic cap_tval_t cheri_tval;
      |                              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_buffer.sv:22:38: Bits of signal are not used: 'fu_data_i'[357:345,66:0]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.csr_buffer_i
   22 |     input  fu_data_t                 fu_data_i,
      |                                      ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:78:19: Signal is not used: 'imm_bi_type'
                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.id_stage_i.decoder_i
   78 |     riscv::xlen_t imm_bi_type;
      |                   ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:27:36: Signal is not used: 'fpu_prec_i'
                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   27 |   input  logic [6:0]               fpu_prec_i,
      |                                    ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:31:36: Bits of signal are not driven: 'fpu_exception_o'[193:1]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i
   31 |   output exception_t               fpu_exception_o
      |                                    ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/instr_realign.sv:36:17: Bits of signal are not driven, nor used: 'instr_is_compressed'[3:2]
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_frontend.i_instr_realign
   36 |     logic [3:0] instr_is_compressed;
      |                 ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv:25:52: Bits of signal are not used: 'issue_instr_i'[653:515,341:330,326]
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands
   25 |     input  scoreboard_entry_t                      issue_instr_i,
      |                                                    ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/issue_read_operands.sv:412:50: Signal is not used: 'fp_wdata_pack'
                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands
  412 |     logic [NR_COMMIT_PORTS-1:0][riscv::XLEN-1:0] fp_wdata_pack;
      |                                                  ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:86:38: Signal is not used: 'dcache_wbuffer_empty_i'
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
   86 |     input  logic                     dcache_wbuffer_empty_i,
      |                                      ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:141:31: Signal is not used: 'translation_valid'
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  141 |     logic                     translation_valid;
      |                               ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:163:31: Signal is not used: 'cheri_exception'
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  163 |     exception_t               cheri_exception;
      |                               ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:173:14: Signal is not used: 'check_cap_length'
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  173 |     addrwe_t check_cap_length;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_store_unit.sv:174:13: Signal is not used: 'check_cap_offset'
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i
  174 |     addrw_t check_cap_offset;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/mult.sv:7:38: Bits of signal are not used: 'fu_data_i'[357:353,66:3]
                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult
    7 |     input  fu_data_t                 fu_data_i,
      |                                      ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/scoreboard.sv:59:65: Bits of signal are not used: 'resolved_branch_i'[283:144,4:0]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard
   59 |   input ariane_pkg::bp_resolve_t                                resolved_branch_i,
      |                                                                 ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/btb.sv:38:16: Parameter is not used: 'ANTIALIAS_BITS'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.i_frontend.i_btb
   38 |     localparam ANTIALIAS_BITS = 8;
      |                ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/instr_queue.sv:115:49: Bits of signal are not used: 'popcount'[1]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.i_frontend.i_instr_queue
  115 |   logic [$clog2(ariane_pkg::INSTR_PER_FETCH):0] popcount;
      |                                                 ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/frontend/instr_queue.sv:118:45: Bits of signal are not used: 'consumed_extended'[3:2]
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.i_frontend.i_instr_queue
  118 |   logic [ariane_pkg::INSTR_PER_FETCH*2-1:0] consumed_extended;
      |                                             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/cva6_icache.sv:46:37: Bits of signal are not used: 'mem_rtrn_i'[1:0]
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_cva6_icache
   46 |   input  icache_rtrn_t              mem_rtrn_i,
      |                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:54:16: Bits of signal are not used: 'icache_data'[60:59]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   54 |   icache_req_t icache_data;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:56:16: Bits of signal are not used: 'dcache_data'[194:192,6]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   56 |   dcache_req_t dcache_data;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:65:35: Signal is not used: 'axi_rd_exokay'
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   65 |   logic axi_rd_lock, axi_wr_lock, axi_rd_exokay, axi_wr_exokay, wr_exokay;
      |                                   ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:69:96: Bits of signal are not used: 'wr_id_out'[3:2,0]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   69 |   logic [$size(axi_resp_i.r.id)-1:0] axi_rd_id_in, axi_wr_id_in, axi_rd_id_out, axi_wr_id_out, wr_id_out;
      |                                                                                                ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:84:25: Signal is not used: 'icache_rd_empty'
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   84 |   logic icache_rd_full, icache_rd_empty;
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:85:25: Signal is not used: 'dcache_rd_empty'
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_adapter
   85 |   logic dcache_rd_full, dcache_rd_empty;
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:66:35: Bits of signal are not used: 'wr_cl_cap_vld'[7:1]
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
   66 |   logic [DCACHE_SET_ASSOC-1:0]    wr_cl_cap_vld;
      |                                   ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache.sv:87:53: Bits of signal are not used: 'miss_replay'[2]
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache
   87 |   logic [NumPorts-1:0]                              miss_replay;
      |                                                     ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:27:39: Bits of signal are not used: 'PADDR'[31:5,1:0]
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane_peripherals.gen_timer.i_timer.TIMER_GEN[0].timer_i
   27 |     input  logic [APB_ADDR_WIDTH-1:0] PADDR,
      |                                       ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv:18:14: Parameter is not used: 'STRB_WIDTH'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_r_buffer_i
   18 |    parameter STRB_WIDTH    = DATA_WIDTH/8    
      |              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_node.sv:221:12: Genvar is not driven, nor used: 'k'
                                                                                                                      : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i
  221 | genvar i,j,k;
      |            ^
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:166:65: Signal is not used: 'rd_clr_gnt'
                                                                                                                                         : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_lrsc
  166 |                                     rd_clr_req,                 rd_clr_gnt,
      |                                                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/rv_plic/rtl/plic_regmap.sv:22:41: Bits of signal are not used: 'req_i'[4:1]
                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_plic.i_plic_regs
   22 |   input  reg_intf::reg_intf_req_a32_d32 req_i,
      |                                         ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/riscv-dbg/debug_rom/debug_rom.sv:20:24: Bits of signal are not used: 'addr_i'[63:8,2:0]
                                                                                                                             : ... In instance ariane_testharness_dii.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom
   20 |   input  logic [63:0]  addr_i,
      |                        ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/std_cache_pkg.sv:22:16: Parameter is not used: 'DCACHE_NUM_WORDS'
                                                                                                               : ... In instance ariane_testharness_dii.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
   22 |     localparam DCACHE_NUM_WORDS   = 2**(ariane_pkg::DCACHE_INDEX_WIDTH-DCACHE_BYTE_OFFSET);
      |                ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/std_cache_pkg.sv:23:16: Parameter is not used: 'DCACHE_DIRTY_WIDTH'
                                                                                                               : ... In instance ariane_testharness_dii.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
   23 |     localparam DCACHE_DIRTY_WIDTH = ariane_pkg::DCACHE_SET_ASSOC*2;
      |                ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane_regfile_ff.sv:35:53: Signal is not used: 'test_en_i'
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.float_regfile_gen.i_ariane_fp_regfile
   35 |   input  logic                                      test_en_i,
      |                                                     ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_regfile.sv:35:53: Signal is not used: 'test_en_i'
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_issue_read_operands.i_ariane_regfile
   35 |   input  logic                                      test_en_i,
      |                                                     ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:24:38: Bits of signal are not used: 'lsu_ctrl_i'[442,311:32,15:11]
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
   24 |     input  lsu_ctrl_t                lsu_ctrl_i,
      |                                      ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:38:38: Bits of signal are not used: 'paddr_i'[11:0]
                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
   38 |     input  logic [riscv::PLEN-1:0]   paddr_i,              
      |                                      ^~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:50:38: Bits of signal are not driven: 'req_port_o'[23]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
   50 |     output dcache_req_i_t            req_port_o,
      |                                      ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:403:50: Signal is not used: 'meta_data'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_load_unit
  403 |         automatic cva6_cheri_pkg::cap_meta_data_t meta_data;
      |                                                  ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/multiplier.sv:48:31: Signal is not used: 'mult_result'
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.i_mult.i_multiplier
   48 |     logic [riscv::XLEN*2-1:0] mult_result;
      |                               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_unit.sv:24:38: Bits of signal are not used: 'lsu_ctrl_i'[442,311:171,15:11]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit
   24 |     input  lsu_ctrl_t                lsu_ctrl_i,
      |                                      ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_unit.sv:196:16: Bits of signal are not used: 'st_cap_mem'[128]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit
  196 |         capw_t st_cap_mem;
      |                ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_top.sv:63:78: Signal is not used: 'opgrp_ext'
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk
   63 |   logic [NUM_OPGROUPS-1:0] opgrp_in_ready, opgrp_out_valid, opgrp_out_ready, opgrp_ext, opgrp_busy;
      |                                                                              ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_ctrl.sv:24:43: Bits of signal are not used: 'req_port_i'[151:23,21:5]
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl
   24 |   input  dcache_req_i_t                   req_port_i,
      |                                           ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_ctrl.sv:31:43: Signal is not driven: 'miss_cap_tag_o'
                                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].i_wt_dcache_ctrl
   31 |   output logic                            miss_cap_tag_o,     
      |                                           ^~~~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:51:61: Bits of signal are not driven: 'rd_data_o'[128]
                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
   51 |   output logic                [cva6_cheri_pkg::CLEN-1:0]    rd_data_o,
      |                                                             ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:73:61: Signal is not used: 'wr_off_i'
                                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
   73 |   input  logic                [DCACHE_OFFSET_WIDTH-1:0]     wr_off_i,
      |                                                             ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_mem.sv:221:41: Signal is not used: 'wr_cl_off'
                                                                                                                         : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem
  221 |   logic [DCACHE_OFFSET_WIDTH-1:0]       wr_cl_off;
      |                                         ^~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:34:54: Bits of signal are not driven: 'amo_resp_o'[0]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
   34 |   output amo_resp_t                                  amo_resp_o,
      |                                                      ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_missunit.sv:57:54: Signal is not driven: 'wr_cl_cap_o'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit
   57 |   output logic                                       wr_cl_cap_o,          
      |                                                      ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:62:46: Bits of signal are not used: 'req_port_i'[21,4:0]
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
   62 |   input  dcache_req_i_t                      req_port_i,
      |                                              ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:63:46: Bits of signal are not driven: 'req_port_o'[0]
                                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
   63 |   output dcache_req_o_t                      req_port_o,
      |                                              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:85:46: Signal is not used: 'rd_data_i'
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
   85 |   input logic  [cva6_cheri_pkg::CLEN-2:0]    rd_data_i,        
      |                                              ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:86:46: Signal is not used: 'rd_cap_vld_i'
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
   86 |   input logic                                rd_cap_vld_i,        
      |                                              ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:87:46: Signal is not used: 'rd_vld_bits_i'
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
   87 |   input logic  [DCACHE_SET_ASSOC-1:0]        rd_vld_bits_i,    
      |                                              ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:120:27: Bits of signal are not used: 'wr_paddr'[55:12]
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  120 |   logic [riscv::PLEN-1:0] wr_paddr, rd_paddr;
      |                           ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:127:9: Signal is not used: 'wbuffer_wren'
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  127 |   logic wbuffer_wren;
      |         ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:133:27: Signal is not used: 'debug_paddr'
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  133 |   logic [riscv::PLEN-1:0] debug_paddr [DCACHE_WBUF_DEPTH-1:0];
      |                           ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:135:13: Bits of signal are not used: 'wbuffer_check_mux'[185:0]
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  135 |   wbuffer_t wbuffer_check_mux, wbuffer_dirty_mux;
      |             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_dcache_wbuffer.sv:135:32: Bits of signal are not used: 'wbuffer_dirty_mux'[56:0]
                                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer
  135 |   wbuffer_t wbuffer_check_mux, wbuffer_dirty_mux;
      |                                ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_request_block.sv:44:33: Parameter is not used: 'N_INIT_PORT'
                                                                                                                              : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._REQ_BLOCK_GEN[0].REQ_BLOCK
   44 |     parameter                   N_INIT_PORT    = 5,
      |                                 ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:108:18: Bits of signal are not used: 'itlb_content'[68:54,9:5,3:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  108 |     riscv::pte_t itlb_content;
      |                  ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:112:18: Bits of signal are not used: 'itlb_g_content'[68:54,9:5,3:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  112 |     riscv::pte_t itlb_g_content;
      |                  ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:267:46: Signal is not used: 'cheri_tval'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  267 |         automatic cva6_cheri_pkg::cap_tval_t cheri_tval;
      |                                              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:426:35: Bits of signal are not used: 'dtlb_pte_q'[68,66,63:54,9:8,6:5,3,1:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  426 |     riscv::pte_t dtlb_pte_n,      dtlb_pte_q;
      |                                   ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/mmu.sv:427:35: Bits of signal are not used: 'dtlb_gpte_q'[68:54,9:8,6:5,3,1:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu
  427 |     riscv::pte_t dtlb_gpte_n,     dtlb_gpte_q;
      |                                   ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/shift_reg.sv:20:18: Signal is not used: 'clk_i'
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_store
   20 |     input  logic clk_i,     
      |                  ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/shift_reg.sv:21:18: Signal is not used: 'rst_ni'
                                                                                                                                  : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_store
   21 |     input  logic rst_ni,    
      |                  ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/wt_cache_pkg.sv:55:14: Parameter is not used: 'ADAPTER_REQ_FIFO_DEPTH'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   55 |   localparam ADAPTER_REQ_FIFO_DEPTH  = 2;
      |              ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/wt_cache_pkg.sv:56:14: Parameter is not used: 'ADAPTER_RTRN_FIFO_DEPTH'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   56 |   localparam ADAPTER_RTRN_FIFO_DEPTH = 2;
      |              ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:27:14: Parameter is not used: 'BURST_FIXED'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   27 |   localparam BURST_FIXED = 2'b00;
      |              ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:31:14: Parameter is not used: 'RESP_OKAY'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   31 |   localparam RESP_OKAY   = 2'b00;
      |              ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:36:14: Parameter is not used: 'CACHE_BUFFERABLE'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   36 |   localparam CACHE_BUFFERABLE = 4'b0001;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:37:14: Parameter is not used: 'CACHE_MODIFIABLE'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   37 |   localparam CACHE_MODIFIABLE = 4'b0010;
      |              ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:38:14: Parameter is not used: 'CACHE_RD_ALLOC'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   38 |   localparam CACHE_RD_ALLOC   = 4'b0100;
      |              ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:39:14: Parameter is not used: 'CACHE_WR_ALLOC'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   39 |   localparam CACHE_WR_ALLOC   = 4'b1000;
      |              ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:43:14: Parameter is not used: 'ATOP_ATOMICCMP'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   43 |   localparam ATOP_ATOMICCMP   = 6'b110001;
      |              ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:45:14: Parameter is not used: 'ATOP_NONE'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   45 |   localparam ATOP_NONE        = 2'b00;
      |              ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/axi/src/axi_pkg.sv:50:14: Parameter is not used: 'ATOP_BIG_END'
                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_pipe_reg_load
   50 |   localparam ATOP_BIG_END     = 1'b1;
      |              ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/amo_buffer.sv:31:35: Bits of signal are not used: 'amo_resp_i'[128:0]
                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.i_amo_buffer
   31 |     input  ariane_pkg::amo_resp_t amo_resp_i,          
      |                                   ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:25:26: Bits of signal are not used: 'page_offset_i'[2:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
   25 |     input  logic [11:0]  page_offset_i,          
      |                          ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/store_buffer.sv:43:27: Bits of signal are not used: 'req_port_i'[130:0]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
   43 |     input  dcache_req_o_t req_port_i,
      |                           ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv:33:51: Bits of signal are not used: 'is_boxed_i'[9:4]
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block
   33 |   input logic [NUM_FORMATS-1:0][NUM_OPERANDS-1:0] is_boxed_i,
      |                                                   ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv:37:51: Signal is not used: 'src_fmt_i'
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block
   37 |   input fpnew_pkg::fp_format_e                    src_fmt_i,
      |                                                   ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv:39:51: Signal is not used: 'int_fmt_i'
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block
   39 |   input fpnew_pkg::int_format_e                   int_fmt_i,
      |                                                   ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_block.sv:69:56: Bits of signal are not used: 'fmt_out_ready'[4:2]
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block
   69 |   logic [NUM_FORMATS-1:0] fmt_in_ready, fmt_out_valid, fmt_out_ready, fmt_busy;
      |                                                        ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_AR.sv:66:73: Signal is not used: 'full_counter_i'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.AR_ADDR_DEC
   66 |     input  logic                                                        full_counter_i,
      |                                                                         ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_AW.sv:71:73: Signal is not used: 'full_counter_i'
                                                                                                                                   : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.AW_ADDR_DEC
   71 |     input  logic                                                        full_counter_i,
      |                                                                         ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_BR.sv:53:43: Bits of signal are not used: 'rid_i'[3:0]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._REQ_BLOCK_GEN[0].REQ_BLOCK.BR_DECODER
   53 |    input  logic [AXI_ID_OUT-1:0]          rid_i,
      |                                           ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_address_decoder_BW.sv:51:44: Bits of signal are not used: 'bid_i'[3:0]
                                                                                                                                   : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._REQ_BLOCK_GEN[0].REQ_BLOCK.BW_DECODER
   51 |   input  logic [AXI_ID_OUT-1:0]            bid_i,
      |                                            ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_AR_allocator.sv:94:65: Bits of signal are not used: 'ID_int'[1:0]
                                                                                                                             : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._REQ_BLOCK_GEN[0].REQ_BLOCK.AR_ALLOCATOR
   94 | logic [LOG_N_TARG+N_TARG_PORT-1:0]                              ID_int;
      |                                                                 ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_BR_allocator.sv:48:33: Parameter is not used: 'LOG_N_TARG'
                                                                                                                             : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BR_ALLOC
   48 |     parameter                   LOG_N_TARG     = $clog2(N_TARG_PORT),
      |                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_BR_allocator.sv:49:33: Parameter is not used: 'LOG_N_INIT'
                                                                                                                             : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BR_ALLOC
   49 |     parameter                   LOG_N_INIT     = $clog2(N_INIT_PORT),
      |                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_node/src/axi_BW_allocator.sv:46:33: Parameter is not used: 'AXI_DATA_W'
                                                                                                                             : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BW_ALLOC
   46 |     parameter                   AXI_DATA_W     = 64,
      |                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:46:37: Bits of signal are not used: 'req_port_i'[0]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw
   46 |     input  dcache_req_o_t           req_port_i,
      |                                     ^~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:47:37: Bits of signal are not driven: 'req_port_o'[23]
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw
   47 |     output dcache_req_i_t           req_port_o,
      |                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:71:37: Bits of signal are not used: 'hgatp_ppn_i'[1:0]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw
   71 |     input  logic [riscv::PPNW-1:0]  hgatp_ppn_i, 
      |                                     ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:132:23: Signal is not used: 'cap_ex_n'
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw
  132 |     logic cap_ex_q,   cap_ex_n;
      |                       ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:37:37: Bits of signal are not used: 'lu_vaddr_i'[63:41]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb
   37 |     input  logic [riscv::VLEN-1:0]  lu_vaddr_i,
      |                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:298:53: Bits of signal are not used: 'new_index'[31:1]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb
  298 |             automatic int unsigned idx_base, shift, new_index;
      |                                                     ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:328:53: Bits of signal are not used: 'new_index'[31:1]
                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb
  328 |             automatic int unsigned idx_base, shift, new_index;
      |                                                     ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/sram.sv:24:15: Parameter is not used: 'OUT_REGS'
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram
   24 |     parameter OUT_REGS   = 0,     
      |               ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/local/util/sram.sv:42:33: Bits of signal are not used: 'rdata_aligned'[63:46]
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_tag_srams[0].i_tag_sram
   42 | logic [DATA_WIDTH_ALIGNED-1:0]  rdata_aligned;
      |                                 ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:27:16: Parameter is not used: 'CAP_FLAGS_WIDTH'
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
   27 |     localparam CAP_FLAGS_WIDTH      = 1;
      |                ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:91:44: Parameter is not used: 'MEM_TYPE_TOK_CAP'
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
   91 |     localparam logic [CAP_OTYPE_WIDTH-1:0] MEM_TYPE_TOK_CAP = -3;
      |                                            ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:92:44: Parameter is not used: 'IND_ENT_CAP'
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
   92 |     localparam logic [CAP_OTYPE_WIDTH-1:0] IND_ENT_CAP      = -4;
      |                                            ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:93:44: Parameter is not used: 'SEALED_CAP'
                                                                                                                : ... In instance ariane_testharness_dii.i_sram
   93 |     localparam logic [CAP_OTYPE_WIDTH-1:0] SEALED_CAP       = -17;
      |                                            ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:381:32: Bits of signal are not used: 'tmp'[25:17,13:3]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  381 |         cap_embedded_exp_fmt_t tmp = cap_embedded_exp_fmt_t'(cap_mem.bounds);
      |                                ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:400:61: Bits of signal are not used: 'cap_fat'[85:72,33:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  400 |     function automatic capw_t fat_cap_to_mem_cap (cap_fat_t cap_fat);
      |                                                             ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:467:59: Bits of signal are not used: 'cap'[150,85:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  467 |     function automatic addrw_t get_cap_fat_base(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                           ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:467:79: Bits of signal are not used: 'dec_bounds'[9:2]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  467 |     function automatic addrw_t get_cap_fat_base(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                                               ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:477:59: Bits of signal are not used: 'cap'[150,85:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  477 |     function automatic addrwe_t get_cap_fat_top(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                           ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:477:79: Bits of signal are not used: 'dec_bounds'[9:4]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  477 |     function automatic addrwe_t get_cap_fat_top(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                                               ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:497:62: Bits of signal are not used: 'cap'[150:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  497 |     function automatic addrwe_t get_cap_fat_length(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                              ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:497:82: Bits of signal are not used: 'dec_bounds'[9:4]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  497 |     function automatic addrwe_t get_cap_fat_length(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                                                  ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:504:61: Bits of signal are not used: 'cap'[150,71:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  504 |     function automatic addrw_t get_cap_fat_offset(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                             ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:504:81: Bits of signal are not used: 'dec_bounds'[9:2]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  504 |     function automatic addrw_t get_cap_fat_offset(cap_fat_t cap, cap_meta_data_t dec_bounds);
      |                                                                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:511:60: Bits of signal are not used: 'cap'[150:86,71:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  511 |     function automatic logic is_cap_fat_inbounds(cap_fat_t cap, cap_meta_data_t dec_bounds, bool_t inclusive);
      |                                                            ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:511:80: Bits of signal are not used: 'dec_bounds'[9:7,3:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  511 |     function automatic logic is_cap_fat_inbounds(cap_fat_t cap, cap_meta_data_t dec_bounds, bool_t inclusive);
      |                                                                                ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:543:15: Bits of signal are not used: 'newBaseBits'[0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  543 |         mwe_t newBaseBits = base >> e;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:587:17: Signal is not used: 'lostSignificantBaseHigher'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  587 |         bool_t  lostSignificantBaseHigher = (base&lmaskLo)!=0 && intExp;
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:599:19: Signal is not used: 'topLo'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  599 |         addrwe2_t topLo = (lmaskLor & len) + (lmaskLor & base);
      |                   ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:611:19: Bits of signal are not used: 'baseMask'[65:64]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  611 |         addrwe2_t baseMask = 0;
      |                   ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:667:69: Signal is not used: 'dec_bounds'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  667 |     function automatic cap_fat_t seal(cap_fat_t cap, cap_meta_data_t dec_bounds, otypew_t otype);
      |                                                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:697:33: Signal is not used: 'offset_mid'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  697 |         logic [CAP_M_WIDTH-1:0] offset_mid;
      |                                 ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:698:33: Signal is not used: 'offset_sign'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  698 |         logic                   offset_sign;
      |                                 ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:699:15: Signal is not driven, nor used: 'r'
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  699 |         logic r;
      |               ^
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:863:101: Bits of signal are not used: 'dec_bounds'[9:5,3:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
  863 |     function cap_fat_funct_ret_t cap_fat_set_address(cap_fat_t cap, addrw_t address, cap_meta_data_t dec_bounds);
      |                                                                                                     ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:880:63: Bits of signal are not used: 'cap'[150:86,71:34]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  880 |     function cap_meta_data_t cap_fat_get_dec_bounds (cap_fat_t cap);
      |                                                               ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:910:19: Bits of signal are not used: 'ret'[127:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  910 |         cap_mem_t ret = cap_mem_t'(cap);
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:921:19: Bits of signal are not used: 'ret'[128:110,108:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  921 |         cap_mem_t ret = cap;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:932:19: Bits of signal are not used: 'ret'[128:124,111:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  932 |         cap_mem_t ret = cap;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:937:19: Bits of signal are not used: 'ret'[128:64]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  937 |         cap_mem_t ret = cap;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:942:19: Bits of signal are not used: 'ret'[128:64]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  942 |         cap_mem_t ret = cap;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:948:19: Bits of signal are not used: 'ret'[128:64]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  948 |         cap_mem_t ret = cap;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:956:51: Bits of signal are not used: 'cap'[9:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  956 |     function automatic bool_t is_cap_valid (cap_t cap);
      |                                                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:966:57: Bits of signal are not used: 'cap'[9:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  966 |     function automatic cap_flags_t get_cap_flags (cap_t cap);
      |                                                         ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:976:59: Bits of signal are not used: 'cap'[9:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  976 |     function automatic cap_hperms_t get_cap_hperms (cap_t cap);
      |                                                           ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:986:56: Bits of signal are not used: 'cap'[9:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  986 |     function automatic upermsw_t get_cap_uperms (cap_t cap);
      |                                                        ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:996:54: Bits of signal are not used: 'cap'[9:0]
                                                                                                                 : ... In instance ariane_testharness_dii.i_sram
  996 |     function automatic otypew_t get_cap_otype (cap_t cap);
      |                                                      ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1007:15: Bits of signal are not used: 'ret'[9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1007 |         cap_t ret = cap;
      |               ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1024:49: Bits of signal are not used: 'cap'[9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1024 |     function automatic capw_t cap_to_mem (cap_t cap);
      |                                                 ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1029:53: Signal is not used: 'cap'
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1029 |     function automatic bool_t cap_valid_type (cap_t cap, otypew_t otype);
      |                                                     ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1035:53: Bits of signal are not used: 'cap'[9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1035 |     function automatic bool_t get_base_align (cap_t cap);
      |                                                     ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1039:38: Bits of signal are not used: 'cap'[9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1039 |     function is_cap_derivable (cap_t cap);
      |                                      ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1082:63: Bits of signal are not used: 'cap_fat'[85:72,55:54]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1082 |     function automatic cap_reg_t cap_fat_to_cap_reg(cap_fat_t cap_fat, cap_meta_data_t dec_bounds);
      |                                                               ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1082:87: Bits of signal are not used: 'dec_bounds'[9:4]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1082 |     function automatic cap_reg_t cap_fat_to_cap_reg(cap_fat_t cap_fat, cap_meta_data_t dec_bounds);
      |                                                                                       ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1114:63: Bits of signal are not used: 'cap'[192:64]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1114 |     function automatic cap_reg_t cap_pcc_to_cap_reg(cap_pcc_t cap);
      |                                                               ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1220:14: Signal is not used: 'toBounds_B'
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1220 |         mw_t toBounds_B   = repBoundBits - (cap.addr >> e);
      |              ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1221:14: Signal is not used: 'toBoundsM1_B'
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1221 |         mw_t toBoundsM1_B = repBoundBits + ~(cap.addr >> e);
      |              ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1229:14: Signal is not used: 'newAddrBits'
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1229 |         mw_t newAddrBits = '0;
      |              ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1230:22: Signal is not used: 'mask'
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1230 |         logic [1:0]  mask = 2'b00;
      |                      ^~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1310:59: Bits of signal are not used: 'cap'[138:136,69:34]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1310 |     function automatic addrw_t get_cap_reg_base(cap_reg_t cap);
      |                                                           ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1327:59: Bits of signal are not used: 'cap'[138,69:34]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1327 |     function automatic addrwe_t get_cap_reg_top(cap_reg_t cap);
      |                                                           ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1362:62: Bits of signal are not used: 'cap'[138,133:34]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1362 |     function automatic addrwe_t get_cap_reg_length(cap_reg_t cap);
      |                                                              ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1380:61: Bits of signal are not used: 'cap'[138:136,69:34]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1380 |     function automatic addrw_t get_cap_reg_offset(cap_reg_t cap);
      |                                                             ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1402:14: Bits of signal are not used: 'addr_mid_bits'[10:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1402 |         mw_t addr_mid_bits;
      |              ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1424:65: Bits of signal are not used: 'cap'[144,79:44,9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1424 |     function cap_meta_data_t cap_full_get_dec_bounds (cap_full_t cap);
      |                                                                 ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1456:63: Bits of signal are not used: 'cap'[138:134,69:34]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1456 |     function cap_meta_data_t get_cap_reg_meta_data (cap_reg_t cap);
      |                                                               ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1488:61: Bits of signal are not used: 'cap'[144,79:44]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1488 |     function automatic logic is_cap_reg_inbounds(cap_full_t cap, bool_t inclusive);
      |                                                             ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1502:65: Bits of signal are not used: 'cap'[137:134]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1502 |     function automatic cap_full_t cap_reg_to_cap_full(cap_reg_t cap);
      |                                                                 ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1518:65: Bits of signal are not used: 'cap'[9:0]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1518 |     function automatic cap_reg_t cap_full_to_cap_reg(cap_full_t cap);
      |                                                                 ^~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1519:19: Bits of signal are not driven: 'ret'[137:134]
                                                                                                                    : ... In instance ariane_testharness_dii.i_sram
 1519 |         cap_reg_t ret;
      |                   ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1531:61: Bits of signal are not used: 'cap'[137:134]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1531 |     function automatic capw_t cap_reg_to_cap_mem (cap_reg_t cap);
      |                                                             ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1546:64: Bits of signal are not used: 'cap'[111:110]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1546 |     function automatic cap_reg_t cap_mem_to_cap_reg (cap_mem_t cap);
      |                                                                ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/cva6_cheri_pkg.sv:1547:24: Bits of signal are not used: 'meta_data'[9:4]
                                                                                                                  : ... In instance ariane_testharness_dii.i_sram
 1547 |         cap_meta_data_t meta_data;
      |                        ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:83:53: Signal is not used: 'Cfg'
                                                                                                            : ... In instance ariane_testharness_dii.i_sram
   83 |     function automatic void check_cfg (ariane_cfg_t Cfg);
      |                                                     ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:102:76: Bits of signal are not used: 'Cfg'[6433:6338,4257:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  102 |     function automatic logic is_inside_nonidempotent_regions (ariane_cfg_t Cfg, logic[63:0] address);
      |                                                                            ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:111:70: Bits of signal are not used: 'Cfg'[6433:4258,2177:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  111 |     function automatic logic is_inside_execute_regions (ariane_cfg_t Cfg, logic[63:0] address);
      |                                                                      ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:121:72: Bits of signal are not used: 'Cfg'[6433:2178,97:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  121 |     function automatic logic is_inside_cacheable_regions (ariane_cfg_t Cfg, logic[63:0] address);
      |                                                                        ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:136:16: Parameter is not used: 'BITS_SATURATION_COUNTER'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  136 |     localparam BITS_SATURATION_COUNTER = 2;
      |                ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:141:16: Parameter is not used: 'ISSUE_WIDTH'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  141 |     localparam ISSUE_WIDTH = 1;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:241:20: Parameter is not used: 'ENABLE_SPIKE_COMMIT_LOG'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  241 |     localparam bit ENABLE_SPIKE_COMMIT_LOG = 1'b1;
      |                    ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:247:22: Parameter is not used: 'INVALIDATE_ON_FLUSH'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  247 |     localparam logic INVALIDATE_ON_FLUSH = 1'b1;
      |                      ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:393:16: Parameter is not used: 'EXC_OFF_RST'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  393 |     localparam EXC_OFF_RST      = 8'h80;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:396:16: Parameter is not used: 'MachineIrq'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  396 |     localparam MachineIrq = 0;
      |                ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:730:16: Parameter is not used: 'PPN4K_WIDTH'
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  730 |     localparam PPN4K_WIDTH = 38;
      |                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:832:69: Bits of signal are not used: 'instruction_i'[11:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  832 |     function automatic logic [riscv::VLEN-1:0] uj_imm (logic [31:0] instruction_i);
      |                                                                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:836:68: Bits of signal are not used: 'instruction_i'[19:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  836 |     function automatic logic [riscv::VLEN-1:0] i_imm (logic [31:0] instruction_i);
      |                                                                    ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:840:69: Bits of signal are not used: 'instruction_i'[24:12,6:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_sram
  840 |     function automatic logic [riscv::VLEN-1:0] sb_imm (logic [31:0] instruction_i);
      |                                                                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:60:27: Parameter is not used: 'MAX_INT_WIDTH'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   60 |   localparam int unsigned MAX_INT_WIDTH  = fpnew_pkg::max_int_width(IntFmtConfig);
      |                           ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:68:25: Bits of signal are not used: 'lane_in_ready'[1]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   68 |   logic [NUM_LANES-1:0] lane_in_ready, lane_out_valid;  
      |                         ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:68:40: Bits of signal are not used: 'lane_out_valid'[1]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   68 |   logic [NUM_LANES-1:0] lane_in_ready, lane_out_valid;  
      |                                        ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:76:29: Signal is not driven, nor used: 'target_aux_q'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   76 |   logic [2:0] target_aux_d, target_aux_q;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:77:27: Signal is not used: 'is_down_cast'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   77 |   logic       is_up_cast, is_down_cast;
      |                           ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:80:42: Bits of signal are not driven: 'ifmt_slice_result'[127:0]
                                                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   80 |   logic [NUM_INT_FORMATS-1:0][Width-1:0] ifmt_slice_result;
      |                                          ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:81:42: Signal is not driven, nor used: 'conv_slice_result'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   81 |   logic [Width-1:0]                      conv_slice_result;
      |                                          ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:84:36: Signal is not used: 'conv_target_q'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   84 |   logic [Width-1:0] conv_target_d, conv_target_q;  
      |                                    ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:87:41: Bits of signal are not driven, nor used: 'lane_ext_bit'[1]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   87 |   logic   [NUM_LANES-1:0]               lane_ext_bit;  
      |                                         ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:88:41: Bits of signal are not driven, nor used: 'lane_tags'[5:3]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   88 |   TagType [NUM_LANES-1:0]               lane_tags;  
      |                                         ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:89:41: Bits of signal are not driven, nor used: 'lane_aux'[9:5]
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   89 |   logic   [NUM_LANES-1:0][AUX_BITS-1:0] lane_aux;  
      |                                         ^~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:94:43: Signal is not used: 'result_is_cpk'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   94 |   logic                result_fmt_is_int, result_is_cpk;
      |                                           ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:95:24: Signal is not used: 'result_vec_op'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   95 |   logic [1:0]          result_vec_op;  
      |                        ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:126:32: Signal is not used: 'is_boxed_2op'
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  126 |   logic [NUM_FORMATS-1:0][1:0] is_boxed_2op;
      |                                ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:165:48: Bits of signal are not used: 'local_operands'[191:64]
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  165 |       logic [NUM_OPERANDS-1:0][LANE_WIDTH-1:0] local_operands;   
      |                                                ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:159:28: Bits of signal are not used: 'local_result'[63:32]
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  159 |     logic [LANE_WIDTH-1:0] local_result;  
      |                            ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:76:15: Signal is not used: 'target_aux_d'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   76 |   logic [2:0] target_aux_d, target_aux_q;
      |               ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:84:21: Signal is not driven, nor used: 'conv_target_d'
                                                                                                                               : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
   84 |   logic [Width-1:0] conv_target_d, conv_target_q;  
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_opgroup_multifmt_slice.sv:125:32: Signal is not used: 'is_boxed_1op'
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  125 |   logic [NUM_FORMATS-1:0]      is_boxed_1op;
      |                                ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp.sv:25:37: Bits of signal are not used: 'conf_addr_i'[863:432]
                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if
   25 |     input logic [15:0][PMP_LEN-1:0] conf_addr_i,
      |                                     ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:101:27: Bits of signal are not used: 'is_boxed_q'[4:2]
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  101 |   logic [NUM_FORMATS-1:0] is_boxed_q;
      |                           ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:307:36: Bits of signal are not used: 'info_q'[7:6,1]
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  307 |   fpnew_pkg::fp_info_t             info_q;
      |                                    ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:311:36: Signal is not used: 'src_fmt_q2'
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  311 |   fpnew_pkg::fp_format_e           src_fmt_q2;
      |                                    ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:403:29: Bits of signal are not used: 'final_exp'[11]
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  403 |   logic [INT_EXP_WIDTH-1:0] final_exp;         
      |                             ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:413:32: Signal is not used: 'uf_before_round'
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  413 |   logic       of_before_round, uf_before_round;
      |                                ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:495:21: Signal is not used: 'result_true_zero'
                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi
  495 |   logic             result_true_zero;
      |                     ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_divsqrt_multi.sv:31:39: Signal is not used: 'is_boxed_i'
                                                                                                                      : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi
   31 |   input  logic [NUM_FORMATS-1:0][1:0] is_boxed_i,  
      |                                       ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:159:24: Bits of signal are not used: 'info_a'[1:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  159 |   fpnew_pkg::fp_info_t info_a,    info_b,    info_c;
      |                        ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:159:35: Bits of signal are not used: 'info_b'[1:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  159 |   fpnew_pkg::fp_info_t info_a,    info_b,    info_c;
      |                                   ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:159:46: Bits of signal are not used: 'info_c'[6:5,1:0]
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  159 |   fpnew_pkg::fp_info_t info_a,    info_b,    info_c;
      |                                              ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:484:32: Bits of signal are not used: 'final_mantissa'[53]
                                                                                                             : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  484 |   logic [PRECISION_BITS:0]     final_mantissa;     
      |                                ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:566:9: Signal is not used: 'uf_before_round'
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  566 |   logic uf_before_round, uf_after_round;  
      |         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_fma.sv:567:9: Signal is not used: 'result_zero'
                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  567 |   logic result_zero;
      |         ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:144:24: Bits of signal are not used: 'info_a'[1]
                                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  144 |   fpnew_pkg::fp_info_t info_a,    info_b;
      |                        ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:144:35: Bits of signal are not used: 'info_b'[7:6,1]
                                                                                                                 : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  144 |   fpnew_pkg::fp_info_t info_a,    info_b;
      |                                   ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_noncomp.sv:152:9: Signal is not used: 'any_operand_inf'
                                                                                                                : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane...lane_instance.i_noncomp
  152 |   logic any_operand_inf;
      |         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/fifo_v3.sv:24:19: Signal is not used: 'testmode_i'
                                                                                                                                : ... In instance ariane_testharness_dii.i_ariane_peripherals.i_axi2apb_64_32_plic.slave_b_buffer_i.i_axi_single_slice.i_fifo.impl.i_fifo_v3
   24 |     input  logic  testmode_i,        
      |                   ^~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_classifier.sv:38:10: Bits of signal are not used: 'value'[63]
                                                                                                                   : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane....lane_instance.i_fpnew_cast_multi.fmt_init_inputs[1].active_format.i_fpnew_classifier
   38 |     fp_t value;
      |          ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:105:49: Bits of signal are not used: 'Exp_subOne_D'[12:11]
                                                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  105 |   logic [C_EXP_FP64+1:0]                        Exp_subOne_D;
      |                                                 ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv:69:47: Signal is not used: 'Div_start_dly_S'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0
   69 |     logic                                     Div_start_dly_S,Sqrt_start_dly_S;
      |                                               ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv:69:63: Signal is not used: 'Sqrt_start_dly_S'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0
   69 |     logic                                     Div_start_dly_S,Sqrt_start_dly_S;
      |                                                               ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:156:24: Signal is not used: 'Mant_a_prenorm_QNaN_S'
                                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  156 |    logic               Mant_a_prenorm_QNaN_S;
      |                        ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:158:24: Signal is not used: 'Mant_b_prenorm_QNaN_S'
                                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  158 |    logic               Mant_b_prenorm_QNaN_S;
      |                        ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:324:33: Signal is not used: 'Mant_zero_S_a'
                                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  324 |    logic                        Mant_zero_S_a,Mant_zero_S_b;
      |                                 ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:324:47: Signal is not used: 'Mant_zero_S_b'
                                                                                                                                       : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
  324 |    logic                        Mant_zero_S_a,Mant_zero_S_b;
      |                                               ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:45:44: Signal is not used: 'rr_i'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BR_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
   45 |   input  logic [$clog2(NumIn)-1:0]         rr_i,     
      |                                            ^~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:166:15: Signal is not driven, nor used: 'sel'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[0].RESP_BLOCK.BR_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
  166 |         logic sel;
      |               ^~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:42:44: Signal is not used: 'clk_i'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs3
   42 |   input  logic                             clk_i,
      |                                            ^~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:43:44: Signal is not used: 'rst_ni'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs3
   43 |   input  logic                             rst_ni,
      |                                            ^~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/rr_arb_tree.sv:44:44: Signal is not used: 'flush_i'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs3
   44 |   input  logic                             flush_i,  
      |                                            ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:723:44: Signal is not used: 'Qcnt_one_57'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  723 |   logic [56:0]                             Qcnt_one_57;
      |                                            ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:724:44: Signal is not driven, nor used: 'Qcnt_one_58'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  724 |   logic [57:0]                             Qcnt_one_58;
      |                                            ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:725:44: Signal is not driven, nor used: 'Qcnt_one_59'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  725 |   logic [58:0]                             Qcnt_one_59;
      |                                            ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:726:44: Signal is not driven, nor used: 'Qcnt_one_60'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  726 |   logic [59:0]                             Qcnt_one_60;
      |                                            ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:793:44: Signal is not used: 'Qcnt_three_19'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  793 |   logic [58:0]                             Qcnt_three_19;
      |                                            ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:794:44: Signal is not driven, nor used: 'Qcnt_three_20'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  794 |   logic [61:0]                             Qcnt_three_20;
      |                                            ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:817:44: Signal is not used: 'Qcnt_four_14'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  817 |   logic [58:0]                             Qcnt_four_14;
      |                                            ^~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:828:75: Signal is not used: 'Sqrt_Q3'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  828 |    logic [C_MANT_FP64+1+4:0]                                      Sqrt_R3,Sqrt_Q3,Q_sqrt3,Q_sqrt_com_3,Sqrt_R4;  
      |                                                                           ^~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:833:67: Signal is not driven, nor used: 'Sqrt_carry_DO'
                                                                                                                                    : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  833 |    logic                                                          Sqrt_carry_DO;
      |                                                                   ^~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2306:52: Signal is not driven, nor used: 'Fou_iteration_cell_div_a_D'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2306 |   logic [C_MANT_FP64+5:0]                          Fou_iteration_cell_div_a_D,Fou_iteration_cell_div_b_D;
      |                                                    ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2306:79: Signal is not driven, nor used: 'Fou_iteration_cell_div_b_D'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2306 |   logic [C_MANT_FP64+5:0]                          Fou_iteration_cell_div_a_D,Fou_iteration_cell_div_b_D;
      |                                                                               ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2307:52: Signal is not driven, nor used: 'Sel_b_for_fou_S'
                                                                                                                                     : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
 2307 |   logic                                            Sel_b_for_fou_S;
      |                                                    ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lzc.sv:54:48: Bits of signal are not driven, nor used: 'sel_nodes'[63]
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0.LOD_Ua
   54 |     logic [2**NUM_LEVELS-1:0]                  sel_nodes;
      |                                                ^~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/lzc.sv:55:48: Bits of signal are not driven, nor used: 'index_nodes'[383:378]
                                                                                                                            : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0.LOD_Ua
   55 |     logic [2**NUM_LEVELS-1:0][NUM_LEVELS-1:0]  index_nodes;
      |                                                ^~~~~~~~~~~
%Warning-UNUSED: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:41:33: Signal is not used: 'Div_start_dly_SI'
                                                                                                                                              : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane..lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[0].iteration_div_sqrt
   41 |    input logic                  Div_start_dly_SI,
      |                                 ^~~~~~~~~~~~~~~~
%Warning-CMPCONST: /home/ninolomata/Desktop/Development/cva6-development/cva6//common/submodules/common_cells/src/deprecated/fifo_v2.sv:48:38: Comparison is constant due to limited range
                                                                                                                                             : ... In instance ariane_testharness_dii.i_dm_top.i_dm_csrs.i_fifo
   48 |         assign alm_empty_o  = (usage <= ALM_EMPTY_TH[ADDR_DEPTH-1:0]);
      |                                      ^~
%Warning-UNSIGNED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:219:39: Comparison is constant due to unsigned arithmetic
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_lrsc
  219 |                     if (slv_ar_addr_i >= ADDR_BEGIN && slv_ar_addr_i <= ADDR_END && slv_ar_lock_i &&
      |                                       ^~
%Warning-CMPCONST: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:219:70: Comparison is constant due to limited range
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_lrsc
  219 |                     if (slv_ar_addr_i >= ADDR_BEGIN && slv_ar_addr_i <= ADDR_END && slv_ar_lock_i &&
      |                                                                      ^~
%Warning-UNSIGNED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:331:39: Comparison is constant due to unsigned arithmetic
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_lrsc
  331 |                     if (slv_aw_addr_i >= ADDR_BEGIN && slv_aw_addr_i <= ADDR_END) begin
      |                                       ^~
%Warning-CMPCONST: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:331:70: Comparison is constant due to limited range
                                                                                                                                           : ... In instance ariane_testharness_dii.i_axi_riscv_atomics.i_atomics.i_lrsc
  331 |                     if (slv_aw_addr_i >= ADDR_BEGIN && slv_aw_addr_i <= ADDR_END) begin
      |                                                                      ^~
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:574:36: Selection index out of range: 22:22 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  574 |             if(operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:574:98: Selection index out of range: 22:22 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  574 |             if(operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_LOCAL_VIOLATION]) begin
      |                                                                                                  ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:578:36: Selection index out of range: 21:21 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  578 |             if(operand_a_violations[CAP_PERM_ST_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_VIOLATION]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:578:92: Selection index out of range: 21:21 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  578 |             if(operand_a_violations[CAP_PERM_ST_CAP_VIOLATION] & check_operand_a_violations[CAP_PERM_ST_CAP_VIOLATION]) begin
      |                                                                                            ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:602:36: Selection index out of range: 28:28 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  602 |             if(operand_a_violations[CAP_PERM_SET_CID] & check_operand_a_violations[CAP_PERM_SET_CID]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:602:83: Selection index out of range: 28:28 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  602 |             if(operand_a_violations[CAP_PERM_SET_CID] & check_operand_a_violations[CAP_PERM_SET_CID]) begin
      |                                                                                   ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:606:36: Selection index out of range: 27:27 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  606 |             if(operand_b_violations[CAP_PERM_UNSEAL] & check_operand_b_violations[CAP_PERM_UNSEAL]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:606:82: Selection index out of range: 27:27 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  606 |             if(operand_b_violations[CAP_PERM_UNSEAL] & check_operand_b_violations[CAP_PERM_UNSEAL]) begin
      |                                                                                  ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:610:36: Selection index out of range: 27:27 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  610 |             if(operand_a_violations[CAP_PERM_UNSEAL] & check_operand_a_violations[CAP_PERM_UNSEAL]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:610:82: Selection index out of range: 27:27 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  610 |             if(operand_a_violations[CAP_PERM_UNSEAL] & check_operand_a_violations[CAP_PERM_UNSEAL]) begin
      |                                                                                  ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:614:36: Selection index out of range: 26:26 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  614 |             if(operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC] & check_operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:614:94: Selection index out of range: 26:26 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  614 |             if(operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC] & check_operand_a_violations[CAP_PERM_ACCESS_CINVOKE_IDC]) begin
      |                                                                                              ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:618:36: Selection index out of range: 25:25 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  618 |             if(operand_b_violations[CAP_PERM_CINVOKE] & check_operand_b_violations[CAP_PERM_CINVOKE]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:618:83: Selection index out of range: 25:25 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  618 |             if(operand_b_violations[CAP_PERM_CINVOKE] & check_operand_b_violations[CAP_PERM_CINVOKE]) begin
      |                                                                                   ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:622:36: Selection index out of range: 25:25 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  622 |             if(operand_a_violations[CAP_PERM_CINVOKE] & check_operand_a_violations[CAP_PERM_CINVOKE]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:622:83: Selection index out of range: 25:25 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  622 |             if(operand_a_violations[CAP_PERM_CINVOKE] & check_operand_a_violations[CAP_PERM_CINVOKE]) begin
      |                                                                                   ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:626:36: Selection index out of range: 23:23 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  626 |             if(operand_b_violations[CAP_PERM_SEAL] & check_operand_b_violations[CAP_PERM_SEAL]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:626:80: Selection index out of range: 23:23 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  626 |             if(operand_b_violations[CAP_PERM_SEAL] & check_operand_b_violations[CAP_PERM_SEAL]) begin
      |                                                                                ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:630:36: Selection index out of range: 23:23 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  630 |             if(operand_a_violations[CAP_PERM_SEAL] & check_operand_a_violations[CAP_PERM_SEAL]) begin
      |                                    ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:630:80: Selection index out of range: 23:23 outside 20:0
                                                                                                        : ... In instance ariane_testharness_dii.i_ariane.ex_stage_i.clu_i
  630 |             if(operand_a_violations[CAP_PERM_SEAL] & check_operand_a_violations[CAP_PERM_SEAL]) begin
      |                                                                                ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:117:44: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  117 |         wdata_o[1]         = commit_instr_i[1].result;
      |                                            ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:117:16: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  117 |         wdata_o[1]         = commit_instr_i[1].result;
      |                ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:261:50: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  261 |             if (commit_ack_o[0] && commit_instr_i[1].valid
      |                                                  ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:269:58: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  269 |                 if (!exception_o.valid && !commit_instr_i[1].ex.valid
      |                                                          ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:270:58: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  270 |                                        && (commit_instr_i[1].fu inside {ALU, LOAD, CTRL_FLOW, MULT, FPU, FPU_VEC, CLU})) begin
      |                                                          ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:272:49: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  272 |                     if (is_rd_fpr(commit_instr_i[1].op))
      |                                                 ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:281:39: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  281 |                     if (commit_instr_i[1].fu inside {FPU, FPU_VEC}) begin
      |                                       ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:283:121: Selection index out of range: 1:1 outside 0:0
                                                                                                           : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  283 |                             csr_wdata_o.addr = {{riscv::XLEN-5{1'b0}}, (commit_instr_i[0].ex.cause[4:0] | commit_instr_i[1].ex.cause[4:0])};
      |                                                                                                                         ^
%Warning-SELRANGE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:285:86: Selection index out of range: 1:1 outside 0:0
                                                                                                          : ... In instance ariane_testharness_dii.i_ariane.commit_stage_i
  285 |                             csr_wdata_o.addr = {{riscv::XLEN-5{1'b0}}, commit_instr_i[1].ex.cause[4:0]};
      |                                                                                      ^
%Warning-UNSIGNED: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/rvfi_tracer.sv:81:40: Comparison is constant due to unsigned arithmetic
                                                                                                                : ... In instance ariane_testharness_dii.rvfi_tracer_i
   81 |     if (cycles > DEBUG_START && cycles < DEBUG_STOP)
      |                                        ^
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:192:21: Case values incompletely covered (example pattern 0x3)
  192 |                     case (ax_req_q.burst)
      |                     ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:234:21: Case values incompletely covered (example pattern 0x3)
  234 |                     case (ax_req_q.burst)
      |                     ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:122:9: Case values incompletely covered (example pattern 0x5)
  122 |         case (state_q)
      |         ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/axi_adapter.sv:121:5: Case values incompletely covered (example pattern 0x9)
  121 |     case (state_q)
      |     ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:92:13: Case values incompletely covered (example pattern 0x3)
   92 |             case (register_adr)
      |             ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga/src/apb_timer/timer.sv:116:13: Case values incompletely covered (example pattern 0x3)
  116 |             case (register_adr)
      |             ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/ariane.sv:989:9: Case values incompletely covered (example pattern 0x2)
  989 |         case (priv_lvl)
      |         ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:256:36: Case values incompletely covered (example pattern 0x0)
  256 |                             unique case (instr.rtype.funct7)
      |                                    ^~~~
%Warning-CASEOVERLAP: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:1241:41: Case values overlap (example pattern 0xa)
 1241 |                                         5'b01010: begin
      |                                         ^~~~~~~~
%Warning-CASEOVERLAP: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/decoder.sv:1328:33: Case values overlap (example pattern 0x12)
 1328 |                                 7'b001_0010:  instruction_o.op = ariane_pkg::CSUB;
      |                                 ^~~~~~~~~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:123:9: Case values incompletely covered (example pattern 0x9)
  123 |         case (state_q)
      |         ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/ptw.sv:473:33: Case values incompletely covered (example pattern 0x3)
  473 |                                 case (ptw_stage_q)
      |                                 ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:259:20: Case values incompletely covered (example pattern 0x4)
  259 |             unique case (operand_c_i[2:0])
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:399:18: Case values incompletely covered (example pattern 0x1)
  399 |           unique case (fpu_dstfmt_d)
      |                  ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu_wrap.sv:406:18: Case values incompletely covered (example pattern 0x1)
  406 |           unique case (fpu_dstfmt_d)
      |                  ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:231:20: Case values incompletely covered (example pattern 0x0)
  231 |             unique case (csr_addr.address)
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:256:20: Case values incompletely covered (example pattern 0x0)
  256 |             unique case (csr_addr.address)
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1715:24: Case values incompletely covered (example pattern 0x2)
 1715 |                 unique case (curr_priv)
      |                        ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1845:15: Case values incompletely covered (example pattern 0x0)
 1845 |        unique case(trap_to_priv_lvl)
      |               ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:194:20: Case values incompletely covered (example pattern 0x0)
  194 |             unique case (dcache_data.amo_op)
      |                    ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cache_subsystem/wt_axi_adapter.sv:168:16: Case values incompletely covered (example pattern 0x3)
  168 |         unique case (dcache_data.rtype)
      |                ^~~~
%Warning-CASEINCOMPLETE: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:871:9: Case values incompletely covered (example pattern 0x5)
                                                                                                                    : ... In instance ariane_pkg
  871 |         case (size)
      |         ^~~~
%Warning-SYMRSVDWORD: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:531:35: Symbol matches C++ keyword: 'operator'
  531 |         fu_op                     operator;
      |                                   ^~~~~~~~
%Warning-SYMRSVDWORD: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/include/ariane_pkg.sv:641:35: Symbol matches C++ keyword: 'operator'
  641 |         fu_op                     operator;
      |                                   ^~~~~~~~
%Warning-SYMRSVDWORD: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/load_unit.sv:62:35: Symbol matches C++ keyword: 'operator'
   62 |         fu_op                     operator;
      |                                   ^~~~~~~~
%Warning-BLKSEQ: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimJTAG.sv:64:17: Blocking assignments (=) in sequential (flop or latch) block
                                                                                                                 : ... Suggest delayed assignments (<=)
   64 |          __exit = 0;
      |                 ^
%Warning-BLKSEQ: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv:74:21: Blocking assignments (=) in sequential (flop or latch) block
                                                                                                                                : ... Suggest delayed assignments (<=)
   74 |           Mem_DP[k] = val;
      |                     ^
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/instr_realign.sv:54:9: Latch inferred for signal 'ariane_testharness_dii.i_ariane.i_frontend.instruction_valid' (not all control paths of combinational always assign a value)
                                                                                                      : ... Suggest use of always_latch for intentional latches
   54 |         always_comb begin : re_align
      |         ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:90:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.g_content' (not all control paths of combinational always assign a value)
                                                                                                    : ... Suggest use of always_latch for intentional latches
   90 |     always_comb begin : translation
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.idx_base' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.shift' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk3.unnamedblk4.new_index' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.en' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.idx_base' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.shift' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_itlb.plru_replacement.unnamedblk6.unnamedblk7.new_index' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:90:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.g_content' (not all control paths of combinational always assign a value)
                                                                                                    : ... Suggest use of always_latch for intentional latches
   90 |     always_comb begin : translation
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.idx_base' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.shift' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk3.unnamedblk4.new_index' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.en' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.idx_base' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.shift' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6/core/mmu_sv39/tlb.sv:272:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_dtlb.plru_replacement.unnamedblk6.unnamedblk7.new_index' (not all control paths of combinational always assign a value)
                                                                                                     : ... Suggest use of always_latch for intentional latches
  272 |     always_comb begin : plru_replacement
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[1].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[2].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[3].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[4].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[5].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[6].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.size' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.mask' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/pmp/src/pmp_entry.sv:39:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.lsu_i.gen_mmu_sv39.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[7].i_pmp_entry.unnamedblk1.base' (not all control paths of combinational always assign a value)
                                                                                                          : ... Suggest use of always_latch for intentional latches
   39 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:71:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.clu_i.result_set_offset' (not all control paths of combinational always assign a value)
                                                                                                   : ... Suggest use of always_latch for intentional latches
   71 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:71:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.clu_i.unnamedblk1.tmp_cap' (not all control paths of combinational always assign a value)
                                                                                                   : ... Suggest use of always_latch for intentional latches
   71 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:71:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.clu_i.op_set_addr' (not all control paths of combinational always assign a value)
                                                                                                   : ... Suggest use of always_latch for intentional latches
   71 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/cheri_unit.sv:71:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.clu_i.unnamedblk1.tmp_set_bounds' (not all control paths of combinational always assign a value)
                                                                                                   : ... Suggest use of always_latch for intentional latches
   71 |     always_comb begin
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:645:7: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi.gen_special_results_int[2].active_format.special_results.special_res' (not all control paths of combinational always assign a value)
                                                                                                                  : ... Suggest use of always_latch for intentional latches
  645 |       always_comb begin : special_results
      |       ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/fpu/src/fpnew_cast_multi.sv:645:7: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi.gen_special_results_int[3].active_format.special_results.special_res' (not all control paths of combinational always assign a value)
                                                                                                                  : ... Suggest use of always_latch for intentional latches
  645 |       always_comb begin : special_results
      |       ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/commit_stage.sv:298:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.ex_commit' (not all control paths of combinational always assign a value)
                                                                                                      : ... Suggest use of always_latch for intentional latches
  298 |     always_comb begin : exception_handling
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1538:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.csr_regfile_i.uscratchc_d' (not all control paths of combinational always assign a value)
                                                                                                      : ... Suggest use of always_latch for intentional latches
 1538 |     always_comb begin : scr_update_process
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1538:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.csr_regfile_i.utdc_d' (not all control paths of combinational always assign a value)
                                                                                                      : ... Suggest use of always_latch for intentional latches
 1538 |     always_comb begin : scr_update_process
      |     ^~~~~~~~~~~
%Warning-LATCH: /home/ninolomata/Desktop/Development/cva6-development/cva6//core/csr_regfile.sv:1538:5: Latch inferred for signal 'ariane_testharness_dii.i_ariane.csr_regfile_i.utcc_d' (not all control paths of combinational always assign a value)
                                                                                                      : ... Suggest use of always_latch for intentional latches
 1538 |     always_comb begin : scr_update_process
      |     ^~~~~~~~~~~
%Warning-BLKSEQ: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/rvfi_tracer.sv:35:12: Blocking assignments (=) in sequential (flop or latch) block
                                                                                                              : ... Suggest delayed assignments (<=)
   35 |       pc64 = {{riscv::XLEN-riscv::VLEN{rvfi_i[i].pc_rdata[riscv::VLEN-1]}}, rvfi_i[i].pc_rdata};
      |            ^
%Warning-BLKSEQ: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/common/SimDTM.sv:62:25: Blocking assignments (=) in sequential (flop or latch) block
                                                                                                                : ... Suggest delayed assignments (<=)
   62 |       __debug_req_valid = 0;
      |                         ^
%Warning-SYNCASYNCNET: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:16:42: Signal flopped as both synchronous and async: 'rst_ni'
                       /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:213:9: ... Location of async usage
  213 |     if(!rst_ni) begin
      |         ^~~~~~
                       /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv:67:10: ... Location of sync usage
   67 |       if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
      |          ^~~~~~~
%Warning-SYNCASYNCNET: /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/hdl/ariane_testharness_dii.sv:53:16: Signal flopped as both synchronous and async: 'ariane_testharness_dii.ndmreset_n'
                       /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/axi_mem_if/src/axi2mem.sv:287:14: ... Location of async usage
  287 |         if (~rst_ni) begin
      |              ^~~~~~
                       /home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv:67:10: ... Location of sync usage
   67 |       if(Rst_RBI == 1'b0 && SIM_INIT>0) begin
      |          ^~~~~~~
cd work-ver && make -j -f Variane_testharness_dii.mk
/home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/tb_testRig_cheri/work-ver
make[1]: Entering directory '/home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/tb_testRig_cheri/work-ver'
make[1]: *** No rule to make target '/home/ninolomata/Desktop/Development/cva6-development/cva6//corev_apu/tb/tb_testRig_cheri/src/ariane_tb.cpp', needed by 'ariane_tb.o'.  Stop.
make[1]: Leaving directory '/home/ninolomata/Desktop/Development/cva6-development/cva6/corev_apu/tb/tb_testRig_cheri/work-ver'
make: *** [Makefile:218: verilate] Error 2
