//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Tue Nov 26 14:51:06 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1 const
// RDY_get_B                      O     1 const
// RDY_get_C                      O     1 const
// RDY_get_select                 O     1 const
// result                         O    32
// RDY_result                     O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_a                        I    16 reg
// get_B_b                        I    16 reg
// get_C_c                        I    32 reg
// get_select_s                   I     1 reg
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_get_select                  I     1
// EN_result                      I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mac(CLK,
	   RST_N,

	   get_A_a,
	   EN_get_A,
	   RDY_get_A,

	   get_B_b,
	   EN_get_B,
	   RDY_get_B,

	   get_C_c,
	   EN_get_C,
	   RDY_get_C,

	   get_select_s,
	   EN_get_select,
	   RDY_get_select,

	   EN_result,
	   result,
	   RDY_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_a;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_b;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_c;
  input  EN_get_C;
  output RDY_get_C;

  // action method get_select
  input  get_select_s;
  input  EN_get_select;
  output RDY_get_select;

  // actionvalue method result
  input  EN_result;
  output [31 : 0] result;
  output RDY_result;

  // signals for module outputs
  wire [31 : 0] result;
  wire RDY_get_A, RDY_get_B, RDY_get_C, RDY_get_select, RDY_result;

  // register rg_A
  reg [15 : 0] rg_A;
  wire [15 : 0] rg_A_D_IN;
  wire rg_A_EN;

  // register rg_B
  reg [15 : 0] rg_B;
  wire [15 : 0] rg_B_D_IN;
  wire rg_B_EN;

  // register rg_C
  reg [31 : 0] rg_C;
  wire [31 : 0] rg_C_D_IN;
  wire rg_C_EN;

  // register rg_out_fp
  reg [31 : 0] rg_out_fp;
  wire [31 : 0] rg_out_fp_D_IN;
  wire rg_out_fp_EN;

  // register rg_out_int
  reg [31 : 0] rg_out_int;
  wire [31 : 0] rg_out_int_D_IN;
  wire rg_out_int_EN;

  // register rg_select
  reg rg_select;
  wire rg_select_D_IN, rg_select_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mac,
       CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_get_select,
       CAN_FIRE_result,
       WILL_FIRE_RL_rl_mac,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_get_select,
       WILL_FIRE_result;

  // remaining internal signals
  wire [31 : 0] IF_IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B__ETC___d1779,
		IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q39,
		IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q65,
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q61,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848;
  wire [29 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086;
  wire [27 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085;
  wire [25 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084;
  wire [24 : 0] IF_IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_ETC__q66,
		IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970,
		IF_shiftedMantA5890_BIT_0_AND_shiftedMantB5891_ETC__q60,
		IF_shiftedMantA5890_BIT_0_XOR_shiftedMantB5891_ETC__q62,
		add_mant_Result__h141148,
		add_mant_Result__h148660,
		add_mant_Result__h148688,
		add_mant_Result__h151014,
		shiftedMantA__h140853,
		shiftedMantA__h140880,
		shiftedMantA__h85890,
		shiftedMantB__h140854,
		shiftedMantB__h85891;
  wire [23 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083;
  wire [22 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1965;
  wire [21 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082;
  wire [20 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1964;
  wire [19 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081;
  wire [18 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1963;
  wire [17 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080;
  wire [16 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1962;
  wire [15 : 0] IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q38,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29,
		IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q40,
		IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q41,
		IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q42,
		IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q43,
		IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q44,
		IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q45,
		IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q46,
		IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q47,
		IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q48,
		IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q49,
		IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q50,
		IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q51,
		IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q52,
		IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q53,
		IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q9,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700,
		IF_rg_A_BIT_0_THEN_1_ELSE_0__q1,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260,
		IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079,
		SEXT_rg_A_0_BITS_7_TO_0_1___d22,
		SEXT_rg_B_BITS_7_TO_0____d3,
		_theResult_____5_snd__h123762,
		mantissa_result__h123763,
		mantissa_result__h130849,
		mantissa_result__h86706,
		mantissa_result__h87215,
		mantissa_result__h87724,
		mantissa_result__h88233,
		mantissa_result__h88742,
		mantissa_result__h89251,
		mantissa_result__h89760,
		mult_result__h1366,
		mult_result__h1899,
		mult_result__h2432,
		mult_result__h2965,
		mult_result__h3498,
		mult_result__h4031,
		mult_result__h4564,
		mult_result__h5097,
		mult_result__h5630,
		mult_result__h6163,
		mult_result__h6696,
		mult_result__h7229,
		mult_result__h7762,
		mult_result__h8295,
		mult_result__h8828,
		mult_result__h9361,
		x__h1216;
  wire [14 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1961;
  wire [13 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739,
		IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1182,
		IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1258,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1464,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1584,
		INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1526,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078;
  wire [12 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1960;
  wire [11 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738,
		IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1329,
		IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1463,
		IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1525,
		IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1583,
		INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1398,
		SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077;
  wire [10 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1959;
  wire [9 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1180,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1328,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1397,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1462,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1524,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1582,
	       INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1256,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076;
  wire [8 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1958,
	       IF_INV_theResult_____5_snd23762_BIT_9_THEN_2_E_ETC__q57,
	       IF_theResult_____5_snd23762_BIT_9_THEN_4_ELSE_0__q54;
  wire [7 : 0] IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC__q63,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1741,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1742,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1760,
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC__q56,
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6,
	       IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710,
	       IF_INV_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_ETC__q64,
	       IF_INV_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_ETC__q58,
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534,
	       IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2,
	       IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1255,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1327,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1396,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1461,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1523,
	       IF_theResult_____5_snd23762_BIT_8_THEN_IF_IF_I_ETC__q59,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075,
	       add_exp_result___1__h148689,
	       expA__h85884,
	       expDiff__h140852,
	       expDiff__h140879,
	       rg_A_BITS_7_TO_0__q8,
	       rg_B_BITS_7_TO_0__q7,
	       spliced_bits__h123766,
	       spliced_bits__h123793,
	       spliced_bits__h133507,
	       spliced_bits__h85925;
  wire [6 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1957;
  wire [5 : 0] IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1756,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1178,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1254,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1326,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1395,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074,
	       rg_A_0_BIT_12_617_XOR_rg_B_BIT_12_618_649_XOR__ETC___d1704;
  wire [4 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1956;
  wire [3 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d2000,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1738,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073,
	       rg_A_0_BIT_10_623_XOR_rg_B_BIT_10_624_643_XOR__ETC___d1703;
  wire [2 : 0] IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1955;
  wire [1 : 0] SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072;
  wire IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1772,
       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1745,
       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1568,
       x__h100016,
       x__h100113,
       x__h100293,
       x__h100390,
       x__h100570,
       x__h100667,
       x__h100847,
       x__h100944,
       x__h103671,
       x__h103945,
       x__h104042,
       x__h104223,
       x__h104320,
       x__h104500,
       x__h104597,
       x__h104777,
       x__h104874,
       x__h105054,
       x__h105151,
       x__h105331,
       x__h105428,
       x__h108150,
       x__h108424,
       x__h108521,
       x__h108702,
       x__h108799,
       x__h108979,
       x__h109076,
       x__h109256,
       x__h109353,
       x__h109533,
       x__h109630,
       x__h109810,
       x__h109907,
       x__h112624,
       x__h112898,
       x__h112995,
       x__h113176,
       x__h113273,
       x__h113453,
       x__h113550,
       x__h113730,
       x__h113827,
       x__h114007,
       x__h114104,
       x__h114284,
       x__h114381,
       x__h117093,
       x__h117367,
       x__h117464,
       x__h117645,
       x__h117742,
       x__h117922,
       x__h118019,
       x__h118199,
       x__h118296,
       x__h118476,
       x__h118573,
       x__h118753,
       x__h118850,
       x__h121557,
       x__h121831,
       x__h121928,
       x__h122109,
       x__h122206,
       x__h122386,
       x__h122483,
       x__h122663,
       x__h122760,
       x__h122940,
       x__h123037,
       x__h123217,
       x__h123314,
       x__h124331,
       x__h124602,
       x__h124698,
       x__h124877,
       x__h124973,
       x__h125151,
       x__h125247,
       x__h125425,
       x__h125521,
       x__h125699,
       x__h125795,
       x__h125973,
       x__h126069,
       x__h126624,
       x__h126896,
       x__h127171,
       x__h127445,
       x__h127719,
       x__h127993,
       x__h128267,
       x__h128919,
       x__h129191,
       x__h129466,
       x__h129740,
       x__h130014,
       x__h130288,
       x__h130562,
       x__h141956,
       x__h142233,
       x__h142331,
       x__h142514,
       x__h142612,
       x__h142794,
       x__h142892,
       x__h143074,
       x__h143172,
       x__h143354,
       x__h143452,
       x__h143634,
       x__h143732,
       x__h143914,
       x__h144012,
       x__h14404,
       x__h144194,
       x__h144292,
       x__h144474,
       x__h144572,
       x__h144754,
       x__h144852,
       x__h145034,
       x__h145132,
       x__h145314,
       x__h145412,
       x__h145594,
       x__h145692,
       x__h145874,
       x__h145972,
       x__h146154,
       x__h146252,
       x__h146434,
       x__h146532,
       x__h146714,
       x__h14678,
       x__h146812,
       x__h146994,
       x__h147092,
       x__h147274,
       x__h147372,
       x__h147554,
       x__h147652,
       x__h14775,
       x__h147834,
       x__h147932,
       x__h148114,
       x__h148212,
       x__h148394,
       x__h148492,
       x__h14956,
       x__h15053,
       x__h15233,
       x__h15330,
       x__h15510,
       x__h15607,
       x__h15787,
       x__h15884,
       x__h16064,
       x__h16161,
       x__h16341,
       x__h16438,
       x__h16618,
       x__h16715,
       x__h16895,
       x__h16992,
       x__h17172,
       x__h17269,
       x__h17449,
       x__h17546,
       x__h17726,
       x__h17823,
       x__h18003,
       x__h18100,
       x__h18917,
       x__h19191,
       x__h19288,
       x__h19469,
       x__h19566,
       x__h19746,
       x__h19843,
       x__h20023,
       x__h20120,
       x__h20300,
       x__h20397,
       x__h20577,
       x__h20674,
       x__h20854,
       x__h20951,
       x__h21131,
       x__h21228,
       x__h21408,
       x__h21505,
       x__h21685,
       x__h21782,
       x__h21962,
       x__h22059,
       x__h22239,
       x__h22336,
       x__h23425,
       x__h23699,
       x__h23796,
       x__h23977,
       x__h24074,
       x__h24254,
       x__h24351,
       x__h24531,
       x__h24628,
       x__h24808,
       x__h24905,
       x__h25085,
       x__h25182,
       x__h25362,
       x__h25459,
       x__h25639,
       x__h25736,
       x__h25916,
       x__h26013,
       x__h26193,
       x__h26290,
       x__h26470,
       x__h26567,
       x__h27928,
       x__h28202,
       x__h28299,
       x__h28480,
       x__h28577,
       x__h28757,
       x__h28854,
       x__h29034,
       x__h29131,
       x__h29311,
       x__h29408,
       x__h29588,
       x__h29685,
       x__h29865,
       x__h29962,
       x__h30142,
       x__h30239,
       x__h30419,
       x__h30516,
       x__h30696,
       x__h30793,
       x__h32426,
       x__h32700,
       x__h32797,
       x__h32978,
       x__h33075,
       x__h33255,
       x__h33352,
       x__h33532,
       x__h33629,
       x__h33809,
       x__h33906,
       x__h34086,
       x__h34183,
       x__h34363,
       x__h34460,
       x__h34640,
       x__h34737,
       x__h34917,
       x__h35014,
       x__h36919,
       x__h37193,
       x__h37290,
       x__h37471,
       x__h37568,
       x__h37748,
       x__h37845,
       x__h38025,
       x__h38122,
       x__h38302,
       x__h38399,
       x__h38579,
       x__h38676,
       x__h38856,
       x__h38953,
       x__h39133,
       x__h39230,
       x__h41407,
       x__h41681,
       x__h41778,
       x__h41959,
       x__h42056,
       x__h42236,
       x__h42333,
       x__h42513,
       x__h42610,
       x__h42790,
       x__h42887,
       x__h43067,
       x__h43164,
       x__h43344,
       x__h43441,
       x__h45890,
       x__h46164,
       x__h46261,
       x__h46442,
       x__h46539,
       x__h46719,
       x__h46816,
       x__h46996,
       x__h47093,
       x__h47273,
       x__h47370,
       x__h47550,
       x__h47647,
       x__h50368,
       x__h50642,
       x__h50739,
       x__h50920,
       x__h51017,
       x__h51197,
       x__h51294,
       x__h51474,
       x__h51571,
       x__h51751,
       x__h51848,
       x__h54841,
       x__h55115,
       x__h55212,
       x__h55393,
       x__h55490,
       x__h55670,
       x__h55767,
       x__h55947,
       x__h56044,
       x__h59309,
       x__h59583,
       x__h59680,
       x__h59861,
       x__h59958,
       x__h60138,
       x__h60235,
       x__h63772,
       x__h64046,
       x__h64143,
       x__h64324,
       x__h64421,
       x__h68230,
       x__h68504,
       x__h68601,
       x__h72683,
       x__h77200,
       x__h77477,
       x__h77575,
       x__h77758,
       x__h77856,
       x__h78038,
       x__h78136,
       x__h78318,
       x__h78416,
       x__h78598,
       x__h78696,
       x__h78878,
       x__h78976,
       x__h79158,
       x__h79256,
       x__h79438,
       x__h79536,
       x__h79718,
       x__h79816,
       x__h79998,
       x__h80096,
       x__h80278,
       x__h80376,
       x__h80558,
       x__h80656,
       x__h80838,
       x__h80936,
       x__h81118,
       x__h81216,
       x__h81398,
       x__h81496,
       x__h81678,
       x__h81776,
       x__h81958,
       x__h82056,
       x__h82238,
       x__h82336,
       x__h82518,
       x__h82616,
       x__h82798,
       x__h82896,
       x__h83078,
       x__h83176,
       x__h83358,
       x__h83456,
       x__h83638,
       x__h83736,
       x__h83918,
       x__h84016,
       x__h84198,
       x__h84296,
       x__h84478,
       x__h84576,
       x__h84758,
       x__h84856,
       x__h85038,
       x__h85136,
       x__h85318,
       x__h85416,
       x__h85598,
       x__h85696,
       x__h94698,
       x__h94972,
       x__h95069,
       x__h95250,
       x__h95347,
       x__h95527,
       x__h95624,
       x__h95804,
       x__h95901,
       x__h96081,
       x__h96178,
       x__h96358,
       x__h96455,
       x__h99187,
       x__h99461,
       x__h99558,
       x__h99739,
       x__h99836,
       y__h100017,
       y__h100114,
       y__h100294,
       y__h100391,
       y__h100571,
       y__h100668,
       y__h100848,
       y__h100945,
       y__h101125,
       y__h101222,
       y__h101402,
       y__h101679,
       y__h101956,
       y__h102233,
       y__h102510,
       y__h103946,
       y__h104043,
       y__h104224,
       y__h104321,
       y__h104501,
       y__h104598,
       y__h104778,
       y__h104875,
       y__h105055,
       y__h105152,
       y__h105332,
       y__h105429,
       y__h105609,
       y__h105706,
       y__h105886,
       y__h106163,
       y__h106440,
       y__h106717,
       y__h108425,
       y__h108522,
       y__h108703,
       y__h108800,
       y__h108980,
       y__h109077,
       y__h109257,
       y__h109354,
       y__h109534,
       y__h109631,
       y__h109811,
       y__h109908,
       y__h110088,
       y__h110185,
       y__h110365,
       y__h110642,
       y__h110919,
       y__h112899,
       y__h112996,
       y__h113177,
       y__h113274,
       y__h113454,
       y__h113551,
       y__h113731,
       y__h113828,
       y__h114008,
       y__h114105,
       y__h114285,
       y__h114382,
       y__h114562,
       y__h114659,
       y__h114839,
       y__h115116,
       y__h117368,
       y__h117465,
       y__h117646,
       y__h117743,
       y__h117923,
       y__h118020,
       y__h118200,
       y__h118297,
       y__h118477,
       y__h118574,
       y__h118754,
       y__h118851,
       y__h119031,
       y__h119128,
       y__h119308,
       y__h121832,
       y__h121929,
       y__h122110,
       y__h122207,
       y__h122387,
       y__h122484,
       y__h122664,
       y__h122761,
       y__h122941,
       y__h123038,
       y__h123218,
       y__h123315,
       y__h123495,
       y__h123592,
       y__h124603,
       y__h124699,
       y__h124878,
       y__h124974,
       y__h125152,
       y__h125248,
       y__h125426,
       y__h125522,
       y__h125700,
       y__h125796,
       y__h125974,
       y__h126070,
       y__h126897,
       y__h127172,
       y__h127446,
       y__h127720,
       y__h127994,
       y__h128268,
       y__h129192,
       y__h129467,
       y__h129741,
       y__h130015,
       y__h130289,
       y__h130563,
       y__h131875,
       y__h132150,
       y__h132424,
       y__h132698,
       y__h132972,
       y__h134192,
       y__h134467,
       y__h134741,
       y__h135015,
       y__h135289,
       y__h135563,
       y__h142234,
       y__h142332,
       y__h142515,
       y__h142613,
       y__h142795,
       y__h142893,
       y__h143075,
       y__h143173,
       y__h143355,
       y__h143453,
       y__h143635,
       y__h143733,
       y__h143915,
       y__h144013,
       y__h144195,
       y__h144293,
       y__h144475,
       y__h144573,
       y__h144755,
       y__h144853,
       y__h145035,
       y__h145133,
       y__h145315,
       y__h145413,
       y__h145595,
       y__h145693,
       y__h145875,
       y__h145973,
       y__h146155,
       y__h146253,
       y__h146435,
       y__h146533,
       y__h146715,
       y__h14679,
       y__h146813,
       y__h146995,
       y__h147093,
       y__h147275,
       y__h147373,
       y__h147555,
       y__h147653,
       y__h14776,
       y__h147835,
       y__h147933,
       y__h148115,
       y__h148213,
       y__h148395,
       y__h148493,
       y__h149317,
       y__h14957,
       y__h149595,
       y__h149872,
       y__h150149,
       y__h150426,
       y__h15054,
       y__h150703,
       y__h15234,
       y__h15331,
       y__h15511,
       y__h15608,
       y__h15788,
       y__h15885,
       y__h16065,
       y__h16162,
       y__h16342,
       y__h16439,
       y__h16619,
       y__h16716,
       y__h16896,
       y__h16993,
       y__h17173,
       y__h17270,
       y__h17450,
       y__h17547,
       y__h17727,
       y__h17824,
       y__h18004,
       y__h18101,
       y__h19192,
       y__h19289,
       y__h19470,
       y__h19567,
       y__h19747,
       y__h19844,
       y__h20024,
       y__h20121,
       y__h20301,
       y__h20398,
       y__h20578,
       y__h20675,
       y__h20855,
       y__h20952,
       y__h21132,
       y__h21229,
       y__h21409,
       y__h21506,
       y__h21686,
       y__h21783,
       y__h21963,
       y__h22060,
       y__h22240,
       y__h22337,
       y__h23700,
       y__h23797,
       y__h23978,
       y__h24075,
       y__h24255,
       y__h24352,
       y__h24532,
       y__h24629,
       y__h24809,
       y__h24906,
       y__h25086,
       y__h25183,
       y__h25363,
       y__h25460,
       y__h25640,
       y__h25737,
       y__h25917,
       y__h26014,
       y__h26194,
       y__h26291,
       y__h26471,
       y__h26568,
       y__h28203,
       y__h28300,
       y__h28481,
       y__h28578,
       y__h28758,
       y__h28855,
       y__h29035,
       y__h29132,
       y__h29312,
       y__h29409,
       y__h29589,
       y__h29686,
       y__h29866,
       y__h29963,
       y__h30143,
       y__h30240,
       y__h30420,
       y__h30517,
       y__h30697,
       y__h30794,
       y__h32701,
       y__h32798,
       y__h32979,
       y__h33076,
       y__h33256,
       y__h33353,
       y__h33533,
       y__h33630,
       y__h33810,
       y__h33907,
       y__h34087,
       y__h34184,
       y__h34364,
       y__h34461,
       y__h34641,
       y__h34738,
       y__h34918,
       y__h35015,
       y__h37194,
       y__h37291,
       y__h37472,
       y__h37569,
       y__h37749,
       y__h37846,
       y__h38026,
       y__h38123,
       y__h38303,
       y__h38400,
       y__h38580,
       y__h38677,
       y__h38857,
       y__h38954,
       y__h39134,
       y__h39231,
       y__h41682,
       y__h41779,
       y__h41960,
       y__h42057,
       y__h42237,
       y__h42334,
       y__h42514,
       y__h42611,
       y__h42791,
       y__h42888,
       y__h43068,
       y__h43165,
       y__h43345,
       y__h43442,
       y__h46165,
       y__h46262,
       y__h46443,
       y__h46540,
       y__h46720,
       y__h46817,
       y__h46997,
       y__h47094,
       y__h47274,
       y__h47371,
       y__h47551,
       y__h47648,
       y__h50643,
       y__h50740,
       y__h50921,
       y__h51018,
       y__h51198,
       y__h51295,
       y__h51475,
       y__h51572,
       y__h51752,
       y__h51849,
       y__h55116,
       y__h55213,
       y__h55394,
       y__h55491,
       y__h55671,
       y__h55768,
       y__h55948,
       y__h56045,
       y__h59584,
       y__h59681,
       y__h59862,
       y__h59959,
       y__h60139,
       y__h60236,
       y__h64047,
       y__h64144,
       y__h64325,
       y__h64422,
       y__h68505,
       y__h68602,
       y__h77478,
       y__h77576,
       y__h77759,
       y__h77857,
       y__h78039,
       y__h78137,
       y__h78319,
       y__h78417,
       y__h78599,
       y__h78697,
       y__h78879,
       y__h78977,
       y__h79159,
       y__h79257,
       y__h79439,
       y__h79537,
       y__h79719,
       y__h79817,
       y__h79999,
       y__h80097,
       y__h80279,
       y__h80377,
       y__h80559,
       y__h80657,
       y__h80839,
       y__h80937,
       y__h81119,
       y__h81217,
       y__h81399,
       y__h81497,
       y__h81679,
       y__h81777,
       y__h81959,
       y__h82057,
       y__h82239,
       y__h82337,
       y__h82519,
       y__h82617,
       y__h82799,
       y__h82897,
       y__h83079,
       y__h83177,
       y__h83359,
       y__h83457,
       y__h83639,
       y__h83737,
       y__h83919,
       y__h84017,
       y__h84199,
       y__h84297,
       y__h84479,
       y__h84577,
       y__h84759,
       y__h84857,
       y__h85039,
       y__h85137,
       y__h85319,
       y__h85417,
       y__h85599,
       y__h85697,
       y__h94973,
       y__h95070,
       y__h95251,
       y__h95348,
       y__h95528,
       y__h95625,
       y__h95805,
       y__h95902,
       y__h96082,
       y__h96179,
       y__h96359,
       y__h96456,
       y__h96636,
       y__h96733,
       y__h96913,
       y__h97190,
       y__h97467,
       y__h97744,
       y__h98021,
       y__h98298,
       y__h99462,
       y__h99559,
       y__h99740,
       y__h99837;

  // action method get_A
  assign RDY_get_A = 1'd1 ;
  assign CAN_FIRE_get_A = 1'd1 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = 1'd1 ;
  assign CAN_FIRE_get_B = 1'd1 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = 1'd1 ;
  assign CAN_FIRE_get_C = 1'd1 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method get_select
  assign RDY_get_select = 1'd1 ;
  assign CAN_FIRE_get_select = 1'd1 ;
  assign WILL_FIRE_get_select = EN_get_select ;

  // actionvalue method result
  assign result = rg_select ? rg_out_fp : rg_out_int ;
  assign RDY_result = 1'd1 ;
  assign CAN_FIRE_result = 1'd1 ;
  assign WILL_FIRE_result = EN_result ;

  // rule RL_rl_mac
  assign CAN_FIRE_RL_rl_mac = 1'd1 ;
  assign WILL_FIRE_RL_rl_mac = 1'd1 ;

  // register rg_A
  assign rg_A_D_IN = get_A_a ;
  assign rg_A_EN = EN_get_A ;

  // register rg_B
  assign rg_B_D_IN = get_B_b ;
  assign rg_B_EN = EN_get_B ;

  // register rg_C
  assign rg_C_D_IN = get_C_c ;
  assign rg_C_EN = EN_get_C ;

  // register rg_out_fp
  assign rg_out_fp_D_IN =
	     { IF_IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B__ETC___d1779[31],
	       spliced_bits__h85925,
	       IF_IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_ETC__q66[24:2] } ;
  assign rg_out_fp_EN = 1'd1 ;

  // register rg_out_int
  assign rg_out_int_D_IN =
	     { x__h85598 ^ y__h85599,
	       x__h85318 ^ y__h85319,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086 } ;
  assign rg_out_int_EN = 1'd1 ;

  // register rg_select
  assign rg_select_D_IN = get_select_s ;
  assign rg_select_EN = EN_get_select ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B__ETC___d1779 =
	     (IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1772 ?
		rg_C[31] :
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q61[31]) ?
	       32'h80000000 :
	       32'd0 ;
  assign IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC__q63 =
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1741 =
	     (y__h132972 & _theResult_____5_snd__h123762[15]) ?
	       spliced_bits__h133507 :
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710 ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1772 =
	     shiftedMantA__h85890 <= shiftedMantB__h85891 ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1955 =
	     { x__h142233 ^ y__h142234,
	       x__h141956 ^
	       IF_shiftedMantA5890_BIT_0_AND_shiftedMantB5891_ETC__q60[1],
	       IF_shiftedMantA5890_BIT_0_XOR_shiftedMantB5891_ETC__q62[0] } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1956 =
	     { x__h142794 ^ y__h142795,
	       x__h142514 ^ y__h142515,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1955 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1957 =
	     { x__h143354 ^ y__h143355,
	       x__h143074 ^ y__h143075,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1956 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1958 =
	     { x__h143914 ^ y__h143915,
	       x__h143634 ^ y__h143635,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1957 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1959 =
	     { x__h144474 ^ y__h144475,
	       x__h144194 ^ y__h144195,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1958 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1960 =
	     { x__h145034 ^ y__h145035,
	       x__h144754 ^ y__h144755,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1959 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1961 =
	     { x__h145594 ^ y__h145595,
	       x__h145314 ^ y__h145315,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1960 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1962 =
	     { x__h146154 ^ y__h146155,
	       x__h145874 ^ y__h145875,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1961 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1963 =
	     { x__h146714 ^ y__h146715,
	       x__h146434 ^ y__h146435,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1962 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1964 =
	     { x__h147274 ^ y__h147275,
	       x__h146994 ^ y__h146995,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1963 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1965 =
	     { x__h147834 ^ y__h147835,
	       x__h147554 ^ y__h147555,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1964 } ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1745 ?
	       rg_C[30:23] :
	       expA__h85884 ;
  assign IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d2000 =
	     { IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[3] ^
	       y__h149595,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[2] ^
	       y__h149317,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[1] ^
	       IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC__q63[1],
	       IF_INV_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_ETC__q64[0] } ;
  assign IF_IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_ETC__q66 =
	     IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970[24] ?
	       add_mant_Result__h148688 :
	       add_mant_Result__h151014 ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1742 =
	     (_theResult_____5_snd__h123762[7] ||
	      { _theResult_____5_snd__h123762[6:0], 7'b0 } != 14'd0 ||
	      _theResult_____5_snd__h123762[9]) ?
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1741 :
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710 ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1745 =
	     expA__h85884 <= rg_C[30:23] ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1760 =
	     (_theResult_____5_snd__h123762[7] ||
	      { _theResult_____5_snd__h123762[6:0], 7'b0 } != 14'd0 ||
	      _theResult_____5_snd__h123762[9]) ?
	       { _theResult_____5_snd__h123762[15] ^ y__h132972,
		 _theResult_____5_snd__h123762[14] ^ y__h132698,
		 IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1756 } :
	       { _theResult_____5_snd__h123762[15:9], 1'b0 } ;
  assign IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC__q56 =
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6 =
	     IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4096 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8192 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16384 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32768 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q38 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd512 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd1024 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd2048 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970 =
	     (IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q61[31] ==
	      rg_C[31]) ?
	       add_mant_Result__h141148 :
	       add_mant_Result__h148660 ;
  assign IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4 =
	     IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3[0] ? 8'd2 : 8'd0 ;
  assign IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q40 =
	     (IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[1] &
	      rg_A[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q41 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q42 =
	     (IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[2] &
	      rg_A[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q43 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q44 =
	     (IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[3] &
	      rg_A[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q45 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q46 =
	     (IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[4] &
	      rg_A[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q47 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q48 =
	     (IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[5] &
	      rg_A[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q49 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q50 =
	     (IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[6] &
	      rg_A[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q51 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1568 ?
	       spliced_bits__h123766 :
	       spliced_bits__h123793 ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1738 =
	     { IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[3] ^
	       y__h134467,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[2] ^
	       y__h134192,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[1] ^
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC__q56[1],
	       IF_INV_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_ETC__q58[0] } ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1756 =
	     { _theResult_____5_snd__h123762[13] ^ y__h132424,
	       _theResult_____5_snd__h123762[12] ^ y__h132150,
	       _theResult_____5_snd__h123762[11] ^ y__h131875,
	       _theResult_____5_snd__h123762[10] ^
	       IF_theResult_____5_snd23762_BIT_9_THEN_4_ELSE_0__q54[2],
	       IF_INV_theResult_____5_snd23762_BIT_9_THEN_2_E_ETC__q57[1:0] } ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q52 =
	     (IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[7] &
	      rg_A[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q53 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_INV_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_ETC__q64 =
	     (~IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_ETC__q58 =
	     (~IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55 =
	     (~IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5 =
	     (~IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_theResult_____5_snd23762_BIT_9_THEN_2_E_ETC__q57 =
	     (~_theResult_____5_snd__h123762[9]) ? 9'd2 : 9'd0 ;
  assign IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q39 =
	     (SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[0] &
	      rg_C[0]) ?
	       32'd2 :
	       32'd0 ;
  assign IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q65 =
	     (SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[0] ^
	      rg_C[0]) ?
	       32'd1 :
	       32'd0 ;
  assign IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q9 =
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[0] ? 16'd1 : 16'd0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 =
	     { x__h14678 ^ y__h14679,
	       x__h14404 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10[2],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 =
	     { x__h15233 ^ y__h15234,
	       x__h14956 ^ y__h14957,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 =
	     { x__h15787 ^ y__h15788,
	       x__h15510 ^ y__h15511,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 =
	     { x__h16341 ^ y__h16342,
	       x__h16064 ^ y__h16065,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 =
	     { x__h16895 ^ y__h16896,
	       x__h16618 ^ y__h16619,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 =
	     { x__h17449 ^ y__h17450,
	       x__h17172 ^ y__h17173,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 =
	     SEXT_rg_B_BITS_7_TO_0____d3[0] ? mult_result__h9361 : 16'b0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 =
	     SEXT_rg_B_BITS_7_TO_0____d3[10] ?
	       mult_result__h4031 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 =
	     { x__h59583 ^ y__h59584,
	       x__h59309 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30[12],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[10:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 =
	     SEXT_rg_B_BITS_7_TO_0____d3[11] ?
	       mult_result__h3498 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 =
	     { x__h63772 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32[13],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[11:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 =
	     SEXT_rg_B_BITS_7_TO_0____d3[12] ?
	       mult_result__h2965 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 =
	     SEXT_rg_B_BITS_7_TO_0____d3[13] ?
	       mult_result__h2432 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 =
	     SEXT_rg_B_BITS_7_TO_0____d3[14] ?
	       mult_result__h1899 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 =
	     SEXT_rg_B_BITS_7_TO_0____d3[1] ?
	       mult_result__h8828 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 =
	     { x__h18917 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12[3],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 =
	     { x__h19469 ^ y__h19470,
	       x__h19191 ^ y__h19192,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 =
	     { x__h20023 ^ y__h20024,
	       x__h19746 ^ y__h19747,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 =
	     { x__h20577 ^ y__h20578,
	       x__h20300 ^ y__h20301,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 =
	     { x__h21131 ^ y__h21132,
	       x__h20854 ^ y__h20855,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 =
	     { x__h21685 ^ y__h21686,
	       x__h21408 ^ y__h21409,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 =
	     SEXT_rg_B_BITS_7_TO_0____d3[2] ?
	       mult_result__h8295 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 =
	     { x__h23699 ^ y__h23700,
	       x__h23425 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14[4],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[2:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 =
	     { x__h24254 ^ y__h24255,
	       x__h23977 ^ y__h23978,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 =
	     { x__h24808 ^ y__h24809,
	       x__h24531 ^ y__h24532,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 =
	     { x__h25362 ^ y__h25363,
	       x__h25085 ^ y__h25086,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 =
	     { x__h25916 ^ y__h25917,
	       x__h25639 ^ y__h25640,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 =
	     SEXT_rg_B_BITS_7_TO_0____d3[3] ?
	       mult_result__h7762 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 =
	     { x__h27928 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16[5],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[3:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 =
	     { x__h28480 ^ y__h28481,
	       x__h28202 ^ y__h28203,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 =
	     { x__h29034 ^ y__h29035,
	       x__h28757 ^ y__h28758,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 =
	     { x__h29588 ^ y__h29589,
	       x__h29311 ^ y__h29312,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 =
	     { x__h30142 ^ y__h30143,
	       x__h29865 ^ y__h29866,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 =
	     SEXT_rg_B_BITS_7_TO_0____d3[4] ?
	       mult_result__h7229 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 =
	     { x__h32700 ^ y__h32701,
	       x__h32426 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18[6],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[4:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 =
	     { x__h33255 ^ y__h33256,
	       x__h32978 ^ y__h32979,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 =
	     { x__h33809 ^ y__h33810,
	       x__h33532 ^ y__h33533,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 =
	     { x__h34363 ^ y__h34364,
	       x__h34086 ^ y__h34087,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 =
	     SEXT_rg_B_BITS_7_TO_0____d3[5] ?
	       mult_result__h6696 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 =
	     { x__h36919 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20[7],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[5:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 =
	     { x__h37471 ^ y__h37472,
	       x__h37193 ^ y__h37194,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 =
	     { x__h38025 ^ y__h38026,
	       x__h37748 ^ y__h37749,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 =
	     { x__h38579 ^ y__h38580,
	       x__h38302 ^ y__h38303,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 =
	     SEXT_rg_B_BITS_7_TO_0____d3[6] ?
	       mult_result__h6163 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 =
	     { x__h41681 ^ y__h41682,
	       x__h41407 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22[8],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[6:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 =
	     { x__h42236 ^ y__h42237,
	       x__h41959 ^ y__h41960,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 =
	     { x__h42790 ^ y__h42791,
	       x__h42513 ^ y__h42514,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 =
	     SEXT_rg_B_BITS_7_TO_0____d3[7] ?
	       mult_result__h5630 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 =
	     { x__h45890 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24[9],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[7:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 =
	     { x__h46442 ^ y__h46443,
	       x__h46164 ^ y__h46165,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 =
	     { x__h46996 ^ y__h46997,
	       x__h46719 ^ y__h46720,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 =
	     SEXT_rg_B_BITS_7_TO_0____d3[8] ?
	       mult_result__h5097 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 =
	     { x__h50642 ^ y__h50643,
	       x__h50368 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26[10],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[8:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 =
	     { x__h51197 ^ y__h51198,
	       x__h50920 ^ y__h50921,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 =
	     SEXT_rg_B_BITS_7_TO_0____d3[9] ?
	       mult_result__h4564 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 =
	     { x__h54841 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28[11],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[9:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 =
	     { x__h55393 ^ y__h55394,
	       x__h55115 ^ y__h55116,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 } ;
  assign IF_rg_A_BIT_0_THEN_1_ELSE_0__q1 = rg_A[0] ? 16'd1 : 16'd0 ;
  assign IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q61 =
	     (rg_A[15] ^ rg_B[15]) ? 32'h80000000 : 32'd0 ;
  assign IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2 =
	     (rg_A[7] & rg_B[7]) ? 8'd2 : 8'd0 ;
  assign IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3 =
	     (rg_A[7] ^ rg_B[7]) ? 8'd1 : 8'd0 ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100 =
	     rg_B[0] ? mantissa_result__h89760 : 16'b0 ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177 =
	     { x__h94972 ^ y__h94973,
	       x__h94698 ^
	       IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q40[2],
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[1] ^
	       rg_A[0],
	       IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q41[0] } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1178 =
	     { x__h95527 ^ y__h95528,
	       x__h95250 ^ y__h95251,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1177 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179 =
	     { x__h96081 ^ y__h96082,
	       x__h95804 ^ y__h95805,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1178 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1180 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[9] ^
	       y__h96636,
	       x__h96358 ^ y__h96359,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1179 } ;
  assign IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1182 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[13] ^
	       y__h97744,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[12] ^
	       y__h97467,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[11] ^
	       y__h97190,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[10] ^
	       y__h96913,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1180 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184 =
	     rg_B[1] ?
	       mantissa_result__h89251 :
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100 ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253 =
	     { x__h99187 ^
	       IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q42[3],
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[2] ^
	       rg_A[0],
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[1],
	       IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q43[0] } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1254 =
	     { x__h99739 ^ y__h99740,
	       x__h99461 ^ y__h99462,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1253 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1255 =
	     { x__h100293 ^ y__h100294,
	       x__h100016 ^ y__h100017,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1254 } ;
  assign IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1258 =
	     { IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[13] ^
	       y__h101956,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[12] ^
	       y__h101679,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[11] ^
	       y__h101402,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[10] ^
	       y__h101125,
	       INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1256 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260 =
	     rg_B[2] ?
	       mantissa_result__h88742 :
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184 ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1326 =
	     { x__h103945 ^ y__h103946,
	       x__h103671 ^
	       IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q44[4],
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[3] ^
	       rg_A[0],
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[2:1],
	       IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q45[0] } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1327 =
	     { x__h104500 ^ y__h104501,
	       x__h104223 ^ y__h104224,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1326 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1328 =
	     { x__h105054 ^ y__h105055,
	       x__h104777 ^ y__h104778,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1327 } ;
  assign IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1329 =
	     { IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[11] ^
	       y__h105609,
	       x__h105331 ^ y__h105332,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1328 } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332 =
	     rg_B[3] ?
	       mantissa_result__h88233 :
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260 ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1395 =
	     { x__h108150 ^
	       IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q46[5],
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[4] ^
	       rg_A[0],
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[3:1],
	       IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q47[0] } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1396 =
	     { x__h108702 ^ y__h108703,
	       x__h108424 ^ y__h108425,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1395 } ;
  assign IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1397 =
	     { x__h109256 ^ y__h109257,
	       x__h108979 ^ y__h108980,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1396 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401 =
	     rg_B[4] ?
	       mantissa_result__h87724 :
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332 ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1461 =
	     { x__h112898 ^ y__h112899,
	       x__h112624 ^
	       IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q48[6],
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[5] ^
	       rg_A[0],
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[4:1],
	       IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q49[0] } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1462 =
	     { x__h113453 ^ y__h113454,
	       x__h113176 ^ y__h113177,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1461 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1463 =
	     { x__h114007 ^ y__h114008,
	       x__h113730 ^ y__h113731,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1462 } ;
  assign IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1464 =
	     { IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[13] ^
	       y__h114562,
	       x__h114284 ^ y__h114285,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1463 } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466 =
	     rg_B[5] ?
	       mantissa_result__h87215 :
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401 ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1523 =
	     { x__h117093 ^
	       IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q50[7],
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[6] ^
	       rg_A[0],
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[5:1],
	       IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q51[0] } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1524 =
	     { x__h117645 ^ y__h117646,
	       x__h117367 ^ y__h117368,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1523 } ;
  assign IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1525 =
	     { x__h118199 ^ y__h118200,
	       x__h117922 ^ y__h117923,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1524 } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528 =
	     rg_B[6] ?
	       mantissa_result__h86706 :
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466 ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1568 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[15] ^
	     y__h123495 ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1582 =
	     { x__h121831 ^ y__h121832,
	       x__h121557 ^
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q52[8],
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[7] ^
	       rg_A[0],
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[6:1],
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q53[0] } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1583 =
	     { x__h122386 ^ y__h122387,
	       x__h122109 ^ y__h122110,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1582 } ;
  assign IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1584 =
	     { x__h122940 ^ y__h122941,
	       x__h122663 ^ y__h122664,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1583 } ;
  assign IF_shiftedMantA5890_BIT_0_AND_shiftedMantB5891_ETC__q60 =
	     (shiftedMantA__h85890[0] & shiftedMantB__h85891[0]) ?
	       25'd2 :
	       25'd0 ;
  assign IF_shiftedMantA5890_BIT_0_XOR_shiftedMantB5891_ETC__q62 =
	     (shiftedMantA__h85890[0] ^ shiftedMantB__h85891[0]) ?
	       25'd1 :
	       25'd0 ;
  assign IF_theResult_____5_snd23762_BIT_8_THEN_IF_IF_I_ETC__q59 =
	     _theResult_____5_snd__h123762[8] ?
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1760 :
	       { _theResult_____5_snd__h123762[15:9], 1'b0 } ;
  assign IF_theResult_____5_snd23762_BIT_9_THEN_4_ELSE_0__q54 =
	     _theResult_____5_snd__h123762[9] ? 9'd4 : 9'd0 ;
  assign INV_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_T_ETC___d1256 =
	     { x__h100847 ^ y__h100848,
	       x__h100570 ^ y__h100571,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1255 } ;
  assign INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1398 =
	     { x__h109810 ^ y__h109811,
	       x__h109533 ^ y__h109534,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1397 } ;
  assign INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1526 =
	     { x__h118753 ^ y__h118754,
	       x__h118476 ^ y__h118477,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1525 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072 =
	     { x__h77200 ^
	       IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q39[1],
	       IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q65[0] } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073 =
	     { x__h77758 ^ y__h77759,
	       x__h77477 ^ y__h77478,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1072 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074 =
	     { x__h78318 ^ y__h78319,
	       x__h78038 ^ y__h78039,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1073 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075 =
	     { x__h78878 ^ y__h78879,
	       x__h78598 ^ y__h78599,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1074 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076 =
	     { x__h79438 ^ y__h79439,
	       x__h79158 ^ y__h79159,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1075 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077 =
	     { x__h79998 ^ y__h79999,
	       x__h79718 ^ y__h79719,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1076 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078 =
	     { x__h80558 ^ y__h80559,
	       x__h80278 ^ y__h80279,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1077 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079 =
	     { x__h81118 ^ y__h81119,
	       x__h80838 ^ y__h80839,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1078 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080 =
	     { x__h81678 ^ y__h81679,
	       x__h81398 ^ y__h81399,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1079 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081 =
	     { x__h82238 ^ y__h82239,
	       x__h81958 ^ y__h81959,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1080 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082 =
	     { x__h82798 ^ y__h82799,
	       x__h82518 ^ y__h82519,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1081 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083 =
	     { x__h83358 ^ y__h83359,
	       x__h83078 ^ y__h83079,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1082 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084 =
	     { x__h83918 ^ y__h83919,
	       x__h83638 ^ y__h83639,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1083 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085 =
	     { x__h84478 ^ y__h84479,
	       x__h84198 ^ y__h84199,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1084 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1086 =
	     { x__h85038 ^ y__h85039,
	       x__h84758 ^ y__h84759,
	       SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d1085 } ;
  assign SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848 =
	     { {16{x__h1216[15]}}, x__h1216 } ;
  assign SEXT_rg_A_0_BITS_7_TO_0_1___d22 =
	     { {8{rg_A_BITS_7_TO_0__q8[7]}}, rg_A_BITS_7_TO_0__q8 } ;
  assign SEXT_rg_B_BITS_7_TO_0____d3 =
	     { {8{rg_B_BITS_7_TO_0__q7[7]}}, rg_B_BITS_7_TO_0__q7 } ;
  assign _theResult_____5_snd__h123762 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1568 ?
	       mantissa_result__h123763 :
	       mantissa_result__h130849 ;
  assign add_exp_result___1__h148689 =
	     { IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[7] ^
	       y__h150703,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[6] ^
	       y__h150426,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[5] ^
	       y__h150149,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[4] ^
	       y__h149872,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d2000 } ;
  assign add_mant_Result__h141148 =
	     { x__h148394 ^ y__h148395,
	       x__h148114 ^ y__h148115,
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1965 } ;
  assign add_mant_Result__h148660 =
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1772 ?
	       shiftedMantB__h85891 - shiftedMantA__h85890 :
	       shiftedMantA__h85890 - shiftedMantB__h85891 ;
  assign add_mant_Result__h148688 =
	     { IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970[23:0],
	       1'd0 } ;
  assign add_mant_Result__h151014 =
	     { IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970[22:0],
	       2'd0 } ;
  assign expA__h85884 =
	     _theResult_____5_snd__h123762[8] ?
	       IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1742 :
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710 ;
  assign expDiff__h140852 = expA__h85884 - rg_C[30:23] ;
  assign expDiff__h140879 = rg_C[30:23] - expA__h85884 ;
  assign mantissa_result__h123763 =
	     { x__h123217 ^ y__h123218,
	       IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1584,
	       1'd0 } ;
  assign mantissa_result__h130849 =
	     { IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1584,
	       2'd0 } ;
  assign mantissa_result__h86706 =
	     { IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[15] ^
	       y__h119308,
	       IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[14] ^
	       y__h119031,
	       INV_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_T_ETC___d1526 } ;
  assign mantissa_result__h87215 =
	     { IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[15] ^
	       y__h115116,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[14] ^
	       y__h114839,
	       IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1464 } ;
  assign mantissa_result__h87724 =
	     { IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[15] ^
	       y__h110919,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[14] ^
	       y__h110642,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[13] ^
	       y__h110365,
	       IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[12] ^
	       y__h110088,
	       INV_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_T_ETC___d1398 } ;
  assign mantissa_result__h88233 =
	     { IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[15] ^
	       y__h106717,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[14] ^
	       y__h106440,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[13] ^
	       y__h106163,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[12] ^
	       y__h105886,
	       IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1329 } ;
  assign mantissa_result__h88742 =
	     { IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[15] ^
	       y__h102510,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[14] ^
	       y__h102233,
	       IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1258 } ;
  assign mantissa_result__h89251 =
	     { IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[15] ^
	       y__h98298,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[14] ^
	       y__h98021,
	       IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1182 } ;
  assign mantissa_result__h89760 =
	     { 9'd1, rg_A[6:1], IF_rg_A_BIT_0_THEN_1_ELSE_0__q1[0] } ;
  assign mult_result__h1366 =
	     { IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[15] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[14:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q38[0] } ;
  assign mult_result__h1899 =
	     { x__h72683 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q36[15],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[13:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37[0] } ;
  assign mult_result__h2432 =
	     { x__h68504 ^ y__h68505,
	       x__h68230 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34[14],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[12:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35[0] } ;
  assign mult_result__h2965 =
	     { x__h64324 ^ y__h64325,
	       x__h64046 ^ y__h64047,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 } ;
  assign mult_result__h3498 =
	     { x__h60138 ^ y__h60139,
	       x__h59861 ^ y__h59862,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 } ;
  assign mult_result__h4031 =
	     { x__h55947 ^ y__h55948,
	       x__h55670 ^ y__h55671,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 } ;
  assign mult_result__h4564 =
	     { x__h51751 ^ y__h51752,
	       x__h51474 ^ y__h51475,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 } ;
  assign mult_result__h5097 =
	     { x__h47550 ^ y__h47551,
	       x__h47273 ^ y__h47274,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 } ;
  assign mult_result__h5630 =
	     { x__h43344 ^ y__h43345,
	       x__h43067 ^ y__h43068,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 } ;
  assign mult_result__h6163 =
	     { x__h39133 ^ y__h39134,
	       x__h38856 ^ y__h38857,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 } ;
  assign mult_result__h6696 =
	     { x__h34917 ^ y__h34918,
	       x__h34640 ^ y__h34641,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 } ;
  assign mult_result__h7229 =
	     { x__h30696 ^ y__h30697,
	       x__h30419 ^ y__h30420,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 } ;
  assign mult_result__h7762 =
	     { x__h26470 ^ y__h26471,
	       x__h26193 ^ y__h26194,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 } ;
  assign mult_result__h8295 =
	     { x__h22239 ^ y__h22240,
	       x__h21962 ^ y__h21963,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 } ;
  assign mult_result__h8828 =
	     { x__h18003 ^ y__h18004,
	       x__h17726 ^ y__h17727,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 } ;
  assign mult_result__h9361 =
	     { SEXT_rg_A_0_BITS_7_TO_0_1___d22[15:1],
	       IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q9[0] } ;
  assign rg_A_0_BIT_10_623_XOR_rg_B_BIT_10_624_643_XOR__ETC___d1703 =
	     { x__h129466 ^ y__h129467,
	       x__h129191 ^ y__h129192,
	       x__h128919 ^
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6[1],
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55[0] } ;
  assign rg_A_0_BIT_12_617_XOR_rg_B_BIT_12_618_649_XOR__ETC___d1704 =
	     { x__h130014 ^ y__h130015,
	       x__h129740 ^ y__h129741,
	       rg_A_0_BIT_10_623_XOR_rg_B_BIT_10_624_643_XOR__ETC___d1703 } ;
  assign rg_A_BITS_7_TO_0__q8 = rg_A[7:0] ;
  assign rg_B_BITS_7_TO_0__q7 = rg_B[7:0] ;
  assign shiftedMantA__h140853 =
	     { 2'd1,
	       IF_theResult_____5_snd23762_BIT_8_THEN_IF_IF_I_ETC__q59[7:1],
	       16'd0 } ;
  assign shiftedMantA__h140880 = shiftedMantA__h140853 >> expDiff__h140879 ;
  assign shiftedMantA__h85890 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1745 ?
	       shiftedMantA__h140880 :
	       shiftedMantA__h140853 ;
  assign shiftedMantB__h140854 = { 2'd1, rg_C[22:0] } >> expDiff__h140852 ;
  assign shiftedMantB__h85891 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC___d1745 ?
	       { 2'd1, rg_C[22:0] } :
	       shiftedMantB__h140854 ;
  assign spliced_bits__h123766 =
	     { x__h130562 ^ y__h130563,
	       x__h130288 ^ y__h130289,
	       rg_A_0_BIT_12_617_XOR_rg_B_BIT_12_618_649_XOR__ETC___d1704 } ;
  assign spliced_bits__h123793 =
	     { x__h130562,
	       x__h130288,
	       x__h130014,
	       x__h129740,
	       x__h129466,
	       x__h129191,
	       x__h128919,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0] } ;
  assign spliced_bits__h133507 =
	     { IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[7] ^
	       y__h135563,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[6] ^
	       y__h135289,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[5] ^
	       y__h135015,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[4] ^
	       y__h134741,
	       IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1738 } ;
  assign spliced_bits__h85925 =
	     IF_IF_rg_A_0_BIT_15_773_XOR_rg_B_BIT_15_774_77_ETC___d1970[24] ?
	       add_exp_result___1__h148689 :
	       IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972 ;
  assign x__h100016 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[6] ^
	     rg_A[4] ;
  assign x__h100113 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[5] &
	     rg_A[3] ;
  assign x__h100293 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[7] ^
	     rg_A[5] ;
  assign x__h100390 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[6] &
	     rg_A[4] ;
  assign x__h100570 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[8] ^
	     rg_A[6] ;
  assign x__h100667 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[7] &
	     rg_A[5] ;
  assign x__h100847 =
	     ~IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[9] ;
  assign x__h100944 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[8] &
	     rg_A[6] ;
  assign x__h103671 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[4] ^
	     rg_A[1] ;
  assign x__h103945 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[5] ^
	     rg_A[2] ;
  assign x__h104042 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[4] &
	     rg_A[1] ;
  assign x__h104223 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[6] ^
	     rg_A[3] ;
  assign x__h104320 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[5] &
	     rg_A[2] ;
  assign x__h104500 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[7] ^
	     rg_A[4] ;
  assign x__h104597 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[6] &
	     rg_A[3] ;
  assign x__h104777 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[8] ^
	     rg_A[5] ;
  assign x__h104874 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[7] &
	     rg_A[4] ;
  assign x__h105054 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[9] ^
	     rg_A[6] ;
  assign x__h105151 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[8] &
	     rg_A[5] ;
  assign x__h105331 =
	     ~IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[10] ;
  assign x__h105428 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[9] &
	     rg_A[6] ;
  assign x__h108150 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[5] ^
	     rg_A[1] ;
  assign x__h108424 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[6] ^
	     rg_A[2] ;
  assign x__h108521 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[5] &
	     rg_A[1] ;
  assign x__h108702 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[7] ^
	     rg_A[3] ;
  assign x__h108799 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[6] &
	     rg_A[2] ;
  assign x__h108979 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[8] ^
	     rg_A[4] ;
  assign x__h109076 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[7] &
	     rg_A[3] ;
  assign x__h109256 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[9] ^
	     rg_A[5] ;
  assign x__h109353 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[8] &
	     rg_A[4] ;
  assign x__h109533 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[10] ^
	     rg_A[6] ;
  assign x__h109630 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[9] &
	     rg_A[5] ;
  assign x__h109810 =
	     ~IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[11] ;
  assign x__h109907 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[10] &
	     rg_A[6] ;
  assign x__h112624 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[6] ^
	     rg_A[1] ;
  assign x__h112898 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[7] ^
	     rg_A[2] ;
  assign x__h112995 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[6] &
	     rg_A[1] ;
  assign x__h113176 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[8] ^
	     rg_A[3] ;
  assign x__h113273 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[7] &
	     rg_A[2] ;
  assign x__h113453 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[9] ^
	     rg_A[4] ;
  assign x__h113550 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[8] &
	     rg_A[3] ;
  assign x__h113730 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[10] ^
	     rg_A[5] ;
  assign x__h113827 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[9] &
	     rg_A[4] ;
  assign x__h114007 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[11] ^
	     rg_A[6] ;
  assign x__h114104 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[10] &
	     rg_A[5] ;
  assign x__h114284 =
	     ~IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[12] ;
  assign x__h114381 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[11] &
	     rg_A[6] ;
  assign x__h117093 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[7] ^
	     rg_A[1] ;
  assign x__h117367 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[8] ^
	     rg_A[2] ;
  assign x__h117464 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[7] &
	     rg_A[1] ;
  assign x__h117645 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[9] ^
	     rg_A[3] ;
  assign x__h117742 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[8] &
	     rg_A[2] ;
  assign x__h117922 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[10] ^
	     rg_A[4] ;
  assign x__h118019 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[9] &
	     rg_A[3] ;
  assign x__h118199 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[11] ^
	     rg_A[5] ;
  assign x__h118296 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[10] &
	     rg_A[4] ;
  assign x__h118476 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[12] ^
	     rg_A[6] ;
  assign x__h118573 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[11] &
	     rg_A[5] ;
  assign x__h118753 =
	     ~IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[13] ;
  assign x__h118850 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[12] &
	     rg_A[6] ;
  assign x__h121557 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[8] ^
	     rg_A[1] ;
  assign x__h1216 =
	     SEXT_rg_B_BITS_7_TO_0____d3[15] ?
	       mult_result__h1366 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 ;
  assign x__h121831 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[9] ^
	     rg_A[2] ;
  assign x__h121928 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[8] &
	     rg_A[1] ;
  assign x__h122109 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[10] ^
	     rg_A[3] ;
  assign x__h122206 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[9] &
	     rg_A[2] ;
  assign x__h122386 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[11] ^
	     rg_A[4] ;
  assign x__h122483 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[10] &
	     rg_A[3] ;
  assign x__h122663 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[12] ^
	     rg_A[5] ;
  assign x__h122760 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[11] &
	     rg_A[4] ;
  assign x__h122940 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[13] ^
	     rg_A[6] ;
  assign x__h123037 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[12] &
	     rg_A[5] ;
  assign x__h123217 =
	     ~IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[14] ;
  assign x__h123314 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[13] &
	     rg_A[6] ;
  assign x__h124331 = rg_A[8] ^ rg_B[8] ;
  assign x__h124602 = rg_A[9] ^ rg_B[9] ;
  assign x__h124698 = rg_A[8] & rg_B[8] ;
  assign x__h124877 = rg_A[10] ^ rg_B[10] ;
  assign x__h124973 = rg_A[9] & rg_B[9] ;
  assign x__h125151 = rg_A[11] ^ rg_B[11] ;
  assign x__h125247 = rg_A[10] & rg_B[10] ;
  assign x__h125425 = rg_A[12] ^ rg_B[12] ;
  assign x__h125521 = rg_A[11] & rg_B[11] ;
  assign x__h125699 = rg_A[13] ^ rg_B[13] ;
  assign x__h125795 = rg_A[12] & rg_B[12] ;
  assign x__h125973 = rg_A[14] ^ rg_B[14] ;
  assign x__h126069 = rg_A[13] & rg_B[13] ;
  assign x__h126624 =
	     x__h124331 ^ IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2[1] ;
  assign x__h126896 = x__h124602 ^ y__h124603 ;
  assign x__h127171 = x__h124877 ^ y__h124878 ;
  assign x__h127445 = x__h125151 ^ y__h125152 ;
  assign x__h127719 = x__h125425 ^ y__h125426 ;
  assign x__h127993 = x__h125699 ^ y__h125700 ;
  assign x__h128267 = ~(x__h125973 ^ y__h125974) ;
  assign x__h128919 =
	     x__h126624 ^
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4[1] ;
  assign x__h129191 = x__h126896 ^ y__h126897 ;
  assign x__h129466 = x__h127171 ^ y__h127172 ;
  assign x__h129740 = x__h127445 ^ y__h127446 ;
  assign x__h130014 = x__h127719 ^ y__h127720 ;
  assign x__h130288 = x__h127993 ^ y__h127994 ;
  assign x__h130562 = x__h128267 ^ y__h128268 ;
  assign x__h141956 = shiftedMantA__h85890[1] ^ shiftedMantB__h85891[1] ;
  assign x__h142233 = shiftedMantA__h85890[2] ^ shiftedMantB__h85891[2] ;
  assign x__h142331 = shiftedMantA__h85890[1] & shiftedMantB__h85891[1] ;
  assign x__h142514 = shiftedMantA__h85890[3] ^ shiftedMantB__h85891[3] ;
  assign x__h142612 = shiftedMantA__h85890[2] & shiftedMantB__h85891[2] ;
  assign x__h142794 = shiftedMantA__h85890[4] ^ shiftedMantB__h85891[4] ;
  assign x__h142892 = shiftedMantA__h85890[3] & shiftedMantB__h85891[3] ;
  assign x__h143074 = shiftedMantA__h85890[5] ^ shiftedMantB__h85891[5] ;
  assign x__h143172 = shiftedMantA__h85890[4] & shiftedMantB__h85891[4] ;
  assign x__h143354 = shiftedMantA__h85890[6] ^ shiftedMantB__h85891[6] ;
  assign x__h143452 = shiftedMantA__h85890[5] & shiftedMantB__h85891[5] ;
  assign x__h143634 = shiftedMantA__h85890[7] ^ shiftedMantB__h85891[7] ;
  assign x__h143732 = shiftedMantA__h85890[6] & shiftedMantB__h85891[6] ;
  assign x__h143914 = shiftedMantA__h85890[8] ^ shiftedMantB__h85891[8] ;
  assign x__h144012 = shiftedMantA__h85890[7] & shiftedMantB__h85891[7] ;
  assign x__h14404 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h144194 = shiftedMantA__h85890[9] ^ shiftedMantB__h85891[9] ;
  assign x__h144292 = shiftedMantA__h85890[8] & shiftedMantB__h85891[8] ;
  assign x__h144474 = shiftedMantA__h85890[10] ^ shiftedMantB__h85891[10] ;
  assign x__h144572 = shiftedMantA__h85890[9] & shiftedMantB__h85891[9] ;
  assign x__h144754 = shiftedMantA__h85890[11] ^ shiftedMantB__h85891[11] ;
  assign x__h144852 = shiftedMantA__h85890[10] & shiftedMantB__h85891[10] ;
  assign x__h145034 = shiftedMantA__h85890[12] ^ shiftedMantB__h85891[12] ;
  assign x__h145132 = shiftedMantA__h85890[11] & shiftedMantB__h85891[11] ;
  assign x__h145314 = shiftedMantA__h85890[13] ^ shiftedMantB__h85891[13] ;
  assign x__h145412 = shiftedMantA__h85890[12] & shiftedMantB__h85891[12] ;
  assign x__h145594 = shiftedMantA__h85890[14] ^ shiftedMantB__h85891[14] ;
  assign x__h145692 = shiftedMantA__h85890[13] & shiftedMantB__h85891[13] ;
  assign x__h145874 = shiftedMantA__h85890[15] ^ shiftedMantB__h85891[15] ;
  assign x__h145972 = shiftedMantA__h85890[14] & shiftedMantB__h85891[14] ;
  assign x__h146154 = shiftedMantA__h85890[16] ^ shiftedMantB__h85891[16] ;
  assign x__h146252 = shiftedMantA__h85890[15] & shiftedMantB__h85891[15] ;
  assign x__h146434 = shiftedMantA__h85890[17] ^ shiftedMantB__h85891[17] ;
  assign x__h146532 = shiftedMantA__h85890[16] & shiftedMantB__h85891[16] ;
  assign x__h146714 = shiftedMantA__h85890[18] ^ shiftedMantB__h85891[18] ;
  assign x__h14678 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h146812 = shiftedMantA__h85890[17] & shiftedMantB__h85891[17] ;
  assign x__h146994 = shiftedMantA__h85890[19] ^ shiftedMantB__h85891[19] ;
  assign x__h147092 = shiftedMantA__h85890[18] & shiftedMantB__h85891[18] ;
  assign x__h147274 = shiftedMantA__h85890[20] ^ shiftedMantB__h85891[20] ;
  assign x__h147372 = shiftedMantA__h85890[19] & shiftedMantB__h85891[19] ;
  assign x__h147554 = shiftedMantA__h85890[21] ^ shiftedMantB__h85891[21] ;
  assign x__h147652 = shiftedMantA__h85890[20] & shiftedMantB__h85891[20] ;
  assign x__h14775 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h147834 = shiftedMantA__h85890[22] ^ shiftedMantB__h85891[22] ;
  assign x__h147932 = shiftedMantA__h85890[21] & shiftedMantB__h85891[21] ;
  assign x__h148114 = shiftedMantA__h85890[23] ^ shiftedMantB__h85891[23] ;
  assign x__h148212 = shiftedMantA__h85890[22] & shiftedMantB__h85891[22] ;
  assign x__h148394 = shiftedMantA__h85890[24] ^ shiftedMantB__h85891[24] ;
  assign x__h148492 = shiftedMantA__h85890[23] & shiftedMantB__h85891[23] ;
  assign x__h14956 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h15053 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h15233 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h15330 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h15510 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h15607 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h15787 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h15884 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h16064 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h16161 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h16341 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h16438 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h16618 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h16715 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h16895 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h16992 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h17172 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h17269 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h17449 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h17546 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h17726 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h17823 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h18003 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[14] ;
  assign x__h18100 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h18917 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h19191 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h19288 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h19469 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h19566 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h19746 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h19843 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h20023 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h20120 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h20300 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h20397 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h20577 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h20674 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h20854 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h20951 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h21131 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h21228 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h21408 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h21505 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h21685 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h21782 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h21962 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h22059 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h22239 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h22336 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h23425 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h23699 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h23796 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h23977 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h24074 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h24254 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h24351 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h24531 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h24628 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h24808 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h24905 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h25085 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h25182 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h25362 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h25459 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h25639 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h25736 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h25916 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h26013 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h26193 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h26290 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h26470 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h26567 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h27928 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h28202 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h28299 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h28480 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h28577 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h28757 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h28854 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h29034 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h29131 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h29311 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h29408 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h29588 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h29685 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h29865 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h29962 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h30142 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h30239 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h30419 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h30516 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h30696 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h30793 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h32426 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h32700 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h32797 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h32978 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h33075 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h33255 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h33352 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h33532 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h33629 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h33809 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h33906 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h34086 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h34183 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h34363 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h34460 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h34640 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h34737 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h34917 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h35014 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h36919 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h37193 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h37290 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h37471 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h37568 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h37748 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h37845 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h38025 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h38122 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h38302 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h38399 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h38579 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h38676 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h38856 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h38953 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h39133 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h39230 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h41407 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h41681 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h41778 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h41959 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h42056 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h42236 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h42333 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h42513 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h42610 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h42790 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h42887 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h43067 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h43164 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h43344 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h43441 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h45890 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h46164 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h46261 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h46442 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h46539 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h46719 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h46816 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h46996 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h47093 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h47273 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h47370 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h47550 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h47647 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h50368 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h50642 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h50739 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h50920 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h51017 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h51197 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h51294 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h51474 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h51571 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h51751 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h51848 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h54841 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h55115 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h55212 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h55393 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h55490 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h55670 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h55767 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h55947 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h56044 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h59309 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h59583 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h59680 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h59861 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h59958 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h60138 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h60235 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h63772 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h64046 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h64143 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h64324 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h64421 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h68230 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h68504 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h68601 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h72683 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h77200 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[1] ^
	     rg_C[1] ;
  assign x__h77477 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[2] ^
	     rg_C[2] ;
  assign x__h77575 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[1] &
	     rg_C[1] ;
  assign x__h77758 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[3] ^
	     rg_C[3] ;
  assign x__h77856 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[2] &
	     rg_C[2] ;
  assign x__h78038 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[4] ^
	     rg_C[4] ;
  assign x__h78136 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[3] &
	     rg_C[3] ;
  assign x__h78318 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[5] ^
	     rg_C[5] ;
  assign x__h78416 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[4] &
	     rg_C[4] ;
  assign x__h78598 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[6] ^
	     rg_C[6] ;
  assign x__h78696 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[5] &
	     rg_C[5] ;
  assign x__h78878 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[7] ^
	     rg_C[7] ;
  assign x__h78976 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[6] &
	     rg_C[6] ;
  assign x__h79158 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[8] ^
	     rg_C[8] ;
  assign x__h79256 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[7] &
	     rg_C[7] ;
  assign x__h79438 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[9] ^
	     rg_C[9] ;
  assign x__h79536 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[8] &
	     rg_C[8] ;
  assign x__h79718 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[10] ^
	     rg_C[10] ;
  assign x__h79816 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[9] &
	     rg_C[9] ;
  assign x__h79998 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[11] ^
	     rg_C[11] ;
  assign x__h80096 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[10] &
	     rg_C[10] ;
  assign x__h80278 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[12] ^
	     rg_C[12] ;
  assign x__h80376 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[11] &
	     rg_C[11] ;
  assign x__h80558 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[13] ^
	     rg_C[13] ;
  assign x__h80656 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[12] &
	     rg_C[12] ;
  assign x__h80838 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[14] ^
	     rg_C[14] ;
  assign x__h80936 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[13] &
	     rg_C[13] ;
  assign x__h81118 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[15] ^
	     rg_C[15] ;
  assign x__h81216 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[14] &
	     rg_C[14] ;
  assign x__h81398 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[16] ^
	     rg_C[16] ;
  assign x__h81496 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[15] &
	     rg_C[15] ;
  assign x__h81678 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[17] ^
	     rg_C[17] ;
  assign x__h81776 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[16] &
	     rg_C[16] ;
  assign x__h81958 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[18] ^
	     rg_C[18] ;
  assign x__h82056 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[17] &
	     rg_C[17] ;
  assign x__h82238 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[19] ^
	     rg_C[19] ;
  assign x__h82336 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[18] &
	     rg_C[18] ;
  assign x__h82518 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[20] ^
	     rg_C[20] ;
  assign x__h82616 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[19] &
	     rg_C[19] ;
  assign x__h82798 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[21] ^
	     rg_C[21] ;
  assign x__h82896 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[20] &
	     rg_C[20] ;
  assign x__h83078 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[22] ^
	     rg_C[22] ;
  assign x__h83176 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[21] &
	     rg_C[21] ;
  assign x__h83358 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[23] ^
	     rg_C[23] ;
  assign x__h83456 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[22] &
	     rg_C[22] ;
  assign x__h83638 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[24] ^
	     rg_C[24] ;
  assign x__h83736 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[23] &
	     rg_C[23] ;
  assign x__h83918 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[25] ^
	     rg_C[25] ;
  assign x__h84016 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[24] &
	     rg_C[24] ;
  assign x__h84198 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[26] ^
	     rg_C[26] ;
  assign x__h84296 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[25] &
	     rg_C[25] ;
  assign x__h84478 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[27] ^
	     rg_C[27] ;
  assign x__h84576 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[26] &
	     rg_C[26] ;
  assign x__h84758 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[28] ^
	     rg_C[28] ;
  assign x__h84856 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[27] &
	     rg_C[27] ;
  assign x__h85038 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[29] ^
	     rg_C[29] ;
  assign x__h85136 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[28] &
	     rg_C[28] ;
  assign x__h85318 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[30] ^
	     rg_C[30] ;
  assign x__h85416 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[29] &
	     rg_C[29] ;
  assign x__h85598 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[31] ^
	     rg_C[31] ;
  assign x__h85696 =
	     SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_IF_S_ETC___d848[30] &
	     rg_C[30] ;
  assign x__h94698 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[2] ^
	     rg_A[1] ;
  assign x__h94972 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[3] ^
	     rg_A[2] ;
  assign x__h95069 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[2] &
	     rg_A[1] ;
  assign x__h95250 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[4] ^
	     rg_A[3] ;
  assign x__h95347 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[3] &
	     rg_A[2] ;
  assign x__h95527 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[5] ^
	     rg_A[4] ;
  assign x__h95624 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[4] &
	     rg_A[3] ;
  assign x__h95804 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[6] ^
	     rg_A[5] ;
  assign x__h95901 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[5] &
	     rg_A[4] ;
  assign x__h96081 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[7] ^
	     rg_A[6] ;
  assign x__h96178 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[6] &
	     rg_A[5] ;
  assign x__h96358 =
	     ~IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[8] ;
  assign x__h96455 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[7] &
	     rg_A[6] ;
  assign x__h99187 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[3] ^
	     rg_A[1] ;
  assign x__h99461 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[4] ^
	     rg_A[2] ;
  assign x__h99558 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[3] &
	     rg_A[1] ;
  assign x__h99739 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[5] ^
	     rg_A[3] ;
  assign x__h99836 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[4] &
	     rg_A[2] ;
  assign y__h100017 = x__h100113 | y__h100114 ;
  assign y__h100114 = y__h99740 & x__h99739 ;
  assign y__h100294 = x__h100390 | y__h100391 ;
  assign y__h100391 = y__h100017 & x__h100016 ;
  assign y__h100571 = x__h100667 | y__h100668 ;
  assign y__h100668 = y__h100294 & x__h100293 ;
  assign y__h100848 = x__h100944 | y__h100945 ;
  assign y__h100945 = y__h100571 & x__h100570 ;
  assign y__h101125 =
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[9] |
	     y__h101222 ;
  assign y__h101222 = y__h100848 & x__h100847 ;
  assign y__h101402 =
	     y__h101125 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[10] ;
  assign y__h101679 =
	     y__h101402 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[11] ;
  assign y__h101956 =
	     y__h101679 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[12] ;
  assign y__h102233 =
	     y__h101956 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[13] ;
  assign y__h102510 =
	     y__h102233 &
	     IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_THEN__ETC___d1184[14] ;
  assign y__h103946 = x__h104042 | y__h104043 ;
  assign y__h104043 =
	     IF_IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_TH_ETC__q44[4] &
	     x__h103671 ;
  assign y__h104224 = x__h104320 | y__h104321 ;
  assign y__h104321 = y__h103946 & x__h103945 ;
  assign y__h104501 = x__h104597 | y__h104598 ;
  assign y__h104598 = y__h104224 & x__h104223 ;
  assign y__h104778 = x__h104874 | y__h104875 ;
  assign y__h104875 = y__h104501 & x__h104500 ;
  assign y__h105055 = x__h105151 | y__h105152 ;
  assign y__h105152 = y__h104778 & x__h104777 ;
  assign y__h105332 = x__h105428 | y__h105429 ;
  assign y__h105429 = y__h105055 & x__h105054 ;
  assign y__h105609 =
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[10] |
	     y__h105706 ;
  assign y__h105706 = y__h105332 & x__h105331 ;
  assign y__h105886 =
	     y__h105609 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[11] ;
  assign y__h106163 =
	     y__h105886 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[12] ;
  assign y__h106440 =
	     y__h106163 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[13] ;
  assign y__h106717 =
	     y__h106440 &
	     IF_rg_B_BIT_2_092_THEN_IF_rg_B_BIT_1_093_THEN__ETC___d1260[14] ;
  assign y__h108425 = x__h108521 | y__h108522 ;
  assign y__h108522 =
	     IF_IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_TH_ETC__q46[5] &
	     x__h108150 ;
  assign y__h108703 = x__h108799 | y__h108800 ;
  assign y__h108800 = y__h108425 & x__h108424 ;
  assign y__h108980 = x__h109076 | y__h109077 ;
  assign y__h109077 = y__h108703 & x__h108702 ;
  assign y__h109257 = x__h109353 | y__h109354 ;
  assign y__h109354 = y__h108980 & x__h108979 ;
  assign y__h109534 = x__h109630 | y__h109631 ;
  assign y__h109631 = y__h109257 & x__h109256 ;
  assign y__h109811 = x__h109907 | y__h109908 ;
  assign y__h109908 = y__h109534 & x__h109533 ;
  assign y__h110088 =
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[11] |
	     y__h110185 ;
  assign y__h110185 = y__h109811 & x__h109810 ;
  assign y__h110365 =
	     y__h110088 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[12] ;
  assign y__h110642 =
	     y__h110365 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[13] ;
  assign y__h110919 =
	     y__h110642 &
	     IF_rg_B_BIT_3_091_THEN_IF_rg_B_BIT_2_092_THEN__ETC___d1332[14] ;
  assign y__h112899 = x__h112995 | y__h112996 ;
  assign y__h112996 =
	     IF_IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_TH_ETC__q48[6] &
	     x__h112624 ;
  assign y__h113177 = x__h113273 | y__h113274 ;
  assign y__h113274 = y__h112899 & x__h112898 ;
  assign y__h113454 = x__h113550 | y__h113551 ;
  assign y__h113551 = y__h113177 & x__h113176 ;
  assign y__h113731 = x__h113827 | y__h113828 ;
  assign y__h113828 = y__h113454 & x__h113453 ;
  assign y__h114008 = x__h114104 | y__h114105 ;
  assign y__h114105 = y__h113731 & x__h113730 ;
  assign y__h114285 = x__h114381 | y__h114382 ;
  assign y__h114382 = y__h114008 & x__h114007 ;
  assign y__h114562 =
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[12] |
	     y__h114659 ;
  assign y__h114659 = y__h114285 & x__h114284 ;
  assign y__h114839 =
	     y__h114562 &
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[13] ;
  assign y__h115116 =
	     y__h114839 &
	     IF_rg_B_BIT_4_090_THEN_IF_rg_B_BIT_3_091_THEN__ETC___d1401[14] ;
  assign y__h117368 = x__h117464 | y__h117465 ;
  assign y__h117465 =
	     IF_IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_TH_ETC__q50[7] &
	     x__h117093 ;
  assign y__h117646 = x__h117742 | y__h117743 ;
  assign y__h117743 = y__h117368 & x__h117367 ;
  assign y__h117923 = x__h118019 | y__h118020 ;
  assign y__h118020 = y__h117646 & x__h117645 ;
  assign y__h118200 = x__h118296 | y__h118297 ;
  assign y__h118297 = y__h117923 & x__h117922 ;
  assign y__h118477 = x__h118573 | y__h118574 ;
  assign y__h118574 = y__h118200 & x__h118199 ;
  assign y__h118754 = x__h118850 | y__h118851 ;
  assign y__h118851 = y__h118477 & x__h118476 ;
  assign y__h119031 =
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[13] |
	     y__h119128 ;
  assign y__h119128 = y__h118754 & x__h118753 ;
  assign y__h119308 =
	     y__h119031 &
	     IF_rg_B_BIT_5_089_THEN_IF_rg_B_BIT_4_090_THEN__ETC___d1466[14] ;
  assign y__h121832 = x__h121928 | y__h121929 ;
  assign y__h121929 =
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC__q52[8] &
	     x__h121557 ;
  assign y__h122110 = x__h122206 | y__h122207 ;
  assign y__h122207 = y__h121832 & x__h121831 ;
  assign y__h122387 = x__h122483 | y__h122484 ;
  assign y__h122484 = y__h122110 & x__h122109 ;
  assign y__h122664 = x__h122760 | y__h122761 ;
  assign y__h122761 = y__h122387 & x__h122386 ;
  assign y__h122941 = x__h123037 | y__h123038 ;
  assign y__h123038 = y__h122664 & x__h122663 ;
  assign y__h123218 = x__h123314 | y__h123315 ;
  assign y__h123315 = y__h122941 & x__h122940 ;
  assign y__h123495 =
	     IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_THEN__ETC___d1528[14] |
	     y__h123592 ;
  assign y__h123592 = y__h123218 & x__h123217 ;
  assign y__h124603 = x__h124698 | y__h124699 ;
  assign y__h124699 =
	     IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2[1] & x__h124331 ;
  assign y__h124878 = x__h124973 | y__h124974 ;
  assign y__h124974 = y__h124603 & x__h124602 ;
  assign y__h125152 = x__h125247 | y__h125248 ;
  assign y__h125248 = y__h124878 & x__h124877 ;
  assign y__h125426 = x__h125521 | y__h125522 ;
  assign y__h125522 = y__h125152 & x__h125151 ;
  assign y__h125700 = x__h125795 | y__h125796 ;
  assign y__h125796 = y__h125426 & x__h125425 ;
  assign y__h125974 = x__h126069 | y__h126070 ;
  assign y__h126070 = y__h125700 & x__h125699 ;
  assign y__h126897 =
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4[1] &
	     x__h126624 ;
  assign y__h127172 = y__h126897 & x__h126896 ;
  assign y__h127446 = y__h127172 & x__h127171 ;
  assign y__h127720 = y__h127446 & x__h127445 ;
  assign y__h127994 = y__h127720 & x__h127719 ;
  assign y__h128268 = y__h127994 & x__h127993 ;
  assign y__h129192 =
	     IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6[1] &
	     x__h128919 ;
  assign y__h129467 = y__h129192 & x__h129191 ;
  assign y__h129741 = y__h129467 & x__h129466 ;
  assign y__h130015 = y__h129741 & x__h129740 ;
  assign y__h130289 = y__h130015 & x__h130014 ;
  assign y__h130563 = y__h130289 & x__h130288 ;
  assign y__h131875 =
	     IF_theResult_____5_snd23762_BIT_9_THEN_4_ELSE_0__q54[2] &
	     _theResult_____5_snd__h123762[10] ;
  assign y__h132150 = y__h131875 & _theResult_____5_snd__h123762[11] ;
  assign y__h132424 = y__h132150 & _theResult_____5_snd__h123762[12] ;
  assign y__h132698 = y__h132424 & _theResult_____5_snd__h123762[13] ;
  assign y__h132972 = y__h132698 & _theResult_____5_snd__h123762[14] ;
  assign y__h134192 =
	     IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_ETC__q56[1] &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[1] ;
  assign y__h134467 =
	     y__h134192 &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[2] ;
  assign y__h134741 =
	     y__h134467 &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[3] ;
  assign y__h135015 =
	     y__h134741 &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[4] ;
  assign y__h135289 =
	     y__h135015 &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[5] ;
  assign y__h135563 =
	     y__h135289 &
	     IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5_089_TH_ETC___d1710[6] ;
  assign y__h142234 = x__h142331 | y__h142332 ;
  assign y__h142332 =
	     IF_shiftedMantA5890_BIT_0_AND_shiftedMantB5891_ETC__q60[1] &
	     x__h141956 ;
  assign y__h142515 = x__h142612 | y__h142613 ;
  assign y__h142613 = y__h142234 & x__h142233 ;
  assign y__h142795 = x__h142892 | y__h142893 ;
  assign y__h142893 = y__h142515 & x__h142514 ;
  assign y__h143075 = x__h143172 | y__h143173 ;
  assign y__h143173 = y__h142795 & x__h142794 ;
  assign y__h143355 = x__h143452 | y__h143453 ;
  assign y__h143453 = y__h143075 & x__h143074 ;
  assign y__h143635 = x__h143732 | y__h143733 ;
  assign y__h143733 = y__h143355 & x__h143354 ;
  assign y__h143915 = x__h144012 | y__h144013 ;
  assign y__h144013 = y__h143635 & x__h143634 ;
  assign y__h144195 = x__h144292 | y__h144293 ;
  assign y__h144293 = y__h143915 & x__h143914 ;
  assign y__h144475 = x__h144572 | y__h144573 ;
  assign y__h144573 = y__h144195 & x__h144194 ;
  assign y__h144755 = x__h144852 | y__h144853 ;
  assign y__h144853 = y__h144475 & x__h144474 ;
  assign y__h145035 = x__h145132 | y__h145133 ;
  assign y__h145133 = y__h144755 & x__h144754 ;
  assign y__h145315 = x__h145412 | y__h145413 ;
  assign y__h145413 = y__h145035 & x__h145034 ;
  assign y__h145595 = x__h145692 | y__h145693 ;
  assign y__h145693 = y__h145315 & x__h145314 ;
  assign y__h145875 = x__h145972 | y__h145973 ;
  assign y__h145973 = y__h145595 & x__h145594 ;
  assign y__h146155 = x__h146252 | y__h146253 ;
  assign y__h146253 = y__h145875 & x__h145874 ;
  assign y__h146435 = x__h146532 | y__h146533 ;
  assign y__h146533 = y__h146155 & x__h146154 ;
  assign y__h146715 = x__h146812 | y__h146813 ;
  assign y__h14679 = x__h14775 | y__h14776 ;
  assign y__h146813 = y__h146435 & x__h146434 ;
  assign y__h146995 = x__h147092 | y__h147093 ;
  assign y__h147093 = y__h146715 & x__h146714 ;
  assign y__h147275 = x__h147372 | y__h147373 ;
  assign y__h147373 = y__h146995 & x__h146994 ;
  assign y__h147555 = x__h147652 | y__h147653 ;
  assign y__h147653 = y__h147275 & x__h147274 ;
  assign y__h14776 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q10[2] &
	     x__h14404 ;
  assign y__h147835 = x__h147932 | y__h147933 ;
  assign y__h147933 = y__h147555 & x__h147554 ;
  assign y__h148115 = x__h148212 | y__h148213 ;
  assign y__h148213 = y__h147835 & x__h147834 ;
  assign y__h148395 = x__h148492 | y__h148493 ;
  assign y__h148493 = y__h148115 & x__h148114 ;
  assign y__h149317 =
	     IF_IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_ETC__q63[1] &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[1] ;
  assign y__h14957 = x__h15053 | y__h15054 ;
  assign y__h149595 =
	     y__h149317 &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[2] ;
  assign y__h149872 =
	     y__h149595 &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[3] ;
  assign y__h150149 =
	     y__h149872 &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[4] ;
  assign y__h150426 =
	     y__h150149 &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[5] ;
  assign y__h15054 = y__h14679 & x__h14678 ;
  assign y__h150703 =
	     y__h150426 &
	     IF_IF_IF_IF_rg_B_BIT_6_088_THEN_IF_rg_B_BIT_5__ETC___d1972[6] ;
  assign y__h15234 = x__h15330 | y__h15331 ;
  assign y__h15331 = y__h14957 & x__h14956 ;
  assign y__h15511 = x__h15607 | y__h15608 ;
  assign y__h15608 = y__h15234 & x__h15233 ;
  assign y__h15788 = x__h15884 | y__h15885 ;
  assign y__h15885 = y__h15511 & x__h15510 ;
  assign y__h16065 = x__h16161 | y__h16162 ;
  assign y__h16162 = y__h15788 & x__h15787 ;
  assign y__h16342 = x__h16438 | y__h16439 ;
  assign y__h16439 = y__h16065 & x__h16064 ;
  assign y__h16619 = x__h16715 | y__h16716 ;
  assign y__h16716 = y__h16342 & x__h16341 ;
  assign y__h16896 = x__h16992 | y__h16993 ;
  assign y__h16993 = y__h16619 & x__h16618 ;
  assign y__h17173 = x__h17269 | y__h17270 ;
  assign y__h17270 = y__h16896 & x__h16895 ;
  assign y__h17450 = x__h17546 | y__h17547 ;
  assign y__h17547 = y__h17173 & x__h17172 ;
  assign y__h17727 = x__h17823 | y__h17824 ;
  assign y__h17824 = y__h17450 & x__h17449 ;
  assign y__h18004 = x__h18100 | y__h18101 ;
  assign y__h18101 = y__h17727 & x__h17726 ;
  assign y__h19192 = x__h19288 | y__h19289 ;
  assign y__h19289 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q12[3] &
	     x__h18917 ;
  assign y__h19470 = x__h19566 | y__h19567 ;
  assign y__h19567 = y__h19192 & x__h19191 ;
  assign y__h19747 = x__h19843 | y__h19844 ;
  assign y__h19844 = y__h19470 & x__h19469 ;
  assign y__h20024 = x__h20120 | y__h20121 ;
  assign y__h20121 = y__h19747 & x__h19746 ;
  assign y__h20301 = x__h20397 | y__h20398 ;
  assign y__h20398 = y__h20024 & x__h20023 ;
  assign y__h20578 = x__h20674 | y__h20675 ;
  assign y__h20675 = y__h20301 & x__h20300 ;
  assign y__h20855 = x__h20951 | y__h20952 ;
  assign y__h20952 = y__h20578 & x__h20577 ;
  assign y__h21132 = x__h21228 | y__h21229 ;
  assign y__h21229 = y__h20855 & x__h20854 ;
  assign y__h21409 = x__h21505 | y__h21506 ;
  assign y__h21506 = y__h21132 & x__h21131 ;
  assign y__h21686 = x__h21782 | y__h21783 ;
  assign y__h21783 = y__h21409 & x__h21408 ;
  assign y__h21963 = x__h22059 | y__h22060 ;
  assign y__h22060 = y__h21686 & x__h21685 ;
  assign y__h22240 = x__h22336 | y__h22337 ;
  assign y__h22337 = y__h21963 & x__h21962 ;
  assign y__h23700 = x__h23796 | y__h23797 ;
  assign y__h23797 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q14[4] &
	     x__h23425 ;
  assign y__h23978 = x__h24074 | y__h24075 ;
  assign y__h24075 = y__h23700 & x__h23699 ;
  assign y__h24255 = x__h24351 | y__h24352 ;
  assign y__h24352 = y__h23978 & x__h23977 ;
  assign y__h24532 = x__h24628 | y__h24629 ;
  assign y__h24629 = y__h24255 & x__h24254 ;
  assign y__h24809 = x__h24905 | y__h24906 ;
  assign y__h24906 = y__h24532 & x__h24531 ;
  assign y__h25086 = x__h25182 | y__h25183 ;
  assign y__h25183 = y__h24809 & x__h24808 ;
  assign y__h25363 = x__h25459 | y__h25460 ;
  assign y__h25460 = y__h25086 & x__h25085 ;
  assign y__h25640 = x__h25736 | y__h25737 ;
  assign y__h25737 = y__h25363 & x__h25362 ;
  assign y__h25917 = x__h26013 | y__h26014 ;
  assign y__h26014 = y__h25640 & x__h25639 ;
  assign y__h26194 = x__h26290 | y__h26291 ;
  assign y__h26291 = y__h25917 & x__h25916 ;
  assign y__h26471 = x__h26567 | y__h26568 ;
  assign y__h26568 = y__h26194 & x__h26193 ;
  assign y__h28203 = x__h28299 | y__h28300 ;
  assign y__h28300 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q16[5] &
	     x__h27928 ;
  assign y__h28481 = x__h28577 | y__h28578 ;
  assign y__h28578 = y__h28203 & x__h28202 ;
  assign y__h28758 = x__h28854 | y__h28855 ;
  assign y__h28855 = y__h28481 & x__h28480 ;
  assign y__h29035 = x__h29131 | y__h29132 ;
  assign y__h29132 = y__h28758 & x__h28757 ;
  assign y__h29312 = x__h29408 | y__h29409 ;
  assign y__h29409 = y__h29035 & x__h29034 ;
  assign y__h29589 = x__h29685 | y__h29686 ;
  assign y__h29686 = y__h29312 & x__h29311 ;
  assign y__h29866 = x__h29962 | y__h29963 ;
  assign y__h29963 = y__h29589 & x__h29588 ;
  assign y__h30143 = x__h30239 | y__h30240 ;
  assign y__h30240 = y__h29866 & x__h29865 ;
  assign y__h30420 = x__h30516 | y__h30517 ;
  assign y__h30517 = y__h30143 & x__h30142 ;
  assign y__h30697 = x__h30793 | y__h30794 ;
  assign y__h30794 = y__h30420 & x__h30419 ;
  assign y__h32701 = x__h32797 | y__h32798 ;
  assign y__h32798 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q18[6] &
	     x__h32426 ;
  assign y__h32979 = x__h33075 | y__h33076 ;
  assign y__h33076 = y__h32701 & x__h32700 ;
  assign y__h33256 = x__h33352 | y__h33353 ;
  assign y__h33353 = y__h32979 & x__h32978 ;
  assign y__h33533 = x__h33629 | y__h33630 ;
  assign y__h33630 = y__h33256 & x__h33255 ;
  assign y__h33810 = x__h33906 | y__h33907 ;
  assign y__h33907 = y__h33533 & x__h33532 ;
  assign y__h34087 = x__h34183 | y__h34184 ;
  assign y__h34184 = y__h33810 & x__h33809 ;
  assign y__h34364 = x__h34460 | y__h34461 ;
  assign y__h34461 = y__h34087 & x__h34086 ;
  assign y__h34641 = x__h34737 | y__h34738 ;
  assign y__h34738 = y__h34364 & x__h34363 ;
  assign y__h34918 = x__h35014 | y__h35015 ;
  assign y__h35015 = y__h34641 & x__h34640 ;
  assign y__h37194 = x__h37290 | y__h37291 ;
  assign y__h37291 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q20[7] &
	     x__h36919 ;
  assign y__h37472 = x__h37568 | y__h37569 ;
  assign y__h37569 = y__h37194 & x__h37193 ;
  assign y__h37749 = x__h37845 | y__h37846 ;
  assign y__h37846 = y__h37472 & x__h37471 ;
  assign y__h38026 = x__h38122 | y__h38123 ;
  assign y__h38123 = y__h37749 & x__h37748 ;
  assign y__h38303 = x__h38399 | y__h38400 ;
  assign y__h38400 = y__h38026 & x__h38025 ;
  assign y__h38580 = x__h38676 | y__h38677 ;
  assign y__h38677 = y__h38303 & x__h38302 ;
  assign y__h38857 = x__h38953 | y__h38954 ;
  assign y__h38954 = y__h38580 & x__h38579 ;
  assign y__h39134 = x__h39230 | y__h39231 ;
  assign y__h39231 = y__h38857 & x__h38856 ;
  assign y__h41682 = x__h41778 | y__h41779 ;
  assign y__h41779 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q22[8] &
	     x__h41407 ;
  assign y__h41960 = x__h42056 | y__h42057 ;
  assign y__h42057 = y__h41682 & x__h41681 ;
  assign y__h42237 = x__h42333 | y__h42334 ;
  assign y__h42334 = y__h41960 & x__h41959 ;
  assign y__h42514 = x__h42610 | y__h42611 ;
  assign y__h42611 = y__h42237 & x__h42236 ;
  assign y__h42791 = x__h42887 | y__h42888 ;
  assign y__h42888 = y__h42514 & x__h42513 ;
  assign y__h43068 = x__h43164 | y__h43165 ;
  assign y__h43165 = y__h42791 & x__h42790 ;
  assign y__h43345 = x__h43441 | y__h43442 ;
  assign y__h43442 = y__h43068 & x__h43067 ;
  assign y__h46165 = x__h46261 | y__h46262 ;
  assign y__h46262 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q24[9] &
	     x__h45890 ;
  assign y__h46443 = x__h46539 | y__h46540 ;
  assign y__h46540 = y__h46165 & x__h46164 ;
  assign y__h46720 = x__h46816 | y__h46817 ;
  assign y__h46817 = y__h46443 & x__h46442 ;
  assign y__h46997 = x__h47093 | y__h47094 ;
  assign y__h47094 = y__h46720 & x__h46719 ;
  assign y__h47274 = x__h47370 | y__h47371 ;
  assign y__h47371 = y__h46997 & x__h46996 ;
  assign y__h47551 = x__h47647 | y__h47648 ;
  assign y__h47648 = y__h47274 & x__h47273 ;
  assign y__h50643 = x__h50739 | y__h50740 ;
  assign y__h50740 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q26[10] &
	     x__h50368 ;
  assign y__h50921 = x__h51017 | y__h51018 ;
  assign y__h51018 = y__h50643 & x__h50642 ;
  assign y__h51198 = x__h51294 | y__h51295 ;
  assign y__h51295 = y__h50921 & x__h50920 ;
  assign y__h51475 = x__h51571 | y__h51572 ;
  assign y__h51572 = y__h51198 & x__h51197 ;
  assign y__h51752 = x__h51848 | y__h51849 ;
  assign y__h51849 = y__h51475 & x__h51474 ;
  assign y__h55116 = x__h55212 | y__h55213 ;
  assign y__h55213 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q28[11] &
	     x__h54841 ;
  assign y__h55394 = x__h55490 | y__h55491 ;
  assign y__h55491 = y__h55116 & x__h55115 ;
  assign y__h55671 = x__h55767 | y__h55768 ;
  assign y__h55768 = y__h55394 & x__h55393 ;
  assign y__h55948 = x__h56044 | y__h56045 ;
  assign y__h56045 = y__h55671 & x__h55670 ;
  assign y__h59584 = x__h59680 | y__h59681 ;
  assign y__h59681 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q30[12] &
	     x__h59309 ;
  assign y__h59862 = x__h59958 | y__h59959 ;
  assign y__h59959 = y__h59584 & x__h59583 ;
  assign y__h60139 = x__h60235 | y__h60236 ;
  assign y__h60236 = y__h59862 & x__h59861 ;
  assign y__h64047 = x__h64143 | y__h64144 ;
  assign y__h64144 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q32[13] &
	     x__h63772 ;
  assign y__h64325 = x__h64421 | y__h64422 ;
  assign y__h64422 = y__h64047 & x__h64046 ;
  assign y__h68505 = x__h68601 | y__h68602 ;
  assign y__h68602 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q34[14] &
	     x__h68230 ;
  assign y__h77478 = x__h77575 | y__h77576 ;
  assign y__h77576 =
	     IF_SEXT_IF_SEXT_rg_B_BITS_7_TO_0_BIT_15_THEN_I_ETC__q39[1] &
	     x__h77200 ;
  assign y__h77759 = x__h77856 | y__h77857 ;
  assign y__h77857 = y__h77478 & x__h77477 ;
  assign y__h78039 = x__h78136 | y__h78137 ;
  assign y__h78137 = y__h77759 & x__h77758 ;
  assign y__h78319 = x__h78416 | y__h78417 ;
  assign y__h78417 = y__h78039 & x__h78038 ;
  assign y__h78599 = x__h78696 | y__h78697 ;
  assign y__h78697 = y__h78319 & x__h78318 ;
  assign y__h78879 = x__h78976 | y__h78977 ;
  assign y__h78977 = y__h78599 & x__h78598 ;
  assign y__h79159 = x__h79256 | y__h79257 ;
  assign y__h79257 = y__h78879 & x__h78878 ;
  assign y__h79439 = x__h79536 | y__h79537 ;
  assign y__h79537 = y__h79159 & x__h79158 ;
  assign y__h79719 = x__h79816 | y__h79817 ;
  assign y__h79817 = y__h79439 & x__h79438 ;
  assign y__h79999 = x__h80096 | y__h80097 ;
  assign y__h80097 = y__h79719 & x__h79718 ;
  assign y__h80279 = x__h80376 | y__h80377 ;
  assign y__h80377 = y__h79999 & x__h79998 ;
  assign y__h80559 = x__h80656 | y__h80657 ;
  assign y__h80657 = y__h80279 & x__h80278 ;
  assign y__h80839 = x__h80936 | y__h80937 ;
  assign y__h80937 = y__h80559 & x__h80558 ;
  assign y__h81119 = x__h81216 | y__h81217 ;
  assign y__h81217 = y__h80839 & x__h80838 ;
  assign y__h81399 = x__h81496 | y__h81497 ;
  assign y__h81497 = y__h81119 & x__h81118 ;
  assign y__h81679 = x__h81776 | y__h81777 ;
  assign y__h81777 = y__h81399 & x__h81398 ;
  assign y__h81959 = x__h82056 | y__h82057 ;
  assign y__h82057 = y__h81679 & x__h81678 ;
  assign y__h82239 = x__h82336 | y__h82337 ;
  assign y__h82337 = y__h81959 & x__h81958 ;
  assign y__h82519 = x__h82616 | y__h82617 ;
  assign y__h82617 = y__h82239 & x__h82238 ;
  assign y__h82799 = x__h82896 | y__h82897 ;
  assign y__h82897 = y__h82519 & x__h82518 ;
  assign y__h83079 = x__h83176 | y__h83177 ;
  assign y__h83177 = y__h82799 & x__h82798 ;
  assign y__h83359 = x__h83456 | y__h83457 ;
  assign y__h83457 = y__h83079 & x__h83078 ;
  assign y__h83639 = x__h83736 | y__h83737 ;
  assign y__h83737 = y__h83359 & x__h83358 ;
  assign y__h83919 = x__h84016 | y__h84017 ;
  assign y__h84017 = y__h83639 & x__h83638 ;
  assign y__h84199 = x__h84296 | y__h84297 ;
  assign y__h84297 = y__h83919 & x__h83918 ;
  assign y__h84479 = x__h84576 | y__h84577 ;
  assign y__h84577 = y__h84199 & x__h84198 ;
  assign y__h84759 = x__h84856 | y__h84857 ;
  assign y__h84857 = y__h84479 & x__h84478 ;
  assign y__h85039 = x__h85136 | y__h85137 ;
  assign y__h85137 = y__h84759 & x__h84758 ;
  assign y__h85319 = x__h85416 | y__h85417 ;
  assign y__h85417 = y__h85039 & x__h85038 ;
  assign y__h85599 = x__h85696 | y__h85697 ;
  assign y__h85697 = y__h85319 & x__h85318 ;
  assign y__h94973 = x__h95069 | y__h95070 ;
  assign y__h95070 =
	     IF_IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_ETC__q40[2] &
	     x__h94698 ;
  assign y__h95251 = x__h95347 | y__h95348 ;
  assign y__h95348 = y__h94973 & x__h94972 ;
  assign y__h95528 = x__h95624 | y__h95625 ;
  assign y__h95625 = y__h95251 & x__h95250 ;
  assign y__h95805 = x__h95901 | y__h95902 ;
  assign y__h95902 = y__h95528 & x__h95527 ;
  assign y__h96082 = x__h96178 | y__h96179 ;
  assign y__h96179 = y__h95805 & x__h95804 ;
  assign y__h96359 = x__h96455 | y__h96456 ;
  assign y__h96456 = y__h96082 & x__h96081 ;
  assign y__h96636 =
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[8] |
	     y__h96733 ;
  assign y__h96733 = y__h96359 & x__h96358 ;
  assign y__h96913 =
	     y__h96636 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[9] ;
  assign y__h97190 =
	     y__h96913 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[10] ;
  assign y__h97467 =
	     y__h97190 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[11] ;
  assign y__h97744 =
	     y__h97467 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[12] ;
  assign y__h98021 =
	     y__h97744 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[13] ;
  assign y__h98298 =
	     y__h98021 &
	     IF_rg_B_BIT_0_094_THEN_1_CONCAT_rg_A_0_BITS_6__ETC___d1100[14] ;
  assign y__h99462 = x__h99558 | y__h99559 ;
  assign y__h99559 =
	     IF_IF_rg_B_BIT_1_093_THEN_IF_rg_B_BIT_0_094_TH_ETC__q42[3] &
	     x__h99187 ;
  assign y__h99740 = x__h99836 | y__h99837 ;
  assign y__h99837 = y__h99462 & x__h99461 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_A <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_B <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_fp <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_int <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_select <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_A_EN) rg_A <= `BSV_ASSIGNMENT_DELAY rg_A_D_IN;
	if (rg_B_EN) rg_B <= `BSV_ASSIGNMENT_DELAY rg_B_D_IN;
	if (rg_C_EN) rg_C <= `BSV_ASSIGNMENT_DELAY rg_C_D_IN;
	if (rg_out_fp_EN) rg_out_fp <= `BSV_ASSIGNMENT_DELAY rg_out_fp_D_IN;
	if (rg_out_int_EN)
	  rg_out_int <= `BSV_ASSIGNMENT_DELAY rg_out_int_D_IN;
	if (rg_select_EN) rg_select <= `BSV_ASSIGNMENT_DELAY rg_select_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_A = 16'hAAAA;
    rg_B = 16'hAAAA;
    rg_C = 32'hAAAAAAAA;
    rg_out_fp = 32'hAAAAAAAA;
    rg_out_int = 32'hAAAAAAAA;
    rg_select = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mac

