Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug 12 14:33:16 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7z012s-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-7   Critical Warning  No common node between related clocks                    2           
TIMING-36  Critical Warning  Invalid Generated Clock due to missing edge propagation  1           
SYNTH-10   Warning           Wide multiplier                                          36          
TIMING-18  Warning           Missing input or output delay                            65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    975.790        0.000                      0                33213        0.049        0.000                      0                33213      498.870        0.000                       0                 12557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)             Period(ns)      Frequency(MHz)
-----           ------------             ----------      --------------
clk_output      {0.000 500.000}          1000.000        1.000           
  clk_sampling  {0.000 31500.000}        62999.999       0.016           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output          975.790        0.000                      0                33104        0.049        0.000                      0                33104      498.870        0.000                       0                 12523  
  clk_sampling    62992.730        0.000                      0                  105        0.091        0.000                      0                  105    31499.498        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sampling  clk_output        992.128        0.000                      0                  195        0.407        0.000                      0                  195  
clk_output    clk_sampling      992.156        0.000                      0                   68        0.436        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_output                  
(none)                      clk_output    
(none)                      clk_sampling  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      975.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.790ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.761ns  (logic 9.422ns (39.653%)  route 14.339ns (60.347%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 1003.771 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.164    28.002    filterbank/coefficients[55]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  filterbank/coefficients_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.241  1003.771    filterbank/clk_output_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  filterbank/coefficients_reg[3]/C
                         clock pessimism              0.408  1004.179    
                         clock uncertainty           -0.035  1004.144    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.352  1003.792    filterbank/coefficients_reg[3]
  -------------------------------------------------------------------
                         required time                       1003.792    
                         arrival time                         -28.002    
  -------------------------------------------------------------------
                         slack                                975.790    

Slack (MET) :             975.891ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.665ns  (logic 9.422ns (39.814%)  route 14.243ns (60.186%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 1003.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.068    27.906    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.246  1003.776    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[20]/C
                         clock pessimism              0.408  1004.184    
                         clock uncertainty           -0.035  1004.149    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.352  1003.797    filterbank/coefficients_reg[20]
  -------------------------------------------------------------------
                         required time                       1003.797    
                         arrival time                         -27.906    
  -------------------------------------------------------------------
                         slack                                975.891    

Slack (MET) :             975.891ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.665ns  (logic 9.422ns (39.814%)  route 14.243ns (60.186%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 1003.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.068    27.906    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.246  1003.776    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[21]/C
                         clock pessimism              0.408  1004.184    
                         clock uncertainty           -0.035  1004.149    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.352  1003.797    filterbank/coefficients_reg[21]
  -------------------------------------------------------------------
                         required time                       1003.797    
                         arrival time                         -27.906    
  -------------------------------------------------------------------
                         slack                                975.891    

Slack (MET) :             975.891ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.665ns  (logic 9.422ns (39.814%)  route 14.243ns (60.186%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 1003.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.068    27.906    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.246  1003.776    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[22]/C
                         clock pessimism              0.408  1004.184    
                         clock uncertainty           -0.035  1004.149    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.352  1003.797    filterbank/coefficients_reg[22]
  -------------------------------------------------------------------
                         required time                       1003.797    
                         arrival time                         -27.906    
  -------------------------------------------------------------------
                         slack                                975.891    

Slack (MET) :             975.891ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.665ns  (logic 9.422ns (39.814%)  route 14.243ns (60.186%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 1003.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.068    27.906    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.246  1003.776    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  filterbank/coefficients_reg[23]/C
                         clock pessimism              0.408  1004.184    
                         clock uncertainty           -0.035  1004.149    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.352  1003.797    filterbank/coefficients_reg[23]
  -------------------------------------------------------------------
                         required time                       1003.797    
                         arrival time                         -27.906    
  -------------------------------------------------------------------
                         slack                                975.891    

Slack (MET) :             975.920ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 9.422ns (39.952%)  route 14.161ns (60.048%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 1003.820 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          0.987    27.825    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.290  1003.820    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[10]/C
                         clock pessimism              0.312  1004.132    
                         clock uncertainty           -0.035  1004.097    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.352  1003.745    filterbank/coefficients_reg[10]
  -------------------------------------------------------------------
                         required time                       1003.745    
                         arrival time                         -27.825    
  -------------------------------------------------------------------
                         slack                                975.920    

Slack (MET) :             975.920ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 9.422ns (39.952%)  route 14.161ns (60.048%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 1003.820 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          0.987    27.825    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.290  1003.820    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[11]/C
                         clock pessimism              0.312  1004.132    
                         clock uncertainty           -0.035  1004.097    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.352  1003.745    filterbank/coefficients_reg[11]
  -------------------------------------------------------------------
                         required time                       1003.745    
                         arrival time                         -27.825    
  -------------------------------------------------------------------
                         slack                                975.920    

Slack (MET) :             975.920ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 9.422ns (39.952%)  route 14.161ns (60.048%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 1003.820 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          0.987    27.825    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.290  1003.820    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[8]/C
                         clock pessimism              0.312  1004.132    
                         clock uncertainty           -0.035  1004.097    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.352  1003.745    filterbank/coefficients_reg[8]
  -------------------------------------------------------------------
                         required time                       1003.745    
                         arrival time                         -27.825    
  -------------------------------------------------------------------
                         slack                                975.920    

Slack (MET) :             975.920ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.583ns  (logic 9.422ns (39.952%)  route 14.161ns (60.048%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 1003.820 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          0.987    27.825    filterbank/coefficients[55]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.290  1003.820    filterbank/clk_output_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  filterbank/coefficients_reg[9]/C
                         clock pessimism              0.312  1004.132    
                         clock uncertainty           -0.035  1004.097    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.352  1003.745    filterbank/coefficients_reg[9]
  -------------------------------------------------------------------
                         required time                       1003.745    
                         arrival time                         -27.825    
  -------------------------------------------------------------------
                         slack                                975.920    

Slack (MET) :             975.946ns  (required time - arrival time)
  Source:                 filterbank/read_pos_reg_rep[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        23.605ns  (logic 9.422ns (39.916%)  route 14.183ns (60.084%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 1003.771 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.399     4.241    filterbank/clk_output_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  filterbank/read_pos_reg_rep[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.379     4.620 r  filterbank/read_pos_reg_rep[2]_rep/Q
                         net (fo=135, routed)         5.171     9.791    filterbank/samples_reg_192_255_27_29/ADDRC2
    SLICE_X62Y47         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.105     9.896 r  filterbank/samples_reg_192_255_27_29/RAMC/O
                         net (fo=1, routed)           0.554    10.450    filterbank/samples_reg_192_255_27_29_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.105    10.555 r  filterbank/multOp__0_i_39/O
                         net (fo=1, routed)           0.547    11.102    filterbank/multOp__0_i_39_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I4_O)        0.105    11.207 r  filterbank/multOp__0_i_22/O
                         net (fo=1, routed)           0.113    11.320    pow_spectrum/multOp__0_11
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.105    11.425 r  pow_spectrum/multOp__0_i_5/O
                         net (fo=4, routed)           2.193    13.618    filterbank/processed_sample[29]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      3.397    17.015 r  filterbank/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    17.017    filterbank/multOp__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.455 r  filterbank/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.457    filterbank/multOp__1_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.271    19.728 r  filterbank/multOp__2/P[2]
                         net (fo=2, routed)           1.095    20.823    filterbank/multOp__2_n_103
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.125    20.948 r  filterbank/coeffs[2][59]_i_9/O
                         net (fo=2, routed)           0.376    21.324    filterbank/coeffs[2][59]_i_9_n_0
    SLICE_X20Y47         LUT4 (Prop_lut4_I3_O)        0.264    21.588 r  filterbank/coeffs[2][59]_i_13/O
                         net (fo=1, routed)           0.000    21.588    filterbank/coeffs[2][59]_i_13_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534    22.122 r  filterbank/coeffs_reg[2][59]_i_2/O[3]
                         net (fo=2, routed)           1.458    23.580    filterbank/coeffs_reg[2][59]_i_2_n_4
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.250    23.830 r  filterbank/coeffs[2][59]_i_6/O
                         net (fo=1, routed)           0.000    23.830    filterbank/coeffs[2][59]_i_6_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    24.270 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.270    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    24.484 f  filterbank/coeffs_reg[2][63]_i_2/O[2]
                         net (fo=18, routed)          1.044    25.528    filterbank/data1[62]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.253    25.781 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    25.781    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    26.113 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.620    26.733    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.105    26.838 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.008    27.846    filterbank/coefficients[55]_i_1_n_0
    SLICE_X52Y54         FDRE                                         r  filterbank/coefficients_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.241  1003.771    filterbank/clk_output_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  filterbank/coefficients_reg[2]/C
                         clock pessimism              0.408  1004.179    
                         clock uncertainty           -0.035  1004.144    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.352  1003.792    filterbank/coefficients_reg[2]
  -------------------------------------------------------------------
                         required time                       1003.792    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                975.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.612     1.527    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X7Y7           FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.668 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/Q
                         net (fo=1, routed)           0.108     1.777    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[16]
    SLICE_X6Y6           SRL16E                                       r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.886     2.053    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X6Y6           SRL16E                                       r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/CLK
                         clock pessimism             -0.509     1.544    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.727    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.561     1.476    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X75Y40         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_part_slices[0].ff_ar/Q
                         net (fo=3, routed)           0.108     1.725    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/ar_tmp[15]
    SLICE_X76Y39         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.829     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/aclk
    SLICE_X76Y39         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][15]_srl3/CLK
                         clock pessimism             -0.505     1.491    
    SLICE_X76Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.674    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.577     1.492    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X27Y12         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.110     1.744    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[12]
    SLICE_X26Y13         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.846     2.013    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X26Y13         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32/CLK
                         clock pessimism             -0.507     1.506    
    SLICE_X26Y13         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.689    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][43]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.578     1.493    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y11         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[43]
    SLICE_X30Y9          SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][43]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.849     2.016    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X30Y9          SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][43]_srl32/CLK
                         clock pessimism             -0.506     1.510    
    SLICE_X30Y9          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.693    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][43]_srl32
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.571     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X39Y16         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.741    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[22]
    SLICE_X38Y16         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.840     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y16         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29/CLK
                         clock pessimism             -0.508     1.499    
    SLICE_X38Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.682    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][22]_srl29
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][30]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.566     1.481    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X39Y21         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[30]/Q
                         net (fo=1, routed)           0.114     1.736    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[30]
    SLICE_X38Y21         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][30]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.835     2.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y21         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][30]_srl29/CLK
                         clock pessimism             -0.508     1.494    
    SLICE_X38Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.677    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][30]_srl29
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pow_spectrum/output_value_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/samples_reg_128_191_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.962%)  route 0.079ns (36.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.560     1.475    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  pow_spectrum/output_value_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pow_spectrum/output_value_reg[30]/Q
                         net (fo=6, routed)           0.079     1.696    filterbank/samples_reg_128_191_30_32/DIA
    SLICE_X62Y49         RAMD64E                                      r  filterbank/samples_reg_128_191_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.831     1.998    filterbank/samples_reg_128_191_30_32/WCLK
    SLICE_X62Y49         RAMD64E                                      r  filterbank/samples_reg_128_191_30_32/RAMA/CLK
                         clock pessimism             -0.510     1.488    
    SLICE_X62Y49         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.635    filterbank/samples_reg_128_191_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 log_compute/coeff_buffer_reg[9][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            log_compute/coeff_buffer_reg[8][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.554     1.469    log_compute/clk_output_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  log_compute/coeff_buffer_reg[9][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  log_compute/coeff_buffer_reg[9][12]/Q
                         net (fo=1, routed)           0.209     1.842    filterbank/coeff_buffer_reg[8][55][12]
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.887 r  filterbank/coeff_buffer[8][12]_i_1/O
                         net (fo=1, routed)           0.000     1.887    log_compute/coeff_buffer_reg[8][55]_1[12]
    SLICE_X61Y66         FDRE                                         r  log_compute/coeff_buffer_reg[8][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.822     1.989    log_compute/clk_output_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  log_compute/coeff_buffer_reg[8][12]/C
                         clock pessimism             -0.256     1.733    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.091     1.824    log_compute/coeff_buffer_reg[8][12]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.279ns (64.889%)  route 0.151ns (35.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.556     1.471    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X58Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1/Q
                         net (fo=2, routed)           0.151     1.786    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/sign_sel_gen.fwd_inv_reg/comp_gen[32].other.carrymux[7]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/sign_sel_gen.fwd_inv_reg/comp_gen[7].other.carrymux_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].lut_out
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].other.carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.901    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].xor_out
    SLICE_X61Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.820     1.987    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X61Y19         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff/C
                         clock pessimism             -0.256     1.731    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.836    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[7].ff
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.568     1.483    fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X31Y23         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.679    fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[0]
    SLICE_X30Y23         SRL16E                                       r  fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.835     2.002    fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X30Y23         SRL16E                                       r  fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
                         clock pessimism             -0.506     1.496    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.613    fft/fft_block/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         1000.000    997.528    RAMB36_X3Y17  dct/output_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         1000.000    997.528    RAMB36_X3Y17  dct/output_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y18  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y18  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y19  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y19  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y0   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X70Y75  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sampling
  To Clock:  clk_sampling

Setup :            0  Failing Endpoints,  Worst Slack    62992.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    31499.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62992.730ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.541ns (35.794%)  route 4.558ns (64.206%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484    11.382    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/C
                         clock pessimism              0.471 63004.285    
                         clock uncertainty           -0.035 63004.250    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.136 63004.113    frame_module/input_position_reg[0]
  -------------------------------------------------------------------
                         required time                      63004.109    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                              62992.730    

Slack (MET) :             62992.730ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.541ns (35.794%)  route 4.558ns (64.206%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484    11.382    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
                         clock pessimism              0.471 63004.285    
                         clock uncertainty           -0.035 63004.250    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.136 63004.113    frame_module/input_position_reg[1]
  -------------------------------------------------------------------
                         required time                      63004.109    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                              62992.730    

Slack (MET) :             62992.730ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.541ns (35.794%)  route 4.558ns (64.206%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484    11.382    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/C
                         clock pessimism              0.471 63004.285    
                         clock uncertainty           -0.035 63004.250    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.136 63004.113    frame_module/input_position_reg[2]
  -------------------------------------------------------------------
                         required time                      63004.109    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                              62992.730    

Slack (MET) :             62992.730ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.541ns (35.794%)  route 4.558ns (64.206%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484    11.382    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/C
                         clock pessimism              0.471 63004.285    
                         clock uncertainty           -0.035 63004.250    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.136 63004.113    frame_module/input_position_reg[3]
  -------------------------------------------------------------------
                         required time                      63004.109    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                              62992.730    

Slack (MET) :             62992.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.541ns (36.899%)  route 4.345ns (63.101%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271    11.169    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/C
                         clock pessimism              0.444 63004.258    
                         clock uncertainty           -0.035 63004.223    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.136 63004.086    frame_module/input_position_reg[4]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                              62992.914    

Slack (MET) :             62992.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.541ns (36.899%)  route 4.345ns (63.101%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271    11.169    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
                         clock pessimism              0.444 63004.258    
                         clock uncertainty           -0.035 63004.223    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.136 63004.086    frame_module/input_position_reg[5]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                              62992.914    

Slack (MET) :             62992.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.541ns (36.899%)  route 4.345ns (63.101%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271    11.169    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/C
                         clock pessimism              0.444 63004.258    
                         clock uncertainty           -0.035 63004.223    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.136 63004.086    frame_module/input_position_reg[6]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                              62992.914    

Slack (MET) :             62992.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.541ns (36.899%)  route 4.345ns (63.101%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271    11.169    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/C
                         clock pessimism              0.444 63004.258    
                         clock uncertainty           -0.035 63004.223    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.136 63004.086    frame_module/input_position_reg[7]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                              62992.914    

Slack (MET) :             62992.922ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.541ns (36.959%)  route 4.334ns (63.041%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 63003.809 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.260    11.158    frame_module/input_position
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299 63003.809    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/C
                         clock pessimism              0.444 63004.254    
                         clock uncertainty           -0.035 63004.219    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.136 63004.082    frame_module/input_position_reg[10]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                              62992.922    

Slack (MET) :             62992.922ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            63000.000ns  (clk_sampling rise@63000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.541ns (36.959%)  route 4.334ns (63.041%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 63003.809 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     4.283    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.433     4.716 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.990     5.706    frame_module/input_position_reg[1]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.251 r  frame_module/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.251    frame_module/i__carry_i_7_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.349 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.349    frame_module/i__carry_i_6_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.447 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.447    frame_module/i__carry_i_5_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.545    frame_module/i__carry__0_i_7_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.643    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  frame_module/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.741    frame_module/i__carry__0_i_5__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  frame_module/i__carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     6.839    frame_module/i__carry__1_i_5__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.039 r  frame_module/i__carry__1_i_4__0/O[2]
                         net (fo=3, routed)           1.203     8.243    frame_module/i__carry__1_i_4__0_n_5
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.253     8.496 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.496    frame_module/i__carry__1_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     8.757 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.880     9.637    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.261     9.898 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.260    11.158    frame_module/input_position
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299 63003.809    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/C
                         clock pessimism              0.444 63004.254    
                         clock uncertainty           -0.035 63004.219    
    SLICE_X8Y11          FDRE (Setup_fdre_C_CE)      -0.136 63004.082    frame_module/input_position_reg[11]
  -------------------------------------------------------------------
                         required time                      63004.082    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                              62992.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.705%)  route 0.166ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.481    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  frame_module/input_position_reg[0]/Q
                         net (fo=7, routed)           0.166     1.811    frame_module/input_position_reg[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.704%)  route 0.220ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.220     1.864    frame_module/input_position_reg[6]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.276%)  route 0.224ns (57.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.481    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           0.224     1.869    frame_module/input_position_reg[2]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.528%)  route 0.273ns (62.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.481    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.645 r  frame_module/input_position_reg[3]/Q
                         net (fo=4, routed)           0.273     1.918    frame_module/input_position_reg[3]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.088%)  route 0.290ns (63.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  frame_module/input_position_reg[7]/Q
                         net (fo=4, routed)           0.290     1.935    frame_module/input_position_reg[7]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.310%)  route 0.300ns (64.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  frame_module/input_position_reg[8]/Q
                         net (fo=4, routed)           0.300     1.945    frame_module/input_position_reg[8]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.537    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.720    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.479    frame_module/clk
    SLICE_X8Y12          FDRE                                         r  frame_module/input_position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  frame_module/input_position_reg[14]/Q
                         net (fo=3, routed)           0.124     1.767    frame_module/input_position_reg__0[14]
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  frame_module/input_position_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    frame_module/input_position_reg[12]_i_1_n_5
    SLICE_X8Y12          FDRE                                         r  frame_module/input_position_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     2.000    frame_module/clk
    SLICE_X8Y12          FDRE                                         r  frame_module/input_position_reg[14]/C
                         clock pessimism             -0.520     1.479    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.134     1.613    frame_module/input_position_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.478    frame_module/clk
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  frame_module/input_position_reg[22]/Q
                         net (fo=3, routed)           0.124     1.766    frame_module/input_position_reg__0[22]
    SLICE_X8Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  frame_module/input_position_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    frame_module/input_position_reg[20]_i_1_n_5
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.999    frame_module/clk
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[22]/C
                         clock pessimism             -0.520     1.478    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.134     1.612    frame_module/input_position_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  frame_module/input_position_reg[10]/Q
                         net (fo=3, routed)           0.124     1.768    frame_module/input_position_reg__0[10]
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  frame_module/input_position_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    frame_module/input_position_reg[8]_i_1_n_5
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/C
                         clock pessimism             -0.521     1.480    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.134     1.614    frame_module/input_position_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/input_position_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.532%)  route 0.126ns (31.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.478    frame_module/clk
    SLICE_X8Y13          FDRE                                         r  frame_module/input_position_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  frame_module/input_position_reg[18]/Q
                         net (fo=3, routed)           0.126     1.768    frame_module/input_position_reg__0[18]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  frame_module/input_position_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    frame_module/input_position_reg[16]_i_1_n_5
    SLICE_X8Y13          FDRE                                         r  frame_module/input_position_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.999    frame_module/clk
    SLICE_X8Y13          FDRE                                         r  frame_module/input_position_reg[18]/C
                         clock pessimism             -0.520     1.478    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.134     1.612    frame_module/input_position_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sampling
Waveform(ns):       { 0.000 31500.000 }
Period(ns):         63000.000
Sources:            { clk_sampling }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         62999.999   62997.831  RAMB18_X0Y3    frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         62999.999   62998.406  BUFGCTRL_X0Y1  clk_sampling_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y9     frame_module/input_position_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y11    frame_module/input_position_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y11    frame_module/input_position_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y12    frame_module/input_position_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y12    frame_module/input_position_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y12    frame_module/input_position_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y12    frame_module/input_position_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         62999.999   62999.003  SLICE_X8Y13    frame_module/input_position_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y10    frame_module/input_position_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y10    frame_module/input_position_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y10    frame_module/input_position_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y10    frame_module/input_position_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31500.000   31499.501  SLICE_X8Y12    frame_module/input_position_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31500.000   31499.501  SLICE_X8Y12    frame_module/input_position_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y9     frame_module/input_position_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y11    frame_module/input_position_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31499.996   31499.498  SLICE_X8Y12    frame_module/input_position_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sampling
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      992.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             992.128ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.652ns (24.309%)  route 5.144ns (75.691%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 1003.828 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.221    11.078    frame_module/curr_out_cnt
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.298  1003.828    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[0]/C
                         clock pessimism              0.000  1003.828    
                         clock uncertainty           -0.035  1003.792    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.586  1003.206    frame_module/curr_out_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1003.206    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                992.128    

Slack (MET) :             992.128ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.652ns (24.309%)  route 5.144ns (75.691%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 1003.828 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.221    11.078    frame_module/curr_out_cnt
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.298  1003.828    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[1]/C
                         clock pessimism              0.000  1003.828    
                         clock uncertainty           -0.035  1003.792    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.586  1003.206    frame_module/curr_out_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1003.206    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                992.128    

Slack (MET) :             992.128ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.652ns (24.309%)  route 5.144ns (75.691%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 1003.828 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.221    11.078    frame_module/curr_out_cnt
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.298  1003.828    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[2]/C
                         clock pessimism              0.000  1003.828    
                         clock uncertainty           -0.035  1003.792    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.586  1003.206    frame_module/curr_out_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1003.206    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                992.128    

Slack (MET) :             992.128ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.652ns (24.309%)  route 5.144ns (75.691%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 1003.828 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.221    11.078    frame_module/curr_out_cnt
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.298  1003.828    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  frame_module/curr_out_cnt_reg[3]/C
                         clock pessimism              0.000  1003.828    
                         clock uncertainty           -0.035  1003.792    
    SLICE_X12Y13         FDRE (Setup_fdre_C_R)       -0.586  1003.206    frame_module/curr_out_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1003.206    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                992.128    

Slack (MET) :             992.211ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/advance_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.630ns (23.259%)  route 5.378ns (76.741%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 1003.889 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.105     9.835 r  frame_module/advance_cnt[0]_i_1/O
                         net (fo=32, routed)          1.455    11.290    frame_module/advance_cnt[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.359  1003.889    frame_module/clk_output_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[28]/C
                         clock pessimism              0.000  1003.889    
                         clock uncertainty           -0.035  1003.853    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.352  1003.501    frame_module/advance_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                       1003.501    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                992.211    

Slack (MET) :             992.211ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/advance_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.630ns (23.259%)  route 5.378ns (76.741%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 1003.889 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.105     9.835 r  frame_module/advance_cnt[0]_i_1/O
                         net (fo=32, routed)          1.455    11.290    frame_module/advance_cnt[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.359  1003.889    frame_module/clk_output_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[29]/C
                         clock pessimism              0.000  1003.889    
                         clock uncertainty           -0.035  1003.853    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.352  1003.501    frame_module/advance_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                       1003.501    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                992.211    

Slack (MET) :             992.211ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/advance_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.630ns (23.259%)  route 5.378ns (76.741%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 1003.889 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.105     9.835 r  frame_module/advance_cnt[0]_i_1/O
                         net (fo=32, routed)          1.455    11.290    frame_module/advance_cnt[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.359  1003.889    frame_module/clk_output_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[30]/C
                         clock pessimism              0.000  1003.889    
                         clock uncertainty           -0.035  1003.853    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.352  1003.501    frame_module/advance_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                       1003.501    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                992.211    

Slack (MET) :             992.211ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/advance_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.630ns (23.259%)  route 5.378ns (76.741%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 1003.889 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.105     9.835 r  frame_module/advance_cnt[0]_i_1/O
                         net (fo=32, routed)          1.455    11.290    frame_module/advance_cnt[0]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.359  1003.889    frame_module/clk_output_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  frame_module/advance_cnt_reg[31]/C
                         clock pessimism              0.000  1003.889    
                         clock uncertainty           -0.035  1003.853    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.352  1003.501    frame_module/advance_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                       1003.501    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                992.211    

Slack (MET) :             992.236ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.652ns (24.705%)  route 5.035ns (75.295%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 1003.827 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.112    10.969    frame_module/curr_out_cnt
    SLICE_X12Y14         FDRE                                         r  frame_module/curr_out_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.297  1003.827    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  frame_module/curr_out_cnt_reg[4]/C
                         clock pessimism              0.000  1003.827    
                         clock uncertainty           -0.035  1003.791    
    SLICE_X12Y14         FDRE (Setup_fdre_C_R)       -0.586  1003.205    frame_module/curr_out_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1003.205    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                992.236    

Slack (MET) :             992.236ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.652ns (24.705%)  route 5.035ns (75.295%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 1003.827 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.459     4.282    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433     4.715 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           1.604     6.319    frame_module/input_position_reg[5]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.105     6.424 r  frame_module/output_valid1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.424    frame_module/output_valid1_carry_i_3_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.868 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.868    frame_module/output_valid1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.968 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    frame_module/output_valid1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     7.159 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           1.084     8.243    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.252     8.495 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          1.235     9.730    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.127     9.857 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          1.112    10.969    frame_module/curr_out_cnt
    SLICE_X12Y14         FDRE                                         r  frame_module/curr_out_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.297  1003.827    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  frame_module/curr_out_cnt_reg[5]/C
                         clock pessimism              0.000  1003.827    
                         clock uncertainty           -0.035  1003.791    
    SLICE_X12Y14         FDRE (Setup_fdre_C_R)       -0.586  1003.205    frame_module/curr_out_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                       1003.205    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                992.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/output_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.400ns (38.842%)  route 0.630ns (61.158%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.380     2.397    frame_module/CO[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.110     2.507 r  frame_module/output_valid_i_1/O
                         net (fo=1, routed)           0.000     2.507    frame_module/output_valid_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  frame_module/output_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.842     2.009    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  frame_module/output_valid_reg/C
                         clock pessimism              0.000     2.009    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     2.100    frame_module/output_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.400ns (29.447%)  route 0.958ns (70.553%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.217     2.836    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.844     2.011    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[28]/C
                         clock pessimism              0.000     2.011    
    SLICE_X12Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.995    frame_module/curr_out_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.400ns (29.447%)  route 0.958ns (70.553%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.217     2.836    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.844     2.011    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[29]/C
                         clock pessimism              0.000     2.011    
    SLICE_X12Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.995    frame_module/curr_out_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.400ns (29.447%)  route 0.958ns (70.553%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.217     2.836    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.844     2.011    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[30]/C
                         clock pessimism              0.000     2.011    
    SLICE_X12Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.995    frame_module/curr_out_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.400ns (29.447%)  route 0.958ns (70.553%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.217     2.836    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.844     2.011    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  frame_module/curr_out_cnt_reg[31]/C
                         clock pessimism              0.000     2.011    
    SLICE_X12Y20         FDRE (Hold_fdre_C_CE)       -0.016     1.995    frame_module/curr_out_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.400ns (28.342%)  route 1.011ns (71.658%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.270     2.888    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.845     2.012    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[24]/C
                         clock pessimism              0.000     2.012    
    SLICE_X12Y19         FDRE (Hold_fdre_C_CE)       -0.016     1.996    frame_module/curr_out_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.400ns (28.342%)  route 1.011ns (71.658%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.270     2.888    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.845     2.012    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[25]/C
                         clock pessimism              0.000     2.012    
    SLICE_X12Y19         FDRE (Hold_fdre_C_CE)       -0.016     1.996    frame_module/curr_out_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.400ns (28.342%)  route 1.011ns (71.658%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.270     2.888    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.845     2.012    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[26]/C
                         clock pessimism              0.000     2.012    
    SLICE_X12Y19         FDRE (Hold_fdre_C_CE)       -0.016     1.996    frame_module/curr_out_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.400ns (28.342%)  route 1.011ns (71.658%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.270     2.888    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.845     2.012    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  frame_module/curr_out_cnt_reg[27]/C
                         clock pessimism              0.000     2.012    
    SLICE_X12Y19         FDRE (Hold_fdre_C_CE)       -0.016     1.996    frame_module/curr_out_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Destination:            frame_module/curr_out_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.400ns (27.880%)  route 1.035ns (72.120%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.477    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.250     1.891    frame_module/input_position_reg__0[30]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.936 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.936    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.017 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.492     2.509    fft/CO[0]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.110     2.619 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          0.293     2.912    frame_module/curr_out_cnt_reg[0]_0
    SLICE_X12Y18         FDRE                                         r  frame_module/curr_out_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.846     2.013    frame_module/clk_output_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  frame_module/curr_out_cnt_reg[20]/C
                         clock pessimism              0.000     2.013    
    SLICE_X12Y18         FDRE (Hold_fdre_C_CE)       -0.016     1.997    frame_module/curr_out_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.915    





---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_sampling

Setup :            0  Failing Endpoints,  Worst Slack      992.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             992.156ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.977ns  (logic 0.768ns (11.008%)  route 6.209ns (88.992%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.789 62011.199    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[0]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.195    
  -------------------------------------------------------------------
                         slack                                992.156    

Slack (MET) :             992.156ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.977ns  (logic 0.768ns (11.008%)  route 6.209ns (88.992%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.789 62011.199    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[1]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.195    
  -------------------------------------------------------------------
                         slack                                992.156    

Slack (MET) :             992.156ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.977ns  (logic 0.768ns (11.008%)  route 6.209ns (88.992%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.789 62011.199    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[2]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.195    
  -------------------------------------------------------------------
                         slack                                992.156    

Slack (MET) :             992.156ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.977ns  (logic 0.768ns (11.008%)  route 6.209ns (88.992%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.789 62011.199    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301 63003.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y9           FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[3]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.195    
  -------------------------------------------------------------------
                         slack                                992.156    

Slack (MET) :             992.167ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.965ns  (logic 0.768ns (11.027%)  route 6.197ns (88.973%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.777 62011.188    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[4]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.184    
  -------------------------------------------------------------------
                         slack                                992.167    

Slack (MET) :             992.167ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.965ns  (logic 0.768ns (11.027%)  route 6.197ns (88.973%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.777 62011.188    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[5]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.184    
  -------------------------------------------------------------------
                         slack                                992.167    

Slack (MET) :             992.167ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.965ns  (logic 0.768ns (11.027%)  route 6.197ns (88.973%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.777 62011.188    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[6]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.184    
  -------------------------------------------------------------------
                         slack                                992.167    

Slack (MET) :             992.167ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.965ns  (logic 0.768ns (11.027%)  route 6.197ns (88.973%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 63003.812 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.777 62011.188    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300 63003.812    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/C
                         clock pessimism              0.000 63003.812    
                         clock uncertainty           -0.035 63003.777    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.423 63003.355    frame_module/input_position_reg[7]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.184    
  -------------------------------------------------------------------
                         slack                                992.167    

Slack (MET) :             992.275ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.856ns  (logic 0.768ns (11.202%)  route 6.088ns (88.798%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 63003.809 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.668 62011.078    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299 63003.809    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/C
                         clock pessimism              0.000 63003.809    
                         clock uncertainty           -0.035 63003.773    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.423 63003.352    frame_module/input_position_reg[10]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.074    
  -------------------------------------------------------------------
                         slack                                992.275    

Slack (MET) :             992.275ns  (required time - arrival time)
  Source:                 dct/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_sampling rise@63000.000ns - clk_output rise@62000.000ns)
  Data Path Delay:        6.856ns  (logic 0.768ns (11.202%)  route 6.088ns (88.798%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 63003.809 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.221ns = ( 62004.223 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.379 62004.223    dct/clk_output_IBUF_BUFG
    SLICE_X68Y73         FDRE                                         r  dct/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.379 62004.602 f  dct/request_stall_reg/Q
                         net (fo=144, routed)         4.419 62009.020    log_compute/dct_stall_req
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.125 62009.145 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.001 62010.145    frame_module/WEBWE[0]
    SLICE_X9Y15          LUT4 (Prop_lut4_I3_O)        0.264 62010.410 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.668 62011.078    frame_module/input_position[0]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  63000.000 63000.000 r  
    AA16                                              0.000 63000.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000 63000.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 63000.793 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 63002.512 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299 63003.809    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/C
                         clock pessimism              0.000 63003.809    
                         clock uncertainty           -0.035 63003.773    
    SLICE_X8Y11          FDRE (Setup_fdre_C_R)       -0.423 63003.352    frame_module/input_position_reg[11]
  -------------------------------------------------------------------
                         required time                      63003.355    
                         arrival time                       -62011.074    
  -------------------------------------------------------------------
                         slack                                992.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/MEM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.207ns (20.481%)  route 0.804ns (79.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.262     1.916    log_compute/s_axis_data_tready
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.043     1.959 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           0.542     2.501    frame_module/WEBWE[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism              0.000     2.042    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.023     2.065    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/MEM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.207ns (20.481%)  route 0.804ns (79.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.262     1.916    log_compute/s_axis_data_tready
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.043     1.959 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           0.542     2.501    frame_module/WEBWE[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism              0.000     2.042    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                      0.023     2.065    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/MEM_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.207ns (20.481%)  route 0.804ns (79.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.262     1.916    log_compute/s_axis_data_tready
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.043     1.959 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           0.542     2.501    frame_module/WEBWE[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism              0.000     2.042    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                      0.023     2.065    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.790%)  route 0.750ns (78.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.431     2.449    frame_module/input_position
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.997    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[28]/C
                         clock pessimism              0.000     1.997    
    SLICE_X8Y16          FDRE (Hold_fdre_C_CE)       -0.016     1.981    frame_module/input_position_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.790%)  route 0.750ns (78.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.431     2.449    frame_module/input_position
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.997    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[29]/C
                         clock pessimism              0.000     1.997    
    SLICE_X8Y16          FDRE (Hold_fdre_C_CE)       -0.016     1.981    frame_module/input_position_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.790%)  route 0.750ns (78.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.431     2.449    frame_module/input_position
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.997    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[30]/C
                         clock pessimism              0.000     1.997    
    SLICE_X8Y16          FDRE (Hold_fdre_C_CE)       -0.016     1.981    frame_module/input_position_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.790%)  route 0.750ns (78.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.431     2.449    frame_module/input_position
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.997    frame_module/clk
    SLICE_X8Y16          FDRE                                         r  frame_module/input_position_reg[31]/C
                         clock pessimism              0.000     1.997    
    SLICE_X8Y16          FDRE (Hold_fdre_C_CE)       -0.016     1.981    frame_module/input_position_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/MEM_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.207ns (19.179%)  route 0.872ns (80.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.262     1.916    log_compute/s_axis_data_tready
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.043     1.959 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           0.611     2.569    frame_module/WEBWE[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism              0.000     2.042    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                      0.023     2.065    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.184%)  route 0.826ns (79.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.507     2.526    frame_module/input_position
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.999    frame_module/clk
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[20]/C
                         clock pessimism              0.000     1.999    
    SLICE_X8Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.983    frame_module/input_position_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.209ns (20.184%)  route 0.826ns (79.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.575     1.490    fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X12Y21         FDRE                                         r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  fft/fft_block/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/Q
                         net (fo=9, routed)           0.320     1.974    frame_module/s_axis_data_tready
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.507     2.526    frame_module/input_position
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.999    frame_module/clk
    SLICE_X8Y14          FDRE                                         r  frame_module/input_position_reg[21]/C
                         clock pessimism              0.000     1.999    
    SLICE_X8Y14          FDRE (Hold_fdre_C_CE)       -0.016     1.983    frame_module/input_position_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.543    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_output
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.335ns (56.598%)  route 3.324ns (43.402%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.181 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.380 r  lifter/output_value_OBUF[63]_inst_i_1/O[2]
                         net (fo=1, routed)           2.125     9.504    output_value_OBUF[63]
    B1                   OBUF (Prop_obuf_I_O)         2.538    12.042 r  output_value_OBUF[63]_inst/O
                         net (fo=0)                   0.000    12.042    output_value[63]
    B1                                                                r  output_value[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 4.353ns (56.832%)  route 3.306ns (43.168%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.181 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.438 r  lifter/output_value_OBUF[63]_inst_i_1/O[1]
                         net (fo=1, routed)           2.106     9.544    output_value_OBUF[62]
    H4                   OBUF (Prop_obuf_I_O)         2.498    12.042 r  output_value_OBUF[62]_inst/O
                         net (fo=0)                   0.000    12.042    output_value[62]
    H4                                                                r  output_value[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 4.302ns (56.731%)  route 3.281ns (43.269%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.338 r  lifter/output_value_OBUF[60]_inst_i_1/O[1]
                         net (fo=1, routed)           2.081     9.419    output_value_OBUF[58]
    E4                   OBUF (Prop_obuf_I_O)         2.547    11.966 r  output_value_OBUF[58]_inst/O
                         net (fo=0)                   0.000    11.966    output_value[58]
    E4                                                                r  output_value[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.260ns (56.312%)  route 3.305ns (43.688%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.343 r  lifter/output_value_OBUF[60]_inst_i_1/O[3]
                         net (fo=1, routed)           2.105     9.448    output_value_OBUF[60]
    G4                   OBUF (Prop_obuf_I_O)         2.500    11.948 r  output_value_OBUF[60]_inst/O
                         net (fo=0)                   0.000    11.948    output_value[60]
    G4                                                                r  output_value[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.206ns (56.209%)  route 3.277ns (43.791%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.259 r  lifter/output_value_OBUF[60]_inst_i_1/O[0]
                         net (fo=1, routed)           2.077     9.335    output_value_OBUF[57]
    E3                   OBUF (Prop_obuf_I_O)         2.530    11.865 r  output_value_OBUF[57]_inst/O
                         net (fo=0)                   0.000    11.865    output_value[57]
    E3                                                                r  output_value[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.191ns (56.106%)  route 3.279ns (43.894%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.280 r  lifter/output_value_OBUF[60]_inst_i_1/O[2]
                         net (fo=1, routed)           2.079     9.358    output_value_OBUF[59]
    F4                   OBUF (Prop_obuf_I_O)         2.494    11.852 r  output_value_OBUF[59]_inst/O
                         net (fo=0)                   0.000    11.852    output_value[59]
    F4                                                                r  output_value[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.262ns (57.145%)  route 3.196ns (42.855%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.081 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.181 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.359 r  lifter/output_value_OBUF[63]_inst_i_1/O[0]
                         net (fo=1, routed)           1.996     9.355    output_value_OBUF[61]
    H3                   OBUF (Prop_obuf_I_O)         2.486    11.840 r  output_value_OBUF[61]_inst/O
                         net (fo=0)                   0.000    11.840    output_value[61]
    H3                                                                r  output_value[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 2.807ns (37.241%)  route 4.731ns (62.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.451     4.293    lifter/clk_output_IBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  lifter/output_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.379     4.672 r  lifter/output_valid_reg/Q
                         net (fo=1, routed)           4.731     9.403    output_valid_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         2.428    11.832 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000    11.832    output_valid
    Y14                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.188ns (56.363%)  route 3.242ns (43.637%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.238 r  lifter/output_value_OBUF[56]_inst_i_1/O[1]
                         net (fo=1, routed)           2.042     9.280    output_value_OBUF[54]
    F2                   OBUF (Prop_obuf_I_O)         2.533    11.813 r  output_value_OBUF[54]_inst/O
                         net (fo=0)                   0.000    11.813    output_value[54]
    F2                                                                r  output_value[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.163ns (56.895%)  route 3.154ns (43.105%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.541     4.383    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.370     4.753 r  lifter/output_value_reg__0/P[20]
                         net (fo=2, routed)           1.200     5.953    lifter/output_value_reg__0_n_85
    SLICE_X92Y87         LUT2 (Prop_lut2_I0_O)        0.105     6.058 r  lifter/output_value_OBUF[32]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.058    lifter/output_value_OBUF[32]_inst_i_5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.481 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.481    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.581 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.581    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.681 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.781 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.781    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.881 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.981 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.243 r  lifter/output_value_OBUF[56]_inst_i_1/O[3]
                         net (fo=1, routed)           1.954     9.197    output_value_OBUF[56]
    G3                   OBUF (Prop_obuf_I_O)         2.503    11.700 r  output_value_OBUF[56]_inst/O
                         net (fo=0)                   0.000    11.700    output_value[56]
    G3                                                                r  output_value[56] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifter/output_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.518ns (70.383%)  route 0.639ns (29.617%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.588     1.503    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y93         FDRE                                         r  lifter/output_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y93         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lifter/output_value_reg[13]/Q
                         net (fo=1, routed)           0.172     1.839    lifter/output_value_reg_n_0_[13]
    SLICE_X92Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  lifter/output_value_OBUF[40]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.884    lifter/output_value_OBUF[40]_inst_i_3_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.949 r  lifter/output_value_OBUF[40]_inst_i_1/O[2]
                         net (fo=1, routed)           0.467     2.416    output_value_OBUF[39]
    P8                   OBUF (Prop_obuf_I_O)         1.244     3.660 r  output_value_OBUF[39]_inst/O
                         net (fo=0)                   0.000     3.660    output_value[39]
    P8                                                                r  output_value[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.290ns (59.586%)  route 0.875ns (40.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.584     1.499    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y85         FDRE                                         r  lifter/output_value_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y85         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  lifter/output_value_reg[15]__0/Q
                         net (fo=1, routed)           0.875     2.538    output_value_OBUF[7]
    N3                   OBUF (Prop_obuf_I_O)         1.126     3.664 r  output_value_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.664    output_value[7]
    N3                                                                r  output_value[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.534ns (70.675%)  route 0.636ns (29.325%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.588     1.503    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y93         FDRE                                         r  lifter/output_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y93         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  lifter/output_value_reg[13]/Q
                         net (fo=1, routed)           0.172     1.839    lifter/output_value_reg_n_0_[13]
    SLICE_X92Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  lifter/output_value_OBUF[40]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.884    lifter/output_value_OBUF[40]_inst_i_3_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.985 r  lifter/output_value_OBUF[40]_inst_i_1/O[3]
                         net (fo=1, routed)           0.464     2.450    output_value_OBUF[40]
    N8                   OBUF (Prop_obuf_I_O)         1.224     3.673 r  output_value_OBUF[40]_inst/O
                         net (fo=0)                   0.000     3.673    output_value[40]
    N8                                                                r  output_value[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.308ns (62.333%)  route 0.791ns (37.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.667     1.583    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.709 r  lifter/output_value_reg__0/P[13]
                         net (fo=1, routed)           0.791     2.499    output_value_OBUF[22]
    U2                   OBUF (Prop_obuf_I_O)         1.182     3.682 r  output_value_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.682    output_value[22]
    U2                                                                r  output_value[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.503ns (68.905%)  route 0.678ns (31.095%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.586     1.501    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y88         FDRE                                         r  lifter/output_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  lifter/output_value_reg[9]/Q
                         net (fo=1, routed)           0.161     1.827    lifter/output_value_reg_n_0_[9]
    SLICE_X92Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  lifter/output_value_OBUF[36]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.872    lifter/output_value_OBUF[36]_inst_i_3_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.973 r  lifter/output_value_OBUF[36]_inst_i_1/O[3]
                         net (fo=1, routed)           0.517     2.489    output_value_OBUF[36]
    J5                   OBUF (Prop_obuf_I_O)         1.193     3.682 r  output_value_OBUF[36]_inst/O
                         net (fo=0)                   0.000     3.682    output_value[36]
    J5                                                                r  output_value[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.270ns (60.371%)  route 0.834ns (39.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.667     1.583    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.709 r  lifter/output_value_reg__0/P[15]
                         net (fo=1, routed)           0.834     2.542    output_value_OBUF[24]
    T2                   OBUF (Prop_obuf_I_O)         1.144     3.686 r  output_value_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.686    output_value[24]
    T2                                                                r  output_value[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.459ns (66.499%)  route 0.735ns (33.501%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.585     1.500    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y87         FDRE                                         r  lifter/output_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lifter/output_value_reg[6]/Q
                         net (fo=1, routed)           0.189     1.854    lifter/output_value_reg_n_0_[6]
    SLICE_X92Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  lifter/output_value_OBUF[32]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.899    lifter/output_value_OBUF[32]_inst_i_2_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  lifter/output_value_OBUF[32]_inst_i_1/O[3]
                         net (fo=1, routed)           0.546     2.508    output_value_OBUF[32]
    J3                   OBUF (Prop_obuf_I_O)         1.186     3.695 r  output_value_OBUF[32]_inst/O
                         net (fo=0)                   0.000     3.695    output_value[32]
    J3                                                                r  output_value[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.463ns (66.397%)  route 0.740ns (33.603%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.586     1.501    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y88         FDRE                                         r  lifter/output_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  lifter/output_value_reg[9]/Q
                         net (fo=1, routed)           0.161     1.827    lifter/output_value_reg_n_0_[9]
    SLICE_X92Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  lifter/output_value_OBUF[36]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.872    lifter/output_value_OBUF[36]_inst_i_3_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.937 r  lifter/output_value_OBUF[36]_inst_i_1/O[2]
                         net (fo=1, routed)           0.579     2.516    output_value_OBUF[35]
    K5                   OBUF (Prop_obuf_I_O)         1.189     3.704 r  output_value_OBUF[35]_inst/O
                         net (fo=0)                   0.000     3.704    output_value[35]
    K5                                                                r  output_value[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.265ns (59.517%)  route 0.860ns (40.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.667     1.583    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y35          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.709 r  lifter/output_value_reg__0/P[9]
                         net (fo=1, routed)           0.860     2.569    output_value_OBUF[18]
    N1                   OBUF (Prop_obuf_I_O)         1.139     3.708 r  output_value_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.708    output_value[18]
    N1                                                                r  output_value[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.471ns (66.209%)  route 0.751ns (33.791%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       0.587     1.502    lifter/clk_output_IBUF_BUFG
    SLICE_X92Y91         FDRE                                         r  lifter/output_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  lifter/output_value_reg[11]/Q
                         net (fo=1, routed)           0.222     1.888    lifter/output_value_reg_n_0_[11]
    SLICE_X92Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  lifter/output_value_OBUF[40]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.933    lifter/output_value_OBUF[40]_inst_i_5_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.003 r  lifter/output_value_OBUF[40]_inst_i_1/O[0]
                         net (fo=1, routed)           0.529     2.532    output_value_OBUF[37]
    M7                   OBUF (Prop_obuf_I_O)         1.192     3.724 r  output_value_OBUF[37]_inst/O
                         net (fo=0)                   0.000     3.724    output_value[37]
    M7                                                                r  output_value[37] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.376     3.906    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=12522, routed)       1.537     4.379    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X1Y5           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sampling

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.052ns (25.629%)  route 3.052ns (74.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484     4.104    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301     3.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[0]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.052ns (25.629%)  route 3.052ns (74.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484     4.104    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301     3.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[1]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.052ns (25.629%)  route 3.052ns (74.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484     4.104    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301     3.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[2]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.052ns (25.629%)  route 3.052ns (74.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.484     4.104    frame_module/input_position
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.301     3.812    frame_module/clk
    SLICE_X8Y9           FDRE                                         r  frame_module/input_position_reg[3]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.052ns (27.028%)  route 2.840ns (72.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271     3.891    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     3.811    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[4]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.052ns (27.028%)  route 2.840ns (72.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271     3.891    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     3.811    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[5]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.052ns (27.028%)  route 2.840ns (72.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271     3.891    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     3.811    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[6]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.052ns (27.028%)  route 2.840ns (72.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.271     3.891    frame_module/input_position
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     3.811    frame_module/clk
    SLICE_X8Y10          FDRE                                         r  frame_module/input_position_reg[7]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 1.052ns (27.106%)  route 2.828ns (72.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.260     3.880    frame_module/input_position
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299     3.810    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[10]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 1.052ns (27.106%)  route 2.828ns (72.894%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           1.568     2.515    frame_module/input_valid_IBUF
    SLICE_X12Y22         LUT6 (Prop_lut6_I1_O)        0.105     2.620 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.260     3.880    frame_module/input_position
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.299     3.810    frame_module/clk
    SLICE_X8Y11          FDRE                                         r  frame_module/input_position_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_value[9]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.156ns (23.951%)  route 0.496ns (76.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  input_value[9] (IN)
                         net (fo=0)                   0.000     0.000    input_value[9]
    V19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  input_value_IBUF[9]_inst/O
                         net (fo=1, routed)           0.496     0.653    frame_module/input_value_IBUF[9]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[4]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.157ns (23.658%)  route 0.508ns (76.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  input_value[4] (IN)
                         net (fo=0)                   0.000     0.000    input_value[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  input_value_IBUF[4]_inst/O
                         net (fo=1, routed)           0.508     0.665    frame_module/input_value_IBUF[4]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[0]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.616%)  route 0.542ns (79.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  input_value[0] (IN)
                         net (fo=0)                   0.000     0.000    input_value[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  input_value_IBUF[0]_inst/O
                         net (fo=1, routed)           0.542     0.683    frame_module/input_value_IBUF[0]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[10]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.166ns (24.093%)  route 0.524ns (75.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  input_value[10] (IN)
                         net (fo=0)                   0.000     0.000    input_value[10]
    U19                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  input_value_IBUF[10]_inst/O
                         net (fo=1, routed)           0.524     0.690    frame_module/input_value_IBUF[10]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[5]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.145ns (20.856%)  route 0.549ns (79.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input_value[5] (IN)
                         net (fo=0)                   0.000     0.000    input_value[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.145     0.145 r  input_value_IBUF[5]_inst/O
                         net (fo=1, routed)           0.549     0.694    frame_module/input_value_IBUF[5]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[12]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.179ns (25.591%)  route 0.520ns (74.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  input_value[12] (IN)
                         net (fo=0)                   0.000     0.000    input_value[12]
    R17                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  input_value_IBUF[12]_inst/O
                         net (fo=1, routed)           0.520     0.698    frame_module/input_value_IBUF[12]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[6]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.154ns (21.887%)  route 0.549ns (78.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  input_value[6] (IN)
                         net (fo=0)                   0.000     0.000    input_value[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  input_value_IBUF[6]_inst/O
                         net (fo=1, routed)           0.549     0.703    frame_module/input_value_IBUF[6]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[7]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.161ns (22.795%)  route 0.547ns (77.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  input_value[7] (IN)
                         net (fo=0)                   0.000     0.000    input_value[7]
    W18                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  input_value_IBUF[7]_inst/O
                         net (fo=1, routed)           0.547     0.708    frame_module/input_value_IBUF[7]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[8]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.159ns (22.352%)  route 0.554ns (77.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  input_value[8] (IN)
                         net (fo=0)                   0.000     0.000    input_value[8]
    V18                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  input_value_IBUF[8]_inst/O
                         net (fo=1, routed)           0.554     0.713    frame_module/input_value_IBUF[8]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[3]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31500.000ns period=63000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.157ns (21.638%)  route 0.569ns (78.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  input_value[3] (IN)
                         net (fo=0)                   0.000     0.000    input_value[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  input_value_IBUF[3]_inst/O
                         net (fo=1, routed)           0.569     0.727    frame_module/input_value_IBUF[3]
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.895     2.042    frame_module/clk
    RAMB18_X0Y3          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK





