{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "00e90e0e-a5c4-442f-86b2-4d051aec1a16",
   "metadata": {},
   "outputs": [],
   "source": [
    "from xdsl.dialects.experimental import aie\n",
    "from xdsl.dialects.builtin import Region, IndexType, ModuleOp, i32, IntegerAttr, ArrayAttr, i64, StringAttr\n",
    "from xdsl.dialects.arith import Constant\n",
    "from xdsl.dialects.memref import MemRefType\n",
    "from xdsl.dialects import builtin, arith, memref, func\n",
    "from xdsl.builder import Builder\n",
    "from xdsl.traits import SymbolTable\n",
    "\n",
    "def I32Attr(value):\n",
    "    return IntegerAttr.from_int_and_width(value, i32)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "id": "74b69a92-56d1-474e-b4b9-df624dd167e0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-------- VALUE:  1 : i32\n",
      "-------- VALUE:  0 : i32\n",
      "-------- VALUE:  1 : i32\n",
      "-------- VALUE:  1 : i32\n",
      "-------- VALUE:  0 : i32\n",
      "builtin.module {\n",
      "  %0 = \"AIE.tile\"() {\"col\" = 1 : i32, \"row\" = 4 : i32} : () -> index\n",
      "  %1 = \"AIE.tile\"() {\"col\" = 2 : i32, \"row\" = 4 : i32} : () -> index\n",
      "  %2 = \"AIE.buffer\"(%1) {\"sym_name\" = \"a24\"} : (index) -> memref<256xi32>\n",
      "  %3 = \"AIE.lock\"(%1) {\"lockID\" = 1 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_1\"} : (index) -> index\n",
      "  %4 = \"AIE.lock\"(%1) {\"lockID\" = 2 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_2\"} : (index) -> index\n",
      "  %5 = AIE.core (%0) {\n",
      "    AIE.useLock(%3, \"Release\", 1)\n",
      "    %6 = arith.constant 14 : i32\n",
      "    %7 = arith.constant 3 : index\n",
      "    memref.store %6, %2[%7] : memref<256xi32>\n",
      "    AIE.useLock(%3, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %8 = AIE.core (%1) {\n",
      "    AIE.useLock(%4, \"Release\", 1)\n",
      "    AIE.useLock(%3, \"Acquire\", 1)\n",
      "    %9 = arith.constant 3 : index\n",
      "    %10 = memref.load %2[%9] : memref<256xi32>\n",
      "    %11 = arith.constant 100 : i32\n",
      "    %12 = arith.addi %10, %11 : i32\n",
      "    %13 = arith.constant 5 : index\n",
      "    memref.store %12, %2[%13] : memref<256xi32>\n",
      "    AIE.useLock(%4, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "}\n",
      "Number of cores:  2\n",
      "Number of locks:  2\n",
      "\n",
      "\n",
      "MODULE AFTER CHOOSING A DIFFERENT CORE\n",
      "builtin.module {\n",
      "  %0 = \"AIE.tile\"() {\"col\" = 3 : i32, \"row\" = 18 : i32} : () -> index\n",
      "  %1 = \"AIE.tile\"() {\"col\" = 2 : i32, \"row\" = 4 : i32} : () -> index\n",
      "  %2 = \"AIE.buffer\"(%1) {\"sym_name\" = \"a24\"} : (index) -> memref<256xi32>\n",
      "  %3 = \"AIE.lock\"(%1) {\"lockID\" = 1 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_1\"} : (index) -> index\n",
      "  %4 = \"AIE.lock\"(%1) {\"lockID\" = 2 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_2\"} : (index) -> index\n",
      "  %5 = AIE.core (%0) {\n",
      "    AIE.useLock(%3, \"Release\", 1)\n",
      "    %6 = arith.constant 14 : i32\n",
      "    %7 = arith.constant 3 : index\n",
      "    memref.store %6, %2[%7] : memref<256xi32>\n",
      "    AIE.useLock(%3, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %8 = AIE.core (%1) {\n",
      "    AIE.useLock(%4, \"Release\", 1)\n",
      "    AIE.useLock(%3, \"Acquire\", 1)\n",
      "    %9 = arith.constant 3 : index\n",
      "    %10 = memref.load %2[%9] : memref<256xi32>\n",
      "    %11 = arith.constant 100 : i32\n",
      "    %12 = arith.addi %10, %11 : i32\n",
      "    %13 = arith.constant 5 : index\n",
      "    memref.store %12, %2[%13] : memref<256xi32>\n",
      "    AIE.useLock(%4, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# Given the MLIR code from tutorial 3, let's parse it in xDSL and inspect the Python objects created from it\n",
    "\n",
    "prog = \"\"\"\\\n",
    "    builtin.module {\n",
    "  %0 = \"AIE.tile\"() {\"col\" = 1 : i32, \"row\" = 4 : i32} : () -> index\n",
    "  %1 = \"AIE.tile\"() {\"col\" = 2 : i32, \"row\" = 4 : i32} : () -> index\n",
    "  %2 = \"AIE.buffer\"(%1) {\"sym_name\" = \"a24\"} : (index) -> memref<256xi32>\n",
    "  %3 = \"AIE.lock\"(%1) {\"lockID\" = 1 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_1\"} : (index) -> index\n",
    "  %4 = \"AIE.lock\"(%1) {\"lockID\" = 2 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_2\"} : (index) -> index\n",
    "  %5 = AIE.core (%0) {\n",
    "    AIE.useLock(%3, \"Acquire\", 0)\n",
    "    %6 = arith.constant 14 : i32\n",
    "    %7 = arith.constant 3 : index\n",
    "    memref.store %6, %2[%7] : memref<256xi32>\n",
    "    AIE.useLock(%3, \"Release\", 1)\n",
    "    \"AIE.end\"() : () -> ()\n",
    "  }\n",
    "  %8 = AIE.core (%1) {\n",
    "    AIE.useLock(%4, \"Acquire\", 0)\n",
    "    AIE.useLock(%3, \"Acquire\", 1)\n",
    "    %9 = arith.constant 3 : index\n",
    "    %10 = memref.load %2[%9] : memref<256xi32>\n",
    "    %11 = arith.constant 100 : i32\n",
    "    %12 = arith.addi %10, %11 : i32\n",
    "    %13 = arith.constant 5 : index\n",
    "    memref.store %12, %2[%13] : memref<256xi32>\n",
    "    AIE.useLock(%4, \"Release\", 1)\n",
    "    \"AIE.end\"() : () -> ()\n",
    "  }\n",
    "}\n",
    "\"\"\"\n",
    "\n",
    "from xdsl.parser import Parser\n",
    "from xdsl.ir import MLContext\n",
    "from xdsl.dialects.builtin import Builtin\n",
    "from xdsl.dialects.arith import Arith\n",
    "from xdsl.dialects.memref import MemRef\n",
    "from xdsl.dialects.experimental.aie import AIE\n",
    "\n",
    "\n",
    "ctx = MLContext()\n",
    "ctx.load_dialect(Builtin)\n",
    "ctx.load_dialect(Arith)\n",
    "ctx.load_dialect(MemRef)\n",
    "ctx.load_dialect(AIE)\n",
    "\n",
    "module = Parser(ctx, prog).parse_module()\n",
    "print(module)\n",
    "\n",
    "# Let's get the cores and the locks\n",
    "cores_lst = []\n",
    "locks_lst = []\n",
    "\n",
    "for _op in module.ops:\n",
    "    if isinstance(_op, aie.CoreOp):\n",
    "        cores_lst.append(_op)\n",
    "    if isinstance(_op, aie.LockOp):\n",
    "        locks_lst.append(_op)\n",
    "\n",
    "print(\"Number of cores: \", len(cores_lst))\n",
    "print(\"Number of locks: \", len(locks_lst))\n",
    "\n",
    "# Let's change the first core by core 18,3. We need to change its tile in order to do that.\n",
    "cores_lst[0].tile.op.attributes['row'] = I32Attr(18)\n",
    "cores_lst[0].tile.op.attributes['col'] = I32Attr(3)\n",
    "\n",
    "print(\"\\n\\nMODULE AFTER CHOOSING A DIFFERENT CORE\")\n",
    "print(module)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "id": "8faeb05e-0516-44b7-ba44-0be26b9dd64c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "MODULE AFTER CHANGING CORE FUNCTIONALITY\n",
      "builtin.module {\n",
      "  %0 = \"AIE.tile\"() {\"col\" = 3 : i32, \"row\" = 18 : i32} : () -> index\n",
      "  %1 = \"AIE.tile\"() {\"col\" = 2 : i32, \"row\" = 4 : i32} : () -> index\n",
      "  %2 = \"AIE.buffer\"(%1) {\"sym_name\" = \"a24\"} : (index) -> memref<256xi32>\n",
      "  %3 = \"AIE.lock\"(%1) {\"lockID\" = 1 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_1\"} : (index) -> index\n",
      "  %4 = \"AIE.lock\"(%1) {\"lockID\" = 2 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_2\"} : (index) -> index\n",
      "  %5 = AIE.core (%0) {\n",
      "    AIE.useLock(%3, \"Release\", 1)\n",
      "    %6 = arith.constant 14 : i32\n",
      "    %7 = arith.constant 3 : index\n",
      "    memref.store %6, %2[%7] : memref<256xi32>\n",
      "    AIE.useLock(%3, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %8 = AIE.core (%1) {\n",
      "    AIE.useLock(%4, \"Release\", 1)\n",
      "    AIE.useLock(%3, \"Acquire\", 1)\n",
      "    %9 = arith.constant 341 : i32\n",
      "    %10 = arith.constant 12345 : i32\n",
      "    %11 = arith.muli %9, %10 : i32\n",
      "    %12 = arith.constant 3 : index\n",
      "    %13 = memref.load %2[%12] : memref<256xi32>\n",
      "    %14 = arith.constant 100 : i32\n",
      "    %15 = arith.addi %13, %14 : i32\n",
      "    %16 = arith.constant 5 : index\n",
      "    memref.store %15, %2[%16] : memref<256xi32>\n",
      "    AIE.useLock(%4, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# Let's modify the kernel run by the second core now. We'll insert some arithmetic operations \n",
    "# after the locks uses to keep the program deadlock free.\n",
    "\n",
    "insert_point = None\n",
    "\n",
    "for _op in cores_lst[1].region.block.ops:\n",
    "    if not isinstance(_op, aie.UseLockOp):\n",
    "        insert_point = _op\n",
    "        break\n",
    "new_const_1 = arith.Constant.from_int_and_width(341, i32)\n",
    "new_const_2 = arith.Constant.from_int_and_width(12345, i32)\n",
    "new_mult = arith.Muli(new_const_1, new_const_2)\n",
    "cores_lst[1].region.block.insert_op_before(new_const_1, insert_point)\n",
    "cores_lst[1].region.block.insert_op_after(new_const_2, new_const_1)\n",
    "cores_lst[1].region.block.insert_op_after(new_mult, new_const_2)\n",
    "\n",
    "\n",
    "print(\"\\n\\nMODULE AFTER CHANGING CORE FUNCTIONALITY\")\n",
    "print(module)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 78,
   "id": "32ba381e-8f0c-462d-994d-4b4001b08414",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FOUND CORE:  18 : i32\n",
      "None\n",
      "%0 = AIE.core (%1) {\n",
      "  \"AIE.end\"() : () -> ()\n",
      "}\n",
      "FOUND CORE:  4 : i32\n",
      "None\n",
      "%0 = AIE.core (%1) {\n",
      "  \"AIE.end\"() : () -> ()\n",
      "}\n",
      "builtin.module {\n",
      "  %0 = \"AIE.tile\"() {\"col\" = 3 : i32, \"row\" = 18 : i32} : () -> index\n",
      "  %1 = \"AIE.tile\"() {\"col\" = 2 : i32, \"row\" = 4 : i32} : () -> index\n",
      "  %2 = \"AIE.buffer\"(%1) {\"sym_name\" = \"a24\"} : (index) -> memref<256xi32>\n",
      "  %3 = \"AIE.lock\"(%1) {\"lockID\" = 1 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_1\"} : (index) -> index\n",
      "  %4 = \"AIE.lock\"(%1) {\"lockID\" = 2 : i32, \"init\" = 0 : i32, \"sym_name\" = \"lock_a24_2\"} : (index) -> index\n",
      "  %5 = AIE.core (%0) {\n",
      "    AIE.useLock(%3, \"Release\", 1)\n",
      "    %6 = arith.constant 14 : i32\n",
      "    %7 = arith.constant 3 : index\n",
      "    memref.store %6, %2[%7] : memref<256xi32>\n",
      "    AIE.useLock(%3, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %8 = \"AIE.tile\"() {\"col\" = 19 : i32, \"row\" = 3 : i32} : () -> index\n",
      "  %9 = AIE.core (%8) {\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %10 = AIE.core (%1) {\n",
      "    AIE.useLock(%4, \"Release\", 1)\n",
      "    AIE.useLock(%3, \"Acquire\", 1)\n",
      "    %11 = arith.constant 341 : i32\n",
      "    %12 = arith.constant 12345 : i32\n",
      "    %13 = arith.muli %11, %12 : i32\n",
      "    %14 = arith.constant 3 : index\n",
      "    %15 = memref.load %2[%14] : memref<256xi32>\n",
      "    %16 = arith.constant 100 : i32\n",
      "    %17 = arith.addi %15, %16 : i32\n",
      "    %18 = arith.constant 5 : index\n",
      "    memref.store %17, %2[%18] : memref<256xi32>\n",
      "    AIE.useLock(%4, \"Acquire\", 0)\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "  %19 = \"AIE.tile\"() {\"col\" = 5 : i32, \"row\" = 2 : i32} : () -> index\n",
      "  %20 = AIE.core (%19) {\n",
      "    \"AIE.end\"() : () -> ()\n",
      "  }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "# Now let's apply a pass that will add the north neighbours of each core present in the module\n",
    "from xdsl.transforms.experimental.aie_neighbour_buffer import AIENeighbourBuffer\n",
    "\n",
    "AIENeighbourBuffer().apply(ctx, module)\n",
    "\n",
    "print(module)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "env_xdsl",
   "language": "python",
   "name": "env_xdsl"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
