// Seed: 2116343853
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    output wor id_4
    , id_13,
    input wire id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11
);
  wire [1 : -1] id_14;
  wire [1 : 1 'd0] id_15;
  logic id_16;
  assign id_13 = -1;
endmodule
module module_1 (
    output uwire id_0
    , id_3,
    input  tri0  id_1
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  wire id_4;
  ;
endmodule
