
*** Running vivado
    with args -log lab6_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab6_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab6_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/lab6_me_match_0_0.dcp' for cell 'lab6_i/me_match_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_processing_system7_0_0/lab6_processing_system7_0_0.dcp' for cell 'lab6_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0.dcp' for cell 'lab6_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_auto_pc_0/lab6_auto_pc_0.dcp' for cell 'lab6_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'lab6_wrapper' is not ideal for floorplanning, since the cellview 'lab6_me_match_0_0_me_match_v1_0_S00_AXI' defined in file 'lab6_me_match_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_processing_system7_0_0/lab6_processing_system7_0_0.xdc] for cell 'lab6_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_processing_system7_0_0/lab6_processing_system7_0_0.xdc] for cell 'lab6_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0_board.xdc] for cell 'lab6_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0_board.xdc] for cell 'lab6_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0.xdc] for cell 'lab6_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0.xdc] for cell 'lab6_i/rst_ps7_0_100M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_processing_system7_0_0/lab6_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_rst_ps7_0_100M_0/lab6_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_auto_pc_0/lab6_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 539.805 ; gain = 329.918
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file lab6_processing_system7_0_0.hwdef does not exist for instance lab6_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 549.625 ; gain = 9.820
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a30b5f7e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2722769de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1064.895 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 1359dfae6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.895 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6295 unconnected nets.
INFO: [Opt 31-11] Eliminated 331 unconnected cells.
Phase 3 Sweep | Checksum: 107cf2c19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1064.895 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 10417fc5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.895 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1064.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10417fc5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 10417fc5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1328.922 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10417fc5e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1328.922 ; gain = 264.027
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1328.922 ; gain = 789.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1328.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8d22358f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 82175548

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 82175548

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 82175548

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 7ee2ffb3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7ee2ffb3

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bf24ec54

Time (s): cpu = 00:01:42 ; elapsed = 00:01:09 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5a5437a8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 5a5437a8

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 155dbda24

Time (s): cpu = 00:01:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 148f483d5

Time (s): cpu = 00:02:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15814c94f

Time (s): cpu = 00:02:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15814c94f

Time (s): cpu = 00:02:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15814c94f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11c275833

Time (s): cpu = 00:03:25 ; elapsed = 00:02:41 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11c275833

Time (s): cpu = 00:03:25 ; elapsed = 00:02:42 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11c275833

Time (s): cpu = 00:03:26 ; elapsed = 00:02:42 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11c275833

Time (s): cpu = 00:03:26 ; elapsed = 00:02:43 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11d34477e

Time (s): cpu = 00:03:27 ; elapsed = 00:02:43 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d34477e

Time (s): cpu = 00:03:27 ; elapsed = 00:02:43 . Memory (MB): peak = 1328.922 ; gain = 0.000
Ending Placer Task | Checksum: f9664840

Time (s): cpu = 00:03:27 ; elapsed = 00:02:43 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:37 ; elapsed = 00:02:49 . Memory (MB): peak = 1328.922 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1328.922 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1328.922 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1328.922 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1328.922 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 295deb28 ConstDB: 0 ShapeSum: d0085d18 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 177de0db0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 177de0db0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 177de0db0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 177de0db0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.922 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 113ed6188

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=-0.297 | THS=-99.130|

Phase 2 Router Initialization | Checksum: 1afba96e7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20ba52d6c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5623
 Number of Nodes with overlaps = 1491
 Number of Nodes with overlaps = 585
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1aa48b7ae

Time (s): cpu = 00:03:40 ; elapsed = 00:02:24 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.073  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2469c5abf

Time (s): cpu = 00:03:41 ; elapsed = 00:02:25 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2469c5abf

Time (s): cpu = 00:03:41 ; elapsed = 00:02:25 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20a0a3c04

Time (s): cpu = 00:03:44 ; elapsed = 00:02:26 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.073  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 20a0a3c04

Time (s): cpu = 00:03:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20a0a3c04

Time (s): cpu = 00:03:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20a0a3c04

Time (s): cpu = 00:03:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21bacc650

Time (s): cpu = 00:03:48 ; elapsed = 00:02:29 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.073  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1596c0132

Time (s): cpu = 00:03:48 ; elapsed = 00:02:29 . Memory (MB): peak = 1328.922 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1596c0132

Time (s): cpu = 00:03:48 ; elapsed = 00:02:29 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.5153 %
  Global Horizontal Routing Utilization  = 12.64 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d43f0fc7

Time (s): cpu = 00:03:49 ; elapsed = 00:02:29 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d43f0fc7

Time (s): cpu = 00:03:49 ; elapsed = 00:02:30 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18c95c01e

Time (s): cpu = 00:03:52 ; elapsed = 00:02:33 . Memory (MB): peak = 1328.922 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.073  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18c95c01e

Time (s): cpu = 00:03:52 ; elapsed = 00:02:33 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:55 ; elapsed = 00:02:35 . Memory (MB): peak = 1328.922 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:02:42 . Memory (MB): peak = 1328.922 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.922 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.086 ; gain = 8.164
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/lab6_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1406.973 ; gain = 69.887
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1408.281 ; gain = 1.309
Command: report_power -file lab6_wrapper_power_routed.rpt -pb lab6_wrapper_power_summary_routed.pb -rpx lab6_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1478.074 ; gain = 69.793
Command: write_bitstream -force -no_partial_bitfile lab6_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab6_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/shlab_89/Desktop/0620_lab_BRAM/0316303_0619/0316303_0619.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jun 21 20:02:46 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1877.660 ; gain = 399.586
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 20:02:46 2017...
