// Seed: 116646017
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  int   id_7;
  logic id_8;
  logic id_9;
  assign id_2 = id_6 ? id_6 : 1'b0;
  assign id_2 = id_8 ? id_8 : id_9;
endmodule
