 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FPmult
Version: G-2012.06-SP2
Date   : Mon Dec 28 22:16:07 2015
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U281/ZN (AND2_X1)                                       0.04       4.23 f
  U282/ZN (AND2_X1)                                       0.04       4.27 f
  U283/ZN (AND2_X1)                                       0.04       4.31 f
  U284/ZN (AND2_X1)                                       0.04       4.35 f
  U302/ZN (NAND2_X1)                                      0.03       4.38 r
  U301/Z (XOR2_X1)                                        0.05       4.43 r
  U156/ZN (AND2_X1)                                       0.04       4.47 r
  result_reg_reg[30]/D (DFF_X1)                           0.01       4.48 r
  data arrival time                                                  4.48

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[30]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U281/ZN (AND2_X1)                                       0.04       4.23 f
  U282/ZN (AND2_X1)                                       0.04       4.27 f
  U283/ZN (AND2_X1)                                       0.04       4.31 f
  U284/ZN (AND2_X1)                                       0.04       4.35 f
  U287/Z (XOR2_X1)                                        0.07       4.42 f
  U157/ZN (AND2_X1)                                       0.03       4.45 f
  result_reg_reg[29]/D (DFF_X1)                           0.01       4.46 f
  data arrival time                                                  4.46

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[29]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U281/ZN (AND2_X1)                                       0.04       4.23 f
  U282/ZN (AND2_X1)                                       0.04       4.27 f
  U283/ZN (AND2_X1)                                       0.04       4.31 f
  U290/Z (XOR2_X1)                                        0.07       4.37 f
  U158/ZN (AND2_X1)                                       0.03       4.41 f
  result_reg_reg[28]/D (DFF_X1)                           0.01       4.42 f
  data arrival time                                                  4.42

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[28]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U281/ZN (AND2_X1)                                       0.04       4.23 f
  U282/ZN (AND2_X1)                                       0.04       4.27 f
  U289/Z (XOR2_X1)                                        0.07       4.33 f
  U159/ZN (AND2_X1)                                       0.03       4.37 f
  result_reg_reg[27]/D (DFF_X1)                           0.01       4.38 f
  data arrival time                                                  4.38

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[27]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U281/ZN (AND2_X1)                                       0.04       4.23 f
  U288/Z (XOR2_X1)                                        0.07       4.29 f
  U160/ZN (AND2_X1)                                       0.03       4.33 f
  result_reg_reg[26]/D (DFF_X1)                           0.01       4.34 f
  data arrival time                                                  4.34

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[26]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/CO (FA_X1)          0.08       4.18 f
  U285/Z (XOR2_X1)                                        0.07       4.25 f
  U161/ZN (AND2_X1)                                       0.03       4.29 f
  result_reg_reg[25]/D (DFF_X1)                           0.01       4.29 f
  data arrival time                                                  4.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[25]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U280/ZN (AND2_X1)                                       0.04       4.10 f
  add_0_root_sub_1_root_add_35_2/U1_1/S (FA_X1)           0.11       4.21 r
  U162/ZN (AND2_X1)                                       0.04       4.25 r
  result_reg_reg[24]/D (DFF_X1)                           0.01       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[24]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U277/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[0]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[0]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U252/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[1]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[1]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U253/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[3]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[3]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U254/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[5]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[5]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U255/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[7]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[7]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U256/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[9]/D (DFF_X1)                            0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[9]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U257/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[11]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[11]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U258/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[13]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[13]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U259/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[15]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[15]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U260/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[17]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[17]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U261/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[19]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[19]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U250/ZN (NAND2_X1)                                      0.10       4.12 f
  U262/ZN (OAI22_X1)                                      0.06       4.18 r
  result_reg_reg[21]/D (DFF_X1)                           0.01       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[21]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U263/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[2]/D (DFF_X1)                            0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[2]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U264/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[4]/D (DFF_X1)                            0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[4]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U265/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[6]/D (DFF_X1)                            0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[6]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U266/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[8]/D (DFF_X1)                            0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[8]/CK (DFF_X1)                           0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U267/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[10]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[10]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U268/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[12]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[12]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U269/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[14]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[14]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U270/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[16]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[16]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U271/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[18]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[18]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U272/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[20]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[20]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U251/ZN (NAND2_X1)                                      0.09       4.11 f
  U273/ZN (OAI22_X1)                                      0.06       4.17 r
  result_reg_reg[22]/D (DFF_X1)                           0.01       4.18 r
  data arrival time                                                  4.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[22]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.04       4.96
  data required time                                                 4.96
  --------------------------------------------------------------------------
  data required time                                                 4.96
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: multiplicand_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_reg_reg[27]/CK (DFF_X1)                    0.00       0.00 r
  multiplicand_reg_reg[27]/Q (DFF_X1)                     0.08       0.08 f
  U299/ZN (NOR4_X1)                                       0.07       0.16 r
  U298/ZN (NAND2_X1)                                      0.04       0.20 f
  mult_32/B[23] (FPmult_DW02_mult_0)                      0.00       0.20 f
  mult_32/U151/ZN (INV_X1)                                0.03       0.23 r
  mult_32/U87/Z (BUF_X1)                                  0.07       0.30 r
  mult_32/U787/ZN (NOR2_X1)                               0.05       0.35 f
  mult_32/U24/Z (XOR2_X1)                                 0.08       0.42 f
  mult_32/S2_2_21/CO (FA_X1)                              0.08       0.50 f
  mult_32/S2_3_21/S (FA_X1)                               0.13       0.63 r
  mult_32/S2_4_20/S (FA_X1)                               0.10       0.74 f
  mult_32/S2_5_19/S (FA_X1)                               0.12       0.86 r
  mult_32/S2_6_18/S (FA_X1)                               0.10       0.96 f
  mult_32/S2_7_17/S (FA_X1)                               0.12       1.08 r
  mult_32/S2_8_16/S (FA_X1)                               0.10       1.18 f
  mult_32/S2_9_15/S (FA_X1)                               0.12       1.30 r
  mult_32/S2_10_14/S (FA_X1)                              0.10       1.40 f
  mult_32/S2_11_13/S (FA_X1)                              0.12       1.52 r
  mult_32/S2_12_12/S (FA_X1)                              0.10       1.62 f
  mult_32/S2_13_11/S (FA_X1)                              0.12       1.74 r
  mult_32/S2_14_10/S (FA_X1)                              0.10       1.84 f
  mult_32/S2_15_9/CO (FA_X1)                              0.08       1.92 f
  mult_32/S2_16_9/S (FA_X1)                               0.13       2.05 r
  mult_32/S2_17_8/S (FA_X1)                               0.10       2.16 f
  mult_32/S2_18_7/S (FA_X1)                               0.12       2.27 r
  mult_32/S2_19_6/S (FA_X1)                               0.10       2.38 f
  mult_32/S2_20_5/S (FA_X1)                               0.12       2.50 r
  mult_32/S2_21_4/S (FA_X1)                               0.10       2.60 f
  mult_32/S2_22_3/S (FA_X1)                               0.12       2.72 r
  mult_32/S4_2/S (FA_X1)                                  0.11       2.82 f
  mult_32/U89/Z (XOR2_X1)                                 0.07       2.89 f
  mult_32/FS_1/A[23] (FPmult_DW01_add_1)                  0.00       2.89 f
  mult_32/FS_1/U132/ZN (NAND2_X1)                         0.03       2.93 r
  mult_32/FS_1/U26/ZN (INV_X1)                            0.03       2.95 f
  mult_32/FS_1/U124/ZN (AOI21_X1)                         0.05       3.00 r
  mult_32/FS_1/U122/ZN (OAI21_X1)                         0.04       3.04 f
  mult_32/FS_1/U114/ZN (AOI21_X1)                         0.05       3.09 r
  mult_32/FS_1/U112/ZN (OAI21_X1)                         0.04       3.14 f
  mult_32/FS_1/U104/ZN (AOI21_X1)                         0.05       3.19 r
  mult_32/FS_1/U102/ZN (OAI21_X1)                         0.04       3.23 f
  mult_32/FS_1/U94/ZN (AOI21_X1)                          0.05       3.28 r
  mult_32/FS_1/U92/ZN (OAI21_X1)                          0.04       3.33 f
  mult_32/FS_1/U84/ZN (AOI21_X1)                          0.05       3.38 r
  mult_32/FS_1/U82/ZN (OAI21_X1)                          0.04       3.42 f
  mult_32/FS_1/U74/ZN (AOI21_X1)                          0.05       3.47 r
  mult_32/FS_1/U72/ZN (OAI21_X1)                          0.04       3.52 f
  mult_32/FS_1/U64/ZN (AOI21_X1)                          0.05       3.57 r
  mult_32/FS_1/U62/ZN (OAI21_X1)                          0.04       3.61 f
  mult_32/FS_1/U54/ZN (AOI21_X1)                          0.05       3.66 r
  mult_32/FS_1/U52/ZN (OAI21_X1)                          0.04       3.71 f
  mult_32/FS_1/U44/ZN (AOI21_X1)                          0.05       3.76 r
  mult_32/FS_1/U42/ZN (OAI21_X1)                          0.04       3.80 f
  mult_32/FS_1/U34/ZN (AOI21_X1)                          0.05       3.85 r
  mult_32/FS_1/U32/ZN (OAI21_X1)                          0.04       3.90 f
  mult_32/FS_1/U27/ZN (AOI21_X1)                          0.04       3.94 r
  mult_32/FS_1/U24/ZN (XNOR2_X1)                          0.08       4.02 r
  mult_32/FS_1/SUM[45] (FPmult_DW01_add_1)                0.00       4.02 r
  mult_32/PRODUCT[47] (FPmult_DW02_mult_0)                0.00       4.02 r
  U228/ZN (INV_X1)                                        0.04       4.06 f
  U286/Z (XOR2_X1)                                        0.06       4.13 f
  U163/ZN (AND2_X1)                                       0.03       4.16 f
  result_reg_reg[23]/D (DFF_X1)                           0.01       4.17 f
  data arrival time                                                  4.17

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  result_reg_reg[23]/CK (DFF_X1)                          0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: rst (input port clocked by clk)
  Endpoint: result_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U291/ZN (OAI221_X1)                      0.11       0.44 f
  U324/ZN (NOR2_X1)                        0.05       0.49 r
  result_reg_reg[31]/D (DFF_X1)            0.01       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  result_reg_reg[31]/CK (DFF_X1)           0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         4.47


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U164/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[0]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[0]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U165/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[1]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[1]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U166/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[2]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[2]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U167/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[3]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[3]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U168/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[4]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[4]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U169/ZN (AND2_X1)                        0.08       0.42 r
  multiplicand_reg_reg[5]/D (DFF_X1)       0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[5]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U170/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[10]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[10]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U171/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[11]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[11]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U172/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[12]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[12]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U173/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[13]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[13]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U174/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[14]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[14]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U175/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[15]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[15]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U176/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[16]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[16]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U177/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[17]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[17]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U178/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[18]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[18]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U179/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[19]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[19]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U180/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[20]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[20]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U181/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[21]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[21]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U182/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[22]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[22]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U183/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[23]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[23]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U184/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[24]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[24]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U185/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[25]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[25]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U186/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[26]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[26]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U187/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[27]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[27]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U188/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[28]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[28]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U189/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[29]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[29]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U190/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[30]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[30]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U296/Z (BUF_X1)                          0.11       0.34 r
  U191/ZN (AND2_X1)                        0.08       0.42 r
  multiplier_reg_reg[31]/D (DFF_X1)        0.01       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[31]/CK (DFF_X1)       0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U192/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[6]/D (DFF_X1)       0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[6]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U193/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[7]/D (DFF_X1)       0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[7]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U194/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[8]/D (DFF_X1)       0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[8]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U195/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[9]/D (DFF_X1)       0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[9]/CK (DFF_X1)      0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U196/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[10]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[10]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U197/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[11]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[11]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U198/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[12]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[12]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U199/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[13]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[13]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U200/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[14]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[14]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U201/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[15]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[15]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U202/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[16]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[16]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U203/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[17]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[17]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U204/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[18]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[18]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U205/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[19]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[19]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U206/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[20]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[20]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U207/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[21]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[21]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U208/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[22]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[22]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U209/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[23]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[23]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U210/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[24]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[24]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U211/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[25]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[25]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U212/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[26]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[26]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U213/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[27]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[27]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U214/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[28]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[28]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U215/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[29]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[29]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U216/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[30]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[30]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplicand_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U295/Z (BUF_X1)                          0.11       0.33 r
  U217/ZN (AND2_X1)                        0.08       0.41 r
  multiplicand_reg_reg[31]/D (DFF_X1)      0.01       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplicand_reg_reg[31]/CK (DFF_X1)     0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U218/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[0]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[0]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U219/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[1]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[1]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U220/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[2]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[2]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U221/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[3]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[3]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U222/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[4]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[4]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U223/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[5]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[5]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U224/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[6]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[6]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U225/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[7]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[7]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U226/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[8]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[8]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


  Startpoint: rst (input port clocked by clk)
  Endpoint: multiplier_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmult             5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U323/ZN (INV_X1)                         0.02       0.22 r
  U297/Z (BUF_X1)                          0.06       0.28 r
  U227/ZN (AND2_X1)                        0.05       0.33 r
  multiplier_reg_reg[9]/D (DFF_X1)         0.01       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  multiplier_reg_reg[9]/CK (DFF_X1)        0.00       5.00 r
  library setup time                      -0.03       4.97
  data required time                                  4.97
  -----------------------------------------------------------
  data required time                                  4.97
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         4.63


1
