{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 19:10:28 2017 " "Info: Processing started: Wed Apr 26 19:10:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behave " "Info: Found design unit 1: CPU-behave" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Add4.vhd 2 1 " "Warning: Using design file Add4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add4-behavioral " "Info: Found design unit 1: Add4-behavioral" {  } { { "Add4.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/Add4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Info: Found entity 1: Add4" {  } { { "Add4.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/Add4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Add4:z1 " "Info: Elaborating entity \"Add4\" for hierarchy \"Add4:z1\"" {  } { { "CPU.vhd" "z1" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "and_gate.vhd 2 1 " "Warning: Using design file and_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-dataflow " "Info: Found design unit 1: and_gate-dataflow" {  } { { "and_gate.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/and_gate.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Info: Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/and_gate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:z2 " "Info: Elaborating entity \"and_gate\" for hierarchy \"and_gate:z2\"" {  } { { "CPU.vhd" "z2" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.vhd 2 1 " "Warning: Using design file mux2_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-BEHAV " "Info: Found design unit 1: mux2_1-BEHAV" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/mux2_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/mux2_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:z3 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:z3\"" {  } { { "CPU.vhd" "z3" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_11.vhd 2 1 " "Warning: Using design file mux2_11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_11-BEHAV " "Info: Found design unit 1: mux2_11-BEHAV" {  } { { "mux2_11.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/mux2_11.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_11 " "Info: Found entity 1: mux2_11" {  } { { "mux2_11.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/mux2_11.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_11 mux2_11:z4 " "Info: Elaborating entity \"mux2_11\" for hierarchy \"mux2_11:z4\"" {  } { { "CPU.vhd" "z4" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Warning: Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Info: Found design unit 1: regfile-behave" {  } { { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/regfile.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/regfile.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:z8 " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:z8\"" {  } { { "CPU.vhd" "z8" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem regfile.vhd(42) " "Warning (10492): VHDL Process Statement warning at regfile.vhd(42): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/regfile.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem regfile.vhd(45) " "Warning (10492): VHDL Process Statement warning at regfile.vhd(45): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/regfile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signext.vhd 2 1 " "Warning: Using design file signext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Info: Found design unit 1: signext-behave" {  } { { "signext.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/signext.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Info: Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/signext.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:z9 " "Info: Elaborating entity \"signext\" for hierarchy \"signext:z9\"" {  } { { "CPU.vhd" "z9" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Warning: Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/pc.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/pc.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:z12 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:z12\"" {  } { { "CPU.vhd" "z12" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IM.vhd 2 1 " "Warning: Using design file IM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IM-behavioral " "Info: Found design unit 1: IM-behavioral" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IM " "Info: Found entity 1: IM" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:z13 " "Info: Elaborating entity \"IM\" for hierarchy \"IM:z13\"" {  } { { "CPU.vhd" "z13" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_initial IM.vhd(35) " "Warning (10492): VHDL Process Statement warning at IM.vhd(35): signal \"mem_initial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(36) " "Warning (10492): VHDL Process Statement warning at IM.vhd(36): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(37) " "Warning (10492): VHDL Process Statement warning at IM.vhd(37): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(38) " "Warning (10492): VHDL Process Statement warning at IM.vhd(38): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(39) " "Warning (10492): VHDL Process Statement warning at IM.vhd(39): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(40) " "Warning (10492): VHDL Process Statement warning at IM.vhd(40): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(41) " "Warning (10492): VHDL Process Statement warning at IM.vhd(41): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(42) " "Warning (10492): VHDL Process Statement warning at IM.vhd(42): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "im_ex IM.vhd(43) " "Warning (10492): VHDL Process Statement warning at IM.vhd(43): signal \"im_ex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "add.vhd 2 1 " "Warning: Using design file add.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-behavioral " "Info: Found design unit 1: add-behavioral" {  } { { "add.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/add.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add " "Info: Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/add.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:z14 " "Info: Elaborating entity \"add\" for hierarchy \"add:z14\"" {  } { { "CPU.vhd" "z14" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controller.vhd 2 1 " "Warning: Using design file controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Info: Found design unit 1: controller-Behavioral" {  } { { "controller.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/controller.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:z15 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:z15\"" {  } { { "CPU.vhd" "z15" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Warning: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Info: Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/alu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:z16 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:z16\"" {  } { { "CPU.vhd" "z16" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.vhd 2 1 " "Warning: Using design file alucontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucontrol-behav " "Info: Found design unit 1: alucontrol-behav" {  } { { "alucontrol.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/alucontrol.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Info: Found entity 1: alucontrol" {  } { { "alucontrol.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/alucontrol.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:z17 " "Info: Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:z17\"" {  } { { "CPU.vhd" "z17" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dm.vhd 2 1 " "Warning: Using design file dm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-behav " "Info: Found design unit 1: dm-behav" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dm " "Info: Found entity 1: dm" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm dm:z18 " "Info: Elaborating entity \"dm\" for hierarchy \"dm:z18\"" {  } { { "CPU.vhd" "z18" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[13\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[12\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[11\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[10\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[9\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[8\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[7\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[6\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[5\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[4\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[3\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[2\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[1\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[0\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[14\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[15\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[16\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[17\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[18\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[19\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[20\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[21\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[22\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[23\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[24\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[25\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[26\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[27\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[28\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[29\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[30\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dm:z18\|data_out\[31\] " "Warning: Converted tri-state buffer \"dm:z18\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 13 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "3 " "Info: Found 3 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "IM:z13\|mem_initial " "Info: RAM logic \"IM:z13\|mem_initial\" is uninferred due to illegal secondary signals in read logic" {  } { { "IM.vhd" "mem_initial" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/IM.vhd" 23 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "dm:z18\|sram " "Info: RAM logic \"dm:z18\|sram\" is uninferred due to asynchronous read logic" {  } { { "dm.vhd" "sram" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:z8\|mem " "Info: RAM logic \"regfile:z8\|mem\" is uninferred due to asynchronous read logic" {  } { { "regfile.vhd" "mem" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14 32 0 1 1 " "Warning: 14 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 31 " "Warning: Addresses ranging from 18 to 31 are not initialized" {  } { { "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/db/CPU.ram0_IM_936.hdl.mif" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/db/CPU.ram0_IM_936.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/db/CPU.ram0_IM_936.hdl.mif" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/db/CPU.ram0_IM_936.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[4\] GND " "Warning (13410): Pin \"rout1\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[6\] GND " "Warning (13410): Pin \"rout1\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[7\] GND " "Warning (13410): Pin \"rout1\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[8\] GND " "Warning (13410): Pin \"rout1\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[9\] GND " "Warning (13410): Pin \"rout1\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[10\] GND " "Warning (13410): Pin \"rout1\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rout1\[30\] GND " "Warning (13410): Pin \"rout1\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/¼ÆËã»ú41Åí¼ÎºÀ2141806023/CPU/CPU.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[31\] " "Info: Register \"pc:z12\|pc_out\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[30\] " "Info: Register \"pc:z12\|pc_out\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[29\] " "Info: Register \"pc:z12\|pc_out\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[28\] " "Info: Register \"pc:z12\|pc_out\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[27\] " "Info: Register \"pc:z12\|pc_out\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[26\] " "Info: Register \"pc:z12\|pc_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[25\] " "Info: Register \"pc:z12\|pc_out\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[24\] " "Info: Register \"pc:z12\|pc_out\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[23\] " "Info: Register \"pc:z12\|pc_out\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[22\] " "Info: Register \"pc:z12\|pc_out\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[21\] " "Info: Register \"pc:z12\|pc_out\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[20\] " "Info: Register \"pc:z12\|pc_out\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[19\] " "Info: Register \"pc:z12\|pc_out\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[18\] " "Info: Register \"pc:z12\|pc_out\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[17\] " "Info: Register \"pc:z12\|pc_out\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[16\] " "Info: Register \"pc:z12\|pc_out\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[15\] " "Info: Register \"pc:z12\|pc_out\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[14\] " "Info: Register \"pc:z12\|pc_out\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[13\] " "Info: Register \"pc:z12\|pc_out\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[12\] " "Info: Register \"pc:z12\|pc_out\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[11\] " "Info: Register \"pc:z12\|pc_out\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[10\] " "Info: Register \"pc:z12\|pc_out\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[9\] " "Info: Register \"pc:z12\|pc_out\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[8\] " "Info: Register \"pc:z12\|pc_out\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[7\] " "Info: Register \"pc:z12\|pc_out\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[6\] " "Info: Register \"pc:z12\|pc_out\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc:z12\|pc_out\[5\] " "Info: Register \"pc:z12\|pc_out\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4996 " "Info: Implemented 4996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4930 " "Info: Implemented 4930 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 19:10:47 2017 " "Info: Processing ended: Wed Apr 26 19:10:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
