

================================================================
== Vivado HLS Report for 'mem_read'
================================================================
* Date:           Sat Feb 15 07:46:47 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      409|      409| 2.045 us | 2.045 us |  409|  409|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_loop  |      401|      401|         3|          1|          1|   400|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     40|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      41|    159|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |size_index_fu_119_p2               |     +    |      0|  0|  15|           9|           1|
    |ap_block_state10_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln59_fu_113_p2                |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  40|          25|          16|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |size_index_0_i_reg_91    |   9|          2|    9|         18|
    |wr_0_V_V_blk_n           |   9|          2|    1|          2|
    |wr_hw_V_blk_n_AR         |   9|          2|    1|          2|
    |wr_hw_V_blk_n_R          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 119|         26|   17|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln59_reg_135                |   1|   0|    1|          0|
    |icmp_ln59_reg_135_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Result_s_reg_144               |  16|   0|   16|          0|
    |size_index_0_i_reg_91            |   9|   0|    9|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  41|   0|   41|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    mem_read    | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    mem_read    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    mem_read    | return value |
|start_out               | out |    1| ap_ctrl_hs |    mem_read    | return value |
|start_write             | out |    1| ap_ctrl_hs |    mem_read    | return value |
|m_axi_wr_hw_V_AWVALID   | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWREADY   |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWADDR    | out |   32|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWID      | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWLEN     | out |   32|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWSIZE    | out |    3|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWBURST   | out |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWLOCK    | out |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWCACHE   | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWPROT    | out |    3|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWQOS     | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWREGION  | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_AWUSER    | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WVALID    | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WREADY    |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WDATA     | out |   64|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WSTRB     | out |    8|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WLAST     | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WID       | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_WUSER     | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARVALID   | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARREADY   |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARADDR    | out |   32|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARID      | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARLEN     | out |   32|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARSIZE    | out |    3|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARBURST   | out |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARLOCK    | out |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARCACHE   | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARPROT    | out |    3|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARQOS     | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARREGION  | out |    4|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_ARUSER    | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RVALID    |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RREADY    | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RDATA     |  in |   64|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RLAST     |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RID       |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RUSER     |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_RRESP     |  in |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_BVALID    |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_BREADY    | out |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_BRESP     |  in |    2|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_BID       |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|m_axi_wr_hw_V_BUSER     |  in |    1|    m_axi   |     wr_hw_V    |    pointer   |
|wr_hw_V_offset          |  in |   29|   ap_none  | wr_hw_V_offset |    scalar    |
|wr_0_V_V_din            | out |   16|   ap_fifo  |    wr_0_V_V    |    pointer   |
|wr_0_V_V_full_n         |  in |    1|   ap_fifo  |    wr_0_V_V    |    pointer   |
|wr_0_V_V_write          | out |    1|   ap_fifo  |    wr_0_V_V    |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wr_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %wr_hw_V_offset)" [partition_0/src/single_layer_top.cpp:33]   --->   Operation 12 'read' 'wr_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i29 %wr_hw_V_offset_read to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 13 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wr_hw_V_addr = getelementptr i64* %wr_hw_V, i64 %zext_ln327" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 14 'getelementptr' 'wr_hw_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [7/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 15 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [6/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 16 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 17 [5/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 17 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 18 [4/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 18 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 19 [3/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 19 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 20 [2/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 20 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %wr_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %wr_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 400, [20 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str10, [1 x i8]* @p_str4)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/7] (4.37ns)   --->   "%in_hw_V_addr_i_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %wr_hw_V_addr, i32 400)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 23 'readreq' 'in_hw_V_addr_i_rd_re' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.82>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%size_index_0_i = phi i9 [ 0, %entry ], [ %size_index, %read_loop ]"   --->   Operation 25 'phi' 'size_index_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (1.66ns)   --->   "%icmp_ln59 = icmp eq i9 %size_index_0_i, -112" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 26 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (1.82ns)   --->   "%size_index = add i9 %size_index_0_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 28 'add' 'size_index' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %mem_read.exit, label %read_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 30 [1/1] (4.37ns)   --->   "%r_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %wr_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:33]   --->   Operation 30 'read' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %r_V to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:76->partition_0/src/single_layer_top.cpp:33]   --->   Operation 31 'trunc' 'p_Result_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str19) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 33 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:60->partition_0/src/single_layer_top.cpp:33]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str20) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:65->partition_0/src/single_layer_top.cpp:33]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str21) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:69->partition_0/src/single_layer_top.cpp:33]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %wr_0_V_V, i16 %p_Result_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:80->partition_0/src/single_layer_top.cpp:33]   --->   Operation 37 'write' <Predicate = (!icmp_ln59)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp_i)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:83->partition_0/src/single_layer_top.cpp:33]   --->   Operation 38 'specregionend' 'empty_224' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:33]   --->   Operation 39 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:33]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wr_hw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_hw_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wr_hw_V_offset_read  (read             ) [ 000000000000]
zext_ln327           (zext             ) [ 000000000000]
wr_hw_V_addr         (getelementptr    ) [ 001111111110]
specinterface_ln0    (specinterface    ) [ 000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000]
in_hw_V_addr_i_rd_re (readreq          ) [ 000000000000]
br_ln59              (br               ) [ 000000011110]
size_index_0_i       (phi              ) [ 000000001000]
icmp_ln59            (icmp             ) [ 000000001110]
empty                (speclooptripcount) [ 000000000000]
size_index           (add              ) [ 000000011110]
br_ln59              (br               ) [ 000000000000]
r_V                  (read             ) [ 000000000000]
p_Result_s           (trunc            ) [ 000000001010]
specloopname_ln59    (specloopname     ) [ 000000000000]
tmp_i                (specregionbegin  ) [ 000000000000]
specpipeline_ln60    (specpipeline     ) [ 000000000000]
specloopname_ln65    (specloopname     ) [ 000000000000]
specloopname_ln69    (specloopname     ) [ 000000000000]
write_ln80           (write            ) [ 000000000000]
empty_224            (specregionend    ) [ 000000000000]
br_ln59              (br               ) [ 000000011110]
ret_ln33             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wr_hw_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_hw_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wr_hw_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_hw_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wr_0_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="wr_hw_V_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="29" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="0"/>
<pin id="69" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_hw_V_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_hw_V_addr_i_rd_re/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="r_V_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="8"/>
<pin id="82" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln80_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/10 "/>
</bind>
</comp>

<comp id="91" class="1005" name="size_index_0_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="1"/>
<pin id="93" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="size_index_0_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="size_index_0_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_index_0_i/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln327_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="29" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wr_hw_V_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wr_hw_V_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln59_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="size_index_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_index/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Result_s_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="129" class="1005" name="wr_hw_V_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wr_hw_V_addr "/>
</bind>
</comp>

<comp id="135" class="1005" name="icmp_ln59_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="139" class="1005" name="size_index_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="size_index "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_Result_s_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="66" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="117"><net_src comp="95" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="95" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="79" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="106" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="138"><net_src comp="113" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="119" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="147"><net_src comp="125" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wr_hw_V | {}
	Port: wr_0_V_V | {10 }
 - Input state : 
	Port: mem_read : wr_hw_V | {1 2 3 4 5 6 7 9 }
	Port: mem_read : wr_hw_V_offset | {1 }
  - Chain level:
	State 1
		wr_hw_V_addr : 1
		in_hw_V_addr_i_rd_re : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln59 : 1
		size_index : 1
		br_ln59 : 2
	State 9
	State 10
		empty_224 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |        size_index_fu_119       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln59_fu_113        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   read   | wr_hw_V_offset_read_read_fu_66 |    0    |    0    |
|          |         r_V_read_fu_79         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_72       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln80_write_fu_84     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln327_fu_102       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        p_Result_s_fu_125       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    28   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln59_reg_135  |    1   |
|  p_Result_s_reg_144 |   16   |
|size_index_0_i_reg_91|    9   |
|  size_index_reg_139 |    9   |
| wr_hw_V_addr_reg_129|   64   |
+---------------------+--------+
|        Total        |   99   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_72 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   99   |   37   |
+-----------+--------+--------+--------+
