This is a RISC-V based Pipelined CPU
This is primarily for learning
--
Forwarding is supported
Stalling is being tuned (So avoid using lw followed by consuming the result)
Registers: 16, 16-bit registers
Cache is WIP, currently direct mapped


