timestamp 1699972208
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use adc_top adc_top_0 1 0 0 0 1 0
use adc_bridge adc_bridge_0 1 0 -14308 0 1 148
port "VSS" 2 83987 -150781 87985 -7194 m5
port "inn_ana" 13 93512 13086 100078 13198 m3
port "inp_ana" 12 93510 59508 99838 59620 m3
port "VDD" 1 83871 87224 87869 285129 m5
port "conv_finish" 6 94746 -296486 99336 -296426 m3
port "load" 7 94236 -28564 100026 -28504 m3
port "dati" 8 93824 -72996 99996 -72936 m3
port "dato" 9 93484 -251832 100038 -251772 m3
port "tie0" 10 93186 -295304 99274 -295244 m3
port "clk" 4 95768 241344 99960 241404 m3
port "tie1" 11 92984 -70632 98610 -70572 m3
port "rst_n" 3 94494 107496 99972 107556 m3
port "conv_start" 5 94972 151888 100020 152008 m3
node "VSS" 0 515068 83987 -150781 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 313609416 264808 35580168 172064 1298066642 657354 0 0
node "m3_n4628_6684#" 4 3820.6 -4628 6684 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1289040 21724 0 0 0 0 0 0
node "m3_n4478_8044#" 4 2604.09 -4478 8044 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1244640 20984 0 0 0 0 0 0
node "m3_n4514_9404#" 4 2571.84 -4514 9404 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1226400 20680 0 0 0 0 0 0
node "m3_n4488_10764#" 4 2591.89 -4488 10764 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1217760 20536 0 0 0 0 0 0
node "m3_n4464_12124#" 4 2593.34 -4464 12124 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1203360 20296 0 0 0 0 0 0
node "m3_n4488_13484#" 4 2493.84 -4488 13484 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1186560 20016 0 0 0 0 0 0
node "m3_n4476_14844#" 4 3099.88 -4476 14844 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1164480 19648 0 0 0 0 0 0
node "m3_n4516_23004#" 3 2884.65 -4516 23004 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1059360 17896 0 0 0 0 0 0
node "m3_n4516_24364#" 3 2318.26 -4516 24364 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1051920 17772 0 0 0 0 0 0
node "m3_n4458_25724#" 3 2358.5 -4458 25724 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1028640 17384 0 0 0 0 0 0
node "m3_n4498_27084#" 3 2403.8 -4498 27084 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1017120 17192 0 0 0 0 0 0
node "m3_n4480_28444#" 3 2376.05 -4480 28444 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 994320 16812 0 0 0 0 0 0
node "m3_n4492_29804#" 3 2321.06 -4492 29804 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 968880 16388 0 0 0 0 0 0
node "m3_n4428_31164#" 3 2342.33 -4428 31164 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 960240 16244 0 0 0 0 0 0
node "m3_n4498_32524#" 3 2324.44 -4498 32524 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 944880 15988 0 0 0 0 0 0
node "m3_n4628_33884#" 3 2374.93 -4628 33884 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 949680 16068 0 0 0 0 0 0
node "m3_n4434_35244#" 3 2251.58 -4434 35244 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 900000 15240 0 0 0 0 0 0
node "m3_n4522_36604#" 3 2334.58 -4522 36604 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 912240 15444 0 0 0 0 0 0
node "m3_n4498_37964#" 3 2273.19 -4498 37964 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 887760 15036 0 0 0 0 0 0
node "m3_n4492_39324#" 3 2250.53 -4492 39324 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 867120 14692 0 0 0 0 0 0
node "m3_n4496_40684#" 3 2195.95 -4496 40684 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 831840 14104 0 0 0 0 0 0
node "m3_n4546_42044#" 2 1680.73 -4546 42044 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 654480 11148 0 0 0 0 0 0
node "inn_ana" 0 41588.9 93512 13086 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10755792 190992 0 0 0 0 0 0
node "m3_n4472_43404#" 2 1911.38 -4472 43404 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 636960 10856 0 0 0 0 0 0
node "inp_ana" 0 34953 93510 59508 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9080880 161092 0 0 0 0 0 0
node "m3_n4446_51564#" 3 2751.87 -4446 51564 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1028400 17380 0 0 0 0 0 0
node "m3_n4468_52924#" 3 2147.14 -4468 52924 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1044240 17644 0 0 0 0 0 0
node "m3_n4458_54284#" 3 2227.17 -4458 54284 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1054080 17808 0 0 0 0 0 0
node "m3_n4654_55644#" 4 2315.82 -4654 55644 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1096560 18516 0 0 0 0 0 0
node "m3_n4676_57004#" 4 2279.44 -4676 57004 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1108080 18708 0 0 0 0 0 0
node "m3_n4534_58364#" 4 2127.62 -4534 58364 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1097520 18532 0 0 0 0 0 0
node "m3_n4546_59724#" 4 2330.28 -4546 59724 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1137360 19196 0 0 0 0 0 0
node "m3_n4500_61084#" 4 2355.46 -4500 61084 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1152720 19452 0 0 0 0 0 0
node "m3_n4602_62444#" 4 2441.36 -4602 62444 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1183200 19960 0 0 0 0 0 0
node "m3_n4428_63804#" 4 2369.79 -4428 63804 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1178400 19880 0 0 0 0 0 0
node "m3_n4702_65164#" 4 2509.62 -4702 65164 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1225200 20660 0 0 0 0 0 0
node "m3_n4506_66524#" 4 2424.08 -4506 66524 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1207920 20372 0 0 0 0 0 0
node "m3_n4620_67884#" 4 2485.88 -4620 67884 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1244640 20984 0 0 0 0 0 0
node "m3_n4488_69244#" 4 2358.19 -4488 69244 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1232640 20784 0 0 0 0 0 0
node "m3_n4648_70604#" 4 2568.81 -4648 70604 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1307040 22024 0 0 0 0 0 0
node "m3_n4572_71964#" 4 2429.67 -4572 71964 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1270800 21420 0 0 0 0 0 0
node "m3_n4462_73324#" 4 3668.89 -4462 73324 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1295520 21832 0 0 0 0 0 0
node "VDD" 0 572066 83871 87224 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 313971228 265100 84932412 206572 1477621444 762792 0 0
node "conv_finish" 0 146718 94746 -296486 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22204016 793092 3310104 110444 0 0 0 0 0 0
node "load" 0 43457.5 94236 -28564 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7288432 260410 3332320 111194 0 0 0 0 0 0
node "dati" 0 49632.4 93824 -72996 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9850656 351918 3357040 112018 0 0 0 0 0 0
node "dato" 0 76088.1 93484 -251832 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19943984 712394 3377440 112698 0 0 0 0 0 0
node "tie0" 0 119835 93186 -295304 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22426888 801066 6741680 224956 0 0 0 0 0 0
node "m2_n4224_16204#" 9 3589.09 -4224 16204 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1022680 17286 144220 2882 0 0 0 0 0 0
node "m2_n4222_17564#" 9 2913.62 -4222 17564 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 871240 14762 276940 5094 0 0 0 0 0 0
node "m2_n4230_18924#" 9 2861.93 -4230 18924 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 912400 15448 248704 4616 0 0 0 0 0 0
node "m2_n4230_20284#" 9 2737.14 -4230 20284 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 925720 15670 207580 3938 0 0 0 0 0 0
node "m2_n4230_21644#" 9 3434.76 -4230 21644 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 950560 16084 203520 3856 0 0 0 0 0 0
node "m2_n3864_44764#" 8 2851.93 -3864 44764 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 831400 14098 156700 3090 0 0 0 0 0 0
node "m2_n3870_46124#" 8 2491.55 -3870 46124 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 849160 14394 134140 2714 0 0 0 0 0 0
node "m2_n3682_47484#" 8 2741.82 -3682 47484 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 843640 14302 212140 4014 0 0 0 0 0 0
node "m2_n3978_48844#" 8 2744.89 -3978 48844 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 895240 15162 158140 3114 0 0 0 0 0 0
node "m2_n4634_50204#" 9 3309.84 -4634 50204 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 990040 16742 82060 1846 0 0 0 0 0 0
node "clk" 0 129279 95768 241344 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15506136 540188 7994060 187836 0 0 0 0 0 0
node "tie1" 16 342082 92984 -70632 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 400400 14524 33400560 1193172 23082520 770234 0 0 0 0 0 0
node "rst_n" 10 56906.9 94494 107496 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1118880 18888 10581344 319558 3786740 118988 0 0 0 0 0 0
node "conv_start" 9 83970.2 94972 151888 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 977760 16536 22914880 382878 7302552 122658 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m3_n4488_13484#" "m3_n4476_14844#" 1523.42
cap "m2_n4222_17564#" "m2_n4224_16204#" 585.698
cap "m3_n4506_66524#" "m3_n4702_65164#" 1528.52
cap "m2_n4634_50204#" "m3_n4468_52924#" 337.071
cap "inn_ana" "inp_ana" 626.112
cap "m3_n4446_51564#" "m3_n4468_52924#" 1115.32
cap "m3_n4546_59724#" "conv_start" 390.771
cap "m2_n3978_48844#" "rst_n" 177.705
cap "rst_n" "clk" 9720.43
cap "m3_n4458_54284#" "conv_start" 93.4932
cap "rst_n" "m3_n4654_55644#" 1083.43
cap "m3_n4478_8044#" "m3_n4628_6684#" 1240.47
cap "m3_n4488_10764#" "m3_n4514_9404#" 1216.79
cap "m2_n4230_18924#" "m2_n4230_21644#" 1.55442
cap "conv_start" "m2_n4634_50204#" 183.824
cap "rst_n" "m3_n4462_73324#" 169.484
cap "m3_n4446_51564#" "conv_start" 91.8285
cap "m3_n4546_59724#" "m3_n4534_58364#" 1323.35
cap "load" "tie0" 0.0969579
cap "m3_n4516_23004#" "m2_n4230_21644#" 389.457
cap "conv_start" "m3_n4620_67884#" 155.114
cap "rst_n" "m3_n4648_70604#" 155.124
cap "inn_ana" "tie1" 160.963
cap "dati" "tie0" 0.268702
cap "m3_n4500_61084#" "rst_n" 161.513
cap "m2_n4230_21644#" "m3_n4516_24364#" 326.191
cap "rst_n" "m3_n4602_62444#" 158.711
cap "m3_n4428_63804#" "conv_start" 169.656
cap "m2_n3978_48844#" "m2_n3870_46124#" 0.168369
cap "tie0" "tie1" 38898
cap "m3_n4488_13484#" "m2_n4224_16204#" 600.114
cap "rst_n" "m2_n3870_46124#" 180.638
cap "conv_start" "m3_n4702_65164#" 164.528
cap "m3_n4472_43404#" "rst_n" 74.203
cap "conv_start" "m3_n4506_66524#" 161.713
cap "conv_start" "m3_n4488_69244#" 155.121
cap "m2_n4230_21644#" "m2_n4222_17564#" 0.184556
cap "conv_start" "m2_n3864_44764#" 273.062
cap "m3_n4500_61084#" "m3_n4602_62444#" 1268.86
cap "m3_n4458_25724#" "m3_n4498_27084#" 900.514
cap "m3_n4472_43404#" "m3_n4546_42044#" 257.722
cap "VSS" "tie0" 3397.27
cap "m2_n3682_47484#" "m2_n3978_48844#" 550.255
cap "m2_n4230_18924#" "m2_n4230_20284#" 792.955
cap "m3_n4516_23004#" "m2_n4230_20284#" 344.036
cap "dato" "load" 0.191952
cap "m2_n3682_47484#" "rst_n" 179.046
cap "conv_start" "m3_n4468_52924#" 93.4928
cap "dato" "dati" 30854.2
cap "m3_n4516_24364#" "m2_n4230_20284#" 130.991
cap "m3_n4496_40684#" "m3_n4546_42044#" 366.542
cap "inn_ana" "clk" 160.456
cap "dato" "tie1" 192.474
cap "m3_n4628_33884#" "m3_n4498_32524#" 743.106
cap "m3_n4628_6684#" "VSS" 33.2948
cap "m3_n4522_36604#" "m3_n4498_37964#" 558.78
cap "rst_n" "m3_n4546_59724#" 167.412
cap "m3_n4458_54284#" "rst_n" 161.346
cap "conv_start" "VDD" 2222.47
cap "m3_n4492_39324#" "m3_n4498_37964#" 565.491
cap "m2_n4222_17564#" "m2_n4230_20284#" 0.916586
cap "m3_n4458_54284#" "m3_n4654_55644#" 1038.25
cap "conv_finish" "tie0" 5017.49
cap "m2_n3978_48844#" "m2_n4634_50204#" 482.388
cap "m3_n4446_51564#" "m2_n3978_48844#" 387.873
cap "dato" "VSS" 3291.75
cap "m2_n3682_47484#" "m2_n3870_46124#" 550.067
cap "m3_n4572_71964#" "conv_start" 155.121
cap "m3_n4572_71964#" "VDD" 0.811543
cap "m2_n4224_16204#" "m2_n4230_20284#" 1.0956
cap "rst_n" "m2_n4634_50204#" 184.066
cap "m3_n4446_51564#" "rst_n" 106.078
cap "m3_n4500_61084#" "m3_n4546_59724#" 1473.15
cap "m3_n4478_8044#" "m3_n4514_9404#" 1451.65
cap "rst_n" "m3_n4620_67884#" 155.114
cap "conv_start" "m3_n4534_58364#" 1328.72
cap "m3_n4492_29804#" "m3_n4428_31164#" 851.278
cap "m3_n4498_32524#" "m3_n4428_31164#" 655.238
cap "m3_n4428_63804#" "rst_n" 157.491
cap "conv_start" "tie1" 15580.8
cap "inp_ana" "tie1" 101.877
cap "VDD" "tie1" 1403.69
cap "rst_n" "m3_n4702_65164#" 156.25
cap "rst_n" "m3_n4506_66524#" 155.124
cap "load" "dati" 18092.1
cap "rst_n" "m3_n4488_69244#" 155.121
cap "dato" "conv_finish" 7899.29
cap "m3_n4676_57004#" "conv_start" 511.316
cap "rst_n" "m2_n3864_44764#" 219.255
cap "m3_n4522_36604#" "m3_n4434_35244#" 604.934
cap "load" "tie1" 134.18
cap "m3_n4428_63804#" "m3_n4602_62444#" 1473.57
cap "dati" "tie1" 198.477
cap "m2_n3978_48844#" "m3_n4468_52924#" 24.2128
cap "m3_n4458_25724#" "m3_n4516_24364#" 870.548
cap "m3_n4488_69244#" "m3_n4648_70604#" 1934.65
cap "rst_n" "m3_n4468_52924#" 118.755
cap "m2_n4230_21644#" "m2_n4230_20284#" 819.28
cap "load" "VSS" 1094.42
cap "m3_n4676_57004#" "m3_n4534_58364#" 1257.91
cap "dati" "VSS" 902.253
cap "m3_n4446_51564#" "m2_n3682_47484#" 17.6455
cap "m2_n3978_48844#" "conv_start" 181.207
cap "conv_start" "clk" 4584.06
cap "m2_n4230_18924#" "m3_n4476_14844#" 17.2349
cap "inp_ana" "clk" 166.372
cap "m2_n3870_46124#" "m2_n3864_44764#" 558.064
cap "clk" "VDD" 1985.01
cap "VSS" "tie1" 1544.78
cap "m3_n4464_12124#" "m2_n4224_16204#" 9.13435
cap "rst_n" "conv_start" 9178.89
cap "m3_n4472_43404#" "m2_n3864_44764#" 43.3636
cap "rst_n" "VDD" 1517.75
cap "m3_n4516_23004#" "m2_n4230_18924#" 304.026
cap "conv_start" "m3_n4654_55644#" 172.063
cap "m3_n4572_71964#" "rst_n" 155.111
cap "m3_n4458_54284#" "m2_n4634_50204#" 37.1649
cap "m3_n4628_33884#" "m3_n4434_35244#" 652.086
cap "conv_start" "m3_n4462_73324#" 169.178
cap "m3_n4462_73324#" "VDD" 452.723
cap "m3_n4516_23004#" "m3_n4516_24364#" 900.78
cap "conv_start" "m3_n4648_70604#" 155.124
cap "m2_n3682_47484#" "m2_n3864_44764#" 0.17405
cap "m3_n4500_61084#" "conv_start" 219.765
cap "m3_n4572_71964#" "m3_n4462_73324#" 1622
cap "rst_n" "m3_n4534_58364#" 189.895
cap "load" "conv_finish" 16270.6
cap "conv_start" "m3_n4602_62444#" 180.695
cap "clk" "tie1" 3112.18
cap "m3_n4496_40684#" "m3_n4492_39324#" 494.498
cap "m3_n4446_51564#" "m2_n4634_50204#" 345.958
cap "conv_finish" "dati" 2839.39
cap "m2_n4222_17564#" "m3_n4476_14844#" 170.104
cap "m3_n4572_71964#" "m3_n4648_70604#" 2469.97
cap "m2_n4230_18924#" "m2_n4222_17564#" 649.879
cap "m3_n4480_28444#" "m3_n4498_27084#" 833.256
cap "rst_n" "tie1" 23723.5
cap "m3_n4464_12124#" "m3_n4488_13484#" 1069.72
cap "conv_start" "m2_n3870_46124#" 189.769
cap "m3_n4516_23004#" "m2_n4222_17564#" 2.68273
cap "conv_finish" "tie1" 216.077
cap "m2_n4224_16204#" "m3_n4476_14844#" 1120.39
cap "dato" "tie0" 69850.2
cap "m3_n4676_57004#" "rst_n" 1174.89
cap "m3_n4676_57004#" "m3_n4654_55644#" 1046.06
cap "m3_n4480_28444#" "m3_n4492_29804#" 773.05
cap "m3_n4506_66524#" "m3_n4620_67884#" 1430.02
cap "conv_finish" "VSS" 4246.06
cap "m2_n3682_47484#" "conv_start" 183.738
cap "m3_n4464_12124#" "m3_n4488_10764#" 1317.49
cap "m3_n4458_54284#" "m3_n4468_52924#" 1050.58
cap "m3_n4488_69244#" "m3_n4620_67884#" 2089.13
cap "m3_n4428_63804#" "m3_n4702_65164#" 1507.29
cap "m3_n4458_25724#" "m2_n4230_21644#" 69.9243
cap "adc_bridge_0/VSS" "adc_bridge_0/conv_finish" 1.25344
cap "adc_bridge_0/VSS" "adc_bridge_0/conv_finish" 3.98948
cap "VSS" "conv_finish" 1.01158
cap "VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VDD" 1.76966
cap "VSS" "conv_finish" 5.87354
cap "conv_finish" "VSS" 5.56636
cap "conv_finish" "adc_top_0/VDD" 0.176358
cap "conv_finish" "VSS" 7.41475
cap "VSS" "conv_finish" 7.41475
cap "VSS" "conv_finish" 4.02515
cap "conv_finish" "adc_top_0/VDD" 1.94602
cap "VSS" "conv_finish" 7.41475
cap "conv_finish" "VSS" 7.41475
cap "conv_finish" "VSS" 5.71995
cap "conv_finish" "adc_top_0/VDD" 1.94602
cap "VSS" "conv_finish" 5.71995
cap "conv_finish" "VSS" 7.41475
cap "conv_finish" "VSS" 7.41475
cap "VSS" "conv_finish" 5.1701
cap "conv_finish" "VSS" 4.60893
cap "conv_finish" "VSS" 4.60893
cap "VSS" "conv_finish" 7.25842
cap "VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 4.81722
cap "conv_finish" "VSS" 3.61083
cap "conv_finish" "VSS" 3.61083
cap "conv_finish" "VSS" 6.75721
cap "VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "VSS" 7.41475
cap "VSS" "conv_finish" 7.41475
cap "VSS" "conv_finish" 3.17899
cap "VSS" "conv_finish" 2.78912
cap "conv_finish" "VSS" 3.06666
cap "conv_finish" "VSS" 7.41475
cap "VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "adc_top_0/VSS" "conv_finish" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "adc_top_0/VSS" 7.41475
cap "conv_finish" "VSS" 7.41475
cap "conv_finish" "VSS" 2.48394
cap "adc_bridge_0/tie1" "adc_bridge_0/VSS" 28.2111
cap "adc_bridge_0/tie1" "adc_bridge_0/VDD" 3.38262
cap "adc_bridge_0/tie0" "adc_bridge_0/VSS" 6.52644
cap "adc_bridge_0/tie1" "adc_bridge_0/VDD" 0.00677133
cap "adc_bridge_0/tie0" "adc_bridge_0/VDD" 7.85035
cap "adc_bridge_0/tie0" "adc_bridge_0/VSS" 0.890878
cap "adc_bridge_0/dat_o" "adc_bridge_0/VSS" -0.660902
cap "adc_bridge_0/tie0" "adc_bridge_0/VDD" 2.9001
cap "adc_bridge_0/dat_o" "adc_bridge_0/VDD" 0.00563058
cap "adc_bridge_0/dat_o" "adc_bridge_0/VSS" 7.63265
cap "adc_bridge_0/dat_i" "adc_bridge_0/VDD" 0.00677493
cap "adc_bridge_0/dat_i" "adc_bridge_0/VSS" 9.14146
cap "adc_bridge_0/load" "adc_bridge_0/VSS" 4.83808
cap "adc_bridge_0/dat_i" "adc_bridge_0/VDD" 0.00651347
cap "adc_bridge_0/load" "adc_bridge_0/VDD" 10.7508
cap "adc_bridge_0/VDD" "adc_bridge_0/conv_finish" 0.00747504
cap "adc_bridge_0/VSS" "adc_bridge_0/conv_finish" 8.59614
cap "adc_bridge_0/conv_finish" "adc_bridge_0/VSS" 2.92063
cap "VSS" "conv_finish" 0.587506
cap "conv_finish" "VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "VSS" 4.30633
cap "conv_finish" "adc_top_0/VDD" 0.659677
cap "conv_finish" "adc_top_0/VDD" 0.065741
cap "conv_finish" "VSS" 3.32202
cap "VSS" "conv_finish" 4.30633
cap "conv_finish" "VSS" 4.30633
cap "adc_top_0/VDD" "conv_finish" 0.725418
cap "VSS" "conv_finish" 3.32202
cap "conv_finish" "VSS" 4.30633
cap "conv_finish" "VSS" 4.30633
cap "conv_finish" "adc_top_0/VDD" 0.725418
cap "VSS" "conv_finish" 4.30633
cap "VSS" "conv_finish" 3.32202
cap "VSS" "conv_finish" 4.30633
cap "VSS" "conv_finish" 4.30633
cap "VSS" "conv_finish" 0.861265
cap "VSS" "conv_finish" 4.0664
cap "VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 1.36572
cap "VSS" "conv_finish" 3.56195
cap "VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "VSS" "conv_finish" 4.30633
cap "conv_finish" "VSS" 4.30633
cap "conv_finish" "VSS" 0.362962
cap "VSS" "conv_finish" 0.25838
cap "conv_finish" "VSS" 4.30633
cap "conv_finish" "VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "adc_top_0/VSS" "conv_finish" 4.30633
cap "conv_finish" "adc_top_0/VSS" 4.30633
cap "VSS" "conv_finish" 4.30633
cap "VSS" "conv_finish" 1.44262
cap "adc_bridge_0/tie1" "adc_bridge_0/VSS" -0.841642
cap "adc_bridge_0/tie1" "adc_bridge_0/VSS" 13.8096
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" "adc_bridge_0/tie1" 40.1498
cap "adc_bridge_0/dat_o" "adc_bridge_0/VSS" -1.70182
cap "adc_bridge_0/VSS" "adc_bridge_0/dat_o" -3.80553
cap "adc_bridge_0/load" "adc_bridge_0/FILLER_0_0_46/VGND" -6.38582
cap "adc_bridge_0/conv_finish" "m3_n4628_6684#" 0.210629
cap "adc_bridge_0/input19/VGND" "adc_bridge_0/conv_finish" -0.410748
cap "adc_bridge_0/ANTENNA_3/VGND" "m3_n4628_6684#" 262.983
cap "adc_bridge_0/VDD" "m3_n4628_6684#" 9.9001
cap "adc_bridge_0/conv_finish" "m3_n4628_6684#" 0.143882
cap "m3_n4628_6684#" "adc_bridge_0/VSS" 82.2072
cap "VSS" "adc_top_0/result_out[0]" 274.536
cap "adc_top_0/result_out[0]" "VSS" 6.4983
cap "adc_top_0/result_out[0]" "adc_top_0/VDD" 253.992
cap "adc_top_0/result_out[1]" "adc_top_0/result_out[0]" -14.7394
cap "adc_top_0/result_out[0]" "adc_top_0/PHY_0/VPWR" -0.0483554
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPB" 1.80476
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" "adc_bridge_0/tie1" -9.47059
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" "tie1" 36.8171
cap "adc_bridge_0/_443__75/HI" "tie1" 1.86672
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" "tie1" 0.0277776
cap "tie1" "adc_bridge_0/tie1" 143.733
cap "adc_bridge_0/PHY_EDGE_ROW_0_Left_139/VGND" "tie1" 0.70531
cap "adc_bridge_0/_443_/a_27_47#" "tie1" 0.288275
cap "adc_bridge_0/_443__75/LO" "tie1" 0.0833707
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" 0.24846
cap "tie1" "adc_bridge_0/_443__75/HI" 1.84474
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" 0.153623
cap "adc_bridge_0/conv_finish" "adc_bridge_0/input19/VGND" -0.710389
cap "adc_bridge_0/conv_finish" "m3_n4628_6684#" 0.379931
cap "adc_bridge_0/conv_finish" "m3_n4628_6684#" 0.2852
cap "adc_bridge_0/ANTENNA_3/VGND" "m3_n4628_6684#" 561.002
cap "adc_bridge_0/VDD" "m3_n4628_6684#" 28.8753
cap "m3_n4478_8044#" "adc_bridge_0/VSS" 109.815
cap "adc_top_0/result_out[1]" "VSS" 283.16
cap "adc_top_0/result_out[1]" "VSS" -0.71144
cap "adc_top_0/output38/A" "adc_top_0/result_out[1]" 0.00221501
cap "adc_top_0/genblk1\[16\].buf_n_coln/X" "adc_top_0/result_out[1]" 0.0086322
cap "adc_top_0/PHY_0/VPWR" "adc_top_0/result_out[1]" 0.221811
cap "adc_top_0/result_out[2]" "adc_top_0/result_out[1]" -13.1565
cap "adc_top_0/result_out[1]" "adc_top_0/result_out[0]" -14.7394
cap "adc_top_0/genblk1\[16\].buf_n_coln/a_161_47#" "adc_top_0/result_out[1]" 0.00968736
cap "adc_top_0/result_out[1]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.678005
cap "adc_top_0/genblk1\[17\].buf_n_coln/a_161_47#" "adc_top_0/result_out[1]" 0.144349
cap "adc_top_0/result_out[1]" "adc_top_0/VDD" 252.611
cap "adc_top_0/result_out[1]" "adc_top_0/_0001_" 7.9876e-05
cap "adc_top_0/result_out[1]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00246352
cap "adc_top_0/result_out[2]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.00103199
cap "adc_top_0/genblk1\[17\].buf_n_coln/X" "adc_top_0/result_out[1]" 0.0685532
cap "adc_top_0/result_out[1]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.0180544
cap "adc_top_0/ANTENNA_genblk1\[17\].buf_n_coln_A/DIODE" "adc_top_0/result_out[1]" 0.0183252
cap "adc_top_0/PHY_0/VPWR" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" -0.235295
cap "adc_top_0/PHY_0/VPWR" "adc_top_0/result_out[1]" 0.735203
cap "adc_top_0/PHY_0/VPWR" "adc_top_0/genblk1\[17\].buf_n_coln/a_161_47#" -0.037604
cap "adc_top_0/result_out[1]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.33924
cap "adc_top_0/genblk1\[17\].buf_n_coln/a_161_47#" "adc_top_0/result_out[1]" 0.0631816
cap "adc_top_0/result_out[1]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00649751
cap "tie1" "adc_bridge_0/_443__75/HI" 1.86924
cap "tie1" "adc_bridge_0/_443_/a_27_47#" 0.764015
cap "tie1" "adc_bridge_0/_443_/X" 0.316103
cap "tie1" "adc_bridge_0/FILLER_0_3_3/VGND" 7.65003
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" 96.8132
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" -0.103541
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPB" "tie1" 1.10384
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" 11.9226
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_3_3/VGND" -0.319936
cap "tie1" "adc_bridge_0/FILLER_0_2_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/VSS" 40.3545
cap "tie1" "adc_bridge_0/_443__75/HI" 1.70934
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" 0.383561
cap "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" -0.124601
cap "tie1" "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VPWR" 0.433021
cap "adc_bridge_0/ANTENNA_3/VGND" "m3_n4628_6684#" 584.261
cap "adc_bridge_0/VDD" "m3_n4628_6684#" 55.0824
cap "adc_bridge_0/VSS" "m3_n4478_8044#" 363.331
cap "adc_bridge_0/VSS" "m3_n4514_9404#" 29.3378
cap "adc_bridge_0/VDD" "m3_n4478_8044#" 12.516
cap "adc_top_0/result_out[2]" "adc_top_0/VDD" 15.818
cap "adc_top_0/result_out[1]" "adc_top_0/VDD" 0.231003
cap "adc_top_0/result_out[2]" "adc_top_0/VSS" 285.766
cap "adc_top_0/result_out[1]" "adc_top_0/_0001_" 0.0169408
cap "adc_top_0/result_out[2]" "adc_top_0/_0001_" 8.15744
cap "adc_top_0/result_out[2]" "adc_top_0/output38/A" 0.0247563
cap "adc_top_0/_3144_/RESET_B" "adc_top_0/result_out[2]" 0.0314241
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_543_47#" 0.0130564
cap "adc_top_0/result_out[2]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.0107512
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.780835
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_27_47#" 0.00976964
cap "adc_top_0/result_out[2]" "adc_top_0/genblk1\[17\].buf_n_coln/X" 0.00689745
cap "adc_top_0/result_out[1]" "adc_top_0/VDD" 0.409896
cap "adc_top_0/result_out[2]" "adc_top_0/VDD" 274.563
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1462_47#" 0.00339288
cap "adc_top_0/result_out[2]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00352021
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1283_21#" 0.0798386
cap "adc_top_0/result_out[2]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00163888
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_761_289#" 0.0144626
cap "adc_top_0/result_out[2]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" -0.00151952
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0576618
cap "adc_top_0/result_out[2]" "adc_top_0/result_out[1]" -13.1565
cap "adc_top_0/result_out[2]" "adc_top_0/result_out[3]" -13.0846
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_193_47#" 0.00856261
cap "adc_top_0/_0001_" "adc_top_0/VDD" -2.51707
cap "adc_top_0/result_out[2]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 1.52808
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1217_47#" 0.00233654
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1108_47#" 0.0284438
cap "adc_top_0/PHY_0/VGND" "adc_top_0/result_out[2]" 0.12003
cap "adc_top_0/result_out[2]" "adc_top_0/VSS" 2.66417
cap "adc_top_0/result_out[2]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00271046
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_27_47#" 0.00534406
cap "adc_top_0/result_out[2]" "adc_top_0/PHY_0/VGND" 0.952421
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/core.ndc.col_out_n\[9\]" -0.00550969
cap "adc_top_0/_3144_/a_1108_47#" "adc_top_0/PHY_0/VPWR" -0.000601554
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1283_21#" 0.0631816
cap "adc_top_0/PHY_0/VGND" "adc_top_0/PHY_0/VPWR" -0.562918
cap "adc_top_0/result_out[2]" "adc_top_0/_3144_/a_1108_47#" 0.0262695
cap "adc_top_0/_3144_/a_1283_21#" "adc_top_0/PHY_0/VPWR" -0.037604
cap "adc_bridge_0/FILLER_0_4_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_4_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/VSS" 20.3011
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_3_3/VGND" -0.0827627
cap "adc_bridge_0/FILLER_0_6_3/VPWR" "tie1" 1.90677
cap "adc_bridge_0/FILLER_0_5_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_3_3/VGND" 7.35476
cap "adc_bridge_0/FILLER_0_6_3/VPB" "tie1" 0.822809
cap "adc_bridge_0/FILLER_0_4_3/VPWR" "adc_bridge_0/VSS" -0.0149058
cap "adc_bridge_0/FILLER_0_4_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_6_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/FILLER_0_3_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_5_3/VGND" "tie1" 0.256839
cap "adc_bridge_0/FILLER_0_1_73/VGND" "adc_bridge_0/adc_res[0]" 563.95
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[0]" 28.8753
cap "adc_bridge_0/VSS" "m3_n4514_9404#" 30.1059
cap "adc_bridge_0/VSS" "m3_n4478_8044#" 353.631
cap "adc_bridge_0/VSS" "m3_n4488_10764#" 3.32609
cap "m3_n4488_10764#" "adc_top_0/VSS" 0.0747315
cap "adc_top_0/result_out[3]" "adc_top_0/VDD" 1.79248
cap "adc_top_0/result_out[3]" "adc_top_0/VSS" 293.97
cap "adc_top_0/nmatrix_col_core_n_buffered\[2\]" "adc_top_0/result_out[3]" 0.00704362
cap "adc_top_0/result_out[3]" "adc_top_0/result_out[2]" -13.0846
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.909325
cap "adc_top_0/output47/a_27_47#" "adc_top_0/result_out[3]" 0.0282309
cap "adc_top_0/VDD" "adc_top_0/result_out[3]" 254.505
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[3]" 1.14589
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0144076
cap "adc_top_0/result_out[3]" "adc_top_0/result_out[4]" -15.4672
cap "adc_top_0/_0001_" "adc_top_0/result_out[3]" 1.05179
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.0162622
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/result_out[3]" 0.0223605
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[2]" 0.0249838
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0248554
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.0162622
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -2.95887
cap "adc_top_0/core.ndc.col_out_n\[9\]" "adc_top_0/result_out[3]" 0.00170371
cap "adc_top_0/output47/A" "adc_top_0/result_out[3]" 0.0292294
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[4]" 6.93889e-18
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0173609
cap "adc_top_0/result_out[3]" "adc_top_0/genblk1\[17\].buf_n_coln/X" 0.00427468
cap "adc_top_0/VSS" "adc_top_0/result_out[3]" 13.7372
cap "adc_top_0/result_out[3]" "adc_top_0/PHY_12/VPWR" 0.150559
cap "adc_top_0/core.ndc.col_out_n\[8\]" "adc_top_0/result_out[3]" 0.00204845
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0134593
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/result_out[3]" 0.865434
cap "adc_top_0/PHY_4/VGND" "adc_top_0/result_out[3]" 0.0739621
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[3]" 8.68846
cap "adc_top_0/output47/a_27_47#" "adc_top_0/result_out[3]" 0.0807995
cap "adc_top_0/output47/a_27_47#" "adc_top_0/VDD" -0.0302252
cap "adc_top_0/PHY_12/VPWR" "adc_top_0/VSS" 7.10543e-15
cap "adc_top_0/PHY_12/VPWR" "adc_top_0/result_out[3]" 0.554675
cap "adc_top_0/PHY_12/VPWR" "adc_top_0/VDD" -0.345289
cap "adc_top_0/result_out[3]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.0134278
cap "adc_top_0/result_out[3]" "adc_top_0/VDD" -0.0339936
cap "adc_top_0/output47/A" "adc_top_0/result_out[3]" 1.08772
cap "adc_top_0/output47/A" "adc_top_0/VDD" -0.649781
cap "adc_bridge_0/FILLER_0_7_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_8_3/VPB" "tie1" 2.74987
cap "adc_bridge_0/FILLER_0_6_3/VPWR" "tie1" 15.3575
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_6_3/VPB" "tie1" 3.74011
cap "adc_bridge_0/FILLER_0_5_3/VGND" "tie1" -7.46515e-16
cap "adc_bridge_0/FILLER_0_8_3/VPWR" "tie1" 10.843
cap "adc_bridge_0/FILLER_0_6_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_8_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_5_3/VGND" "tie1" 0.0328187
cap "tie1" "adc_bridge_0/FILLER_0_9_3/VGND" 0.0294237
cap "adc_bridge_0/FILLER_0_7_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/adc_res[0]" "adc_bridge_0/FILLER_0_3_73/VGND" 0.758365
cap "adc_bridge_0/_183_/VPWR" "adc_bridge_0/adc_res[0]" 0.069879
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_3_73/VGND" -0.602566
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[0]" -0.242099
cap "adc_bridge_0/input3/X" "adc_bridge_0/adc_res[0]" 0.0751175
cap "adc_bridge_0/VDD" "adc_bridge_0/_183_/VPWR" -0.0550035
cap "adc_bridge_0/VDD" "adc_bridge_0/input3/X" -0.0703517
cap "adc_bridge_0/adc_res[0]" "adc_bridge_0/adc_res[1]" -4.76515
cap "adc_bridge_0/adc_res[0]" "adc_bridge_0/VDD" 250.06
cap "adc_bridge_0/adc_res[0]" "adc_bridge_0/FILLER_0_3_73/VGND" 420.629
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/VDD" 3.62529
cap "adc_bridge_0/VSS" "m3_n4514_9404#" 29.1621
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[1]" 363.445
cap "m3_n4488_10764#" "adc_bridge_0/VSS" 8.71746
cap "m3_n4488_10764#" "adc_top_0/VSS" 1.36177
cap "adc_bridge_0/VSS" "m3_n4464_12124#" 1.00541
cap "adc_top_0/result_out[3]" "adc_top_0/VSS" 1.9591
cap "adc_top_0/result_out[4]" "adc_top_0/VSS" 177.219
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.654912
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.310138
cap "adc_top_0/result_out[4]" "adc_top_0/core.ndc.col_out_n\[8\]" -3.46945e-18
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" -2.77556e-17
cap "adc_top_0/fanout56/X" "adc_top_0/result_out[4]" 2.77556e-17
cap "adc_top_0/result_out[3]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.00817436
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" -1.38778e-17
cap "adc_top_0/output48/a_27_47#" "adc_top_0/result_out[4]" 5.55112e-17
cap "adc_top_0/fanout56/A" "adc_top_0/result_out[4]" -3.03577e-18
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -2.15271
cap "adc_top_0/result_out[4]" "adc_top_0/VSS" -0.549181
cap "adc_top_0/result_out[4]" "adc_top_0/result_out[3]" -15.4672
cap "adc_top_0/result_out[4]" "adc_top_0/fanout56/a_558_47#" 3.46945e-18
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 5.23351
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" -6.93889e-18
cap "adc_top_0/fanout56/a_62_47#" "adc_top_0/result_out[4]" -5.55112e-17
cap "adc_top_0/output48/A" "adc_top_0/result_out[4]" -2.77556e-17
cap "adc_top_0/result_out[4]" "adc_top_0/VDD" 154.114
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.00189847
cap "adc_top_0/output48/A" "adc_top_0/VDD" -0.0150692
cap "adc_top_0/result_out[4]" "adc_top_0/PHY_16/VPWR" 0.478543
cap "adc_top_0/result_out[4]" "adc_top_0/VDD" -0.125728
cap "adc_top_0/PHY_16/VPWR" "adc_top_0/VDD" -0.297896
cap "adc_top_0/output48/A" "adc_top_0/result_out[4]" 0.0514676
cap "adc_bridge_0/FILLER_0_10_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/VDD" 57.586
cap "tie1" "adc_bridge_0/FILLER_0_9_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_8_3/VPB" "tie1" 1.81304
cap "tie1" "adc_bridge_0/FILLER_0_10_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_11_3/VGND" "adc_bridge_0/VDD" -0.110275
cap "tie1" "adc_bridge_0/FILLER_0_8_3/VPWR" 6.42119
cap "tie1" "adc_bridge_0/FILLER_0_11_3/VGND" 3.43259
cap "adc_bridge_0/FILLER_0_10_3/VPWR" "adc_bridge_0/VDD" -0.0526828
cap "adc_bridge_0/FILLER_0_11_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_8_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_9_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/FILLER_0_10_3/VPWR" "tie1" 0.263898
cap "adc_bridge_0/FILLER_0_11_3/VGND" "adc_bridge_0/VDD" -0.0415134
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/_185_/VPWR" 0.487558
cap "adc_bridge_0/VDD" "adc_bridge_0/hold16/VGND" -0.0915892
cap "adc_bridge_0/VDD" "adc_bridge_0/_185_/VPWR" -0.37564
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/_185_/S" 0.00992531
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/hold16/VGND" 0.118506
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/adc_res[1]" -4.76515
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/adc_res[0]" -4.76515
cap "adc_bridge_0/hold16/VGND" "adc_bridge_0/adc_res[1]" 198.424
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[1]" 251
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/VDD" 9.27443
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/VSS" 41.9859
cap "adc_top_0/VSS" "m3_n4464_12124#" 4.12173
cap "m3_n4488_10764#" "adc_bridge_0/VDD" 1.99206
cap "m3_n4488_10764#" "adc_bridge_0/VSS" 8.71746
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/VDD" 5.29407
cap "m3_n4464_12124#" "adc_bridge_0/VDD" 1.1957
cap "m3_n4464_12124#" "adc_bridge_0/VSS" 4.65354
cap "adc_bridge_0/adc_res[1]" "adc_bridge_0/VSS" 271.369
cap "adc_top_0/VSS" "adc_top_0/result_out[4]" 108.414
cap "adc_top_0/VSS" "adc_top_0/result_out[3]" 1.9591
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 3.0378
cap "adc_top_0/fanout56/a_381_47#" "adc_top_0/result_out[4]" 0.0124332
cap "adc_top_0/result_out[4]" "adc_top_0/result_out[5]" -15.9854
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00481497
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.204976
cap "adc_top_0/fanout56/a_62_47#" "adc_top_0/result_out[4]" 0.0138147
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0248554
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/VDD" -0.0112415
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0282353
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.746864
cap "adc_top_0/output48/a_27_47#" "adc_top_0/result_out[4]" 0.0306042
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0144076
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/result_out[4]" "adc_top_0/_3147_/RESET_B" 0.000811993
cap "adc_top_0/result_out[4]" "adc_top_0/VDD" 98.0512
cap "adc_top_0/result_out[4]" "adc_top_0/_0001_" 1.05179
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.0475649
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.23815
cap "adc_top_0/result_out[4]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00222372
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.0114023
cap "adc_top_0/fanout56/X" "adc_top_0/result_out[4]" 0.0311914
cap "adc_top_0/result_out[4]" "adc_top_0/output48/A" 0.00991942
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0288425
cap "adc_top_0/result_out[4]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00181718
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00820772
cap "adc_top_0/result_out[4]" "adc_top_0/core.ndc.rowoff_out_n\[1\]" 0.00127314
cap "adc_top_0/fanout56/A" "adc_top_0/result_out[4]" 0.0308418
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0173609
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0134593
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.711331
cap "adc_top_0/PHY_16/VPWR" "adc_top_0/result_out[4]" 0.124364
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 1.05179
cap "adc_top_0/result_out[4]" "adc_top_0/fanout56/a_558_47#" 0.0070867
cap "adc_top_0/result_out[4]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.0535131
cap "adc_top_0/result_out[4]" "adc_top_0/VSS" -0.17474
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.80616
cap "adc_top_0/PHY_16/VPWR" "adc_top_0/VDD" -0.0473926
cap "adc_top_0/PHY_16/VPWR" "adc_top_0/result_out[4]" 0.0761319
cap "adc_top_0/VDD" "adc_top_0/output48/a_27_47#" -0.0302252
cap "adc_top_0/VDD" "adc_top_0/output48/A" -0.00312757
cap "adc_top_0/VDD" "adc_top_0/result_out[4]" -0.0339936
cap "adc_top_0/output48/a_27_47#" "adc_top_0/result_out[4]" 0.082777
cap "adc_top_0/output48/A" "adc_top_0/result_out[4]" 0.010682
cap "adc_bridge_0/FILLER_0_12_3/VPWR" "adc_bridge_0/VSS" -0.40936
cap "adc_bridge_0/FILLER_0_12_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_13_3/VGND" "tie1" 12.3616
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_11_3/VGND" -0.264865
cap "tie1" "adc_bridge_0/FILLER_0_12_3/VPB" 4.56292
cap "adc_bridge_0/FILLER_0_14_3/VPWR" "tie1" 0.00510291
cap "adc_bridge_0/VDD" "tie1" 55.2256
cap "adc_bridge_0/FILLER_0_11_3/VGND" "tie1" 11.5722
cap "adc_bridge_0/FILLER_0_10_3/VPWR" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_13_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_10_3/VPWR" "adc_bridge_0/VDD" -0.0168501
cap "adc_bridge_0/FILLER_0_11_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_13_3/VGND" "adc_bridge_0/VSS" -0.0168501
cap "adc_bridge_0/FILLER_0_12_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_11_3/VGND" "adc_bridge_0/VSS" -0.0168501
cap "adc_bridge_0/FILLER_0_12_3/VPWR" "adc_bridge_0/VDD" -0.00712888
cap "adc_bridge_0/FILLER_0_14_3/VPWR" "tie1" 0.0418722
cap "adc_bridge_0/_187_/S" "adc_bridge_0/adc_res[2]" 0.00505996
cap "adc_bridge_0/hold9/VPWR" "adc_bridge_0/adc_res[2]" 0.758365
cap "adc_bridge_0/FILLER_0_9_80/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/hold9/A" "adc_bridge_0/FILLER_0_9_80/VGND" -0.0514568
cap "adc_bridge_0/hold9/VPWR" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/FILLER_0_9_80/VGND" "adc_bridge_0/_187_/S" -0.00520793
cap "adc_bridge_0/hold9/VPWR" "adc_bridge_0/FILLER_0_9_80/VGND" -0.154142
cap "adc_bridge_0/hold9/A" "adc_bridge_0/adc_res[2]" 0.0249803
cap "adc_bridge_0/FILLER_0_9_80/VGND" "adc_bridge_0/adc_res[2]" 0.069879
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/adc_res[3]" -5.04545
cap "adc_bridge_0/FILLER_0_9_80/VGND" "adc_bridge_0/adc_res[3]" 2.06841
cap "adc_bridge_0/FILLER_0_9_80/VGND" "adc_bridge_0/adc_res[2]" 226.357
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/adc_res[1]" -4.76515
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/VDD" 240.705
cap "m3_n4488_13484#" "adc_bridge_0/VSS" 4.1986
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/VDD" 3.73096
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[2]" 11.4607
cap "m3_n4464_12124#" "adc_bridge_0/VSS" 7.04534
cap "m3_n4488_13484#" "adc_bridge_0/VDD" 1.55377
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/VSS" 18.0208
cap "m3_n4464_12124#" "adc_bridge_0/VDD" 1.46141
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[2]" 134.636
cap "m3_n4464_12124#" "adc_top_0/VSS" 0.0180778
cap "adc_top_0/VSS" "adc_top_0/result_out[6]" 6.07074
cap "adc_top_0/result_out[5]" "adc_top_0/VSS" 302.812
cap "adc_top_0/VDD" "adc_top_0/result_out[5]" 21.0277
cap "adc_top_0/result_out[4]" "adc_top_0/VSS" 4.9717
cap "adc_top_0/VDD" "adc_top_0/result_out[4]" 1.94846
cap "m3_n4488_10764#" "adc_top_0/VSS" 3.28836
cap "m3_n4488_10764#" "adc_top_0/VDD" 1.32926
cap "adc_top_0/output49/a_27_47#" "adc_top_0/result_out[5]" 0.0394982
cap "adc_top_0/result_out[5]" "adc_top_0/VSS" 2.12956
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.304279
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0124277
cap "adc_top_0/result_out[5]" "adc_top_0/core.ndc.rowoff_out_n\[1\]" 0.000612024
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/VDD" -0.0144555
cap "adc_top_0/result_out[5]" "adc_top_0/_3152_/Q" 0.00180161
cap "adc_top_0/result_out[5]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00105584
cap "adc_top_0/result_out[6]" "adc_top_0/VSS" 8.46726
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.00868043
cap "adc_top_0/result_out[5]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00148362
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.0174414
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.00600264
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00372482
cap "adc_top_0/result_out[5]" "adc_top_0/result_out[4]" -15.9854
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0121676
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.402015
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.0174414
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.020513
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -1.04675
cap "adc_top_0/result_out[5]" "adc_top_0/FILLER_12_5/VPWR" 0.0837737
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.056476
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0144212
cap "adc_top_0/result_out[5]" "adc_top_0/VDD" 269.638
cap "adc_top_0/PHY_18/VGND" "adc_top_0/result_out[5]" 0.024481
cap "adc_top_0/result_out[6]" "adc_top_0/result_out[5]" -14.9408
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.522854
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/VSS" -0.00249162
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0155644
cap "adc_top_0/_3152_/RESET_B" "adc_top_0/result_out[5]" -1.73472e-18
cap "adc_top_0/result_out[5]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.000872491
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00580878
cap "adc_top_0/result_out[5]" "adc_top_0/_0001_" 0.522854
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0072038
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0185952
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 12.0288
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -3.53162
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.669857
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.00509224
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.0174414
cap "adc_top_0/PHY_30/VPWR" "adc_top_0/VSS" 3.55271e-15
cap "adc_top_0/PHY_18/VGND" "adc_top_0/VDD" -0.592654
cap "adc_top_0/output49/a_27_47#" "adc_top_0/VDD" -0.0374217
cap "adc_top_0/result_out[5]" "adc_top_0/VDD" -0.136205
cap "adc_top_0/PHY_18/VGND" "adc_top_0/result_out[5]" 0.931379
cap "adc_top_0/output49/a_27_47#" "adc_top_0/result_out[5]" 0.0629468
cap "adc_bridge_0/FILLER_0_16_3/VPB" "tie1" 1.98779
cap "adc_bridge_0/FILLER_0_16_3/VPWR" "tie1" 7.21786
cap "adc_bridge_0/FILLER_0_14_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_14_3/VPWR" "tie1" 17.2591
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_15_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_13_3/VGND" "tie1" 2.64315
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_13_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_15_3/VGND" "tie1" 0.260234
cap "tie1" "adc_bridge_0/FILLER_0_16_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_14_3/VPWR" "tie1" 0.251449
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/_187_/S" 0.193421
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/FILLER_0_11_79/VGND" 0.654124
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/FILLER_0_14_79/VPWR" 0.152836
cap "adc_bridge_0/VDD" "adc_bridge_0/_187_/S" -0.307715
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_11_79/VGND" -0.490932
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_14_79/VPWR" -0.119305
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/adc_res[3]" -4.37273
cap "adc_bridge_0/adc_res[2]" "adc_bridge_0/adc_res[3]" -5.04545
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/FILLER_0_11_79/VGND" "adc_bridge_0/adc_res[3]" 196.343
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[4]" 7.04885
cap "adc_bridge_0/VSS" "m3_n4488_13484#" 2.38451
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/VDD" 1.45602
cap "adc_bridge_0/VSS" "m3_n4476_14844#" 0.727156
cap "adc_bridge_0/adc_res[3]" "adc_bridge_0/VSS" 92.5413
cap "adc_top_0/VSS" "adc_top_0/result_out[5]" 6.64694
cap "adc_top_0/result_out[5]" "adc_top_0/VDD" 0.0981789
cap "adc_top_0/result_out[6]" "adc_top_0/VSS" 310.168
cap "adc_top_0/result_out[6]" "adc_top_0/VDD" 5.39682
cap "adc_top_0/VSS" "m3_n4488_10764#" 1.12397
cap "adc_top_0/VSS" "m3_n4464_12124#" 3.02323
cap "adc_top_0/result_out[5]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 0.00866199
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.809352
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0248554
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/VDD" -0.00164319
cap "adc_top_0/result_out[6]" "adc_top_0/result_out[7]" -12.0123
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0200719
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0566822
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 0.368203
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0173609
cap "adc_top_0/output50/A" "adc_top_0/result_out[6]" 0.0221525
cap "adc_top_0/result_out[6]" "adc_top_0/VDD" 255.009
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 1.05103
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0120053
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0233564
cap "adc_top_0/result_out[6]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00273137
cap "adc_top_0/result_out[6]" "adc_top_0/_0001_" 1.05103
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.00404975
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" 0.00230343
cap "adc_top_0/output50/a_27_47#" "adc_top_0/result_out[6]" 0.0441486
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -1.02931
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.010122
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.00877829
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 12.5236
cap "adc_top_0/result_out[6]" "adc_top_0/_3152_/Q" 0.00328992
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0134593
cap "adc_top_0/PHY_30/VPWR" "adc_top_0/result_out[6]" 0.169724
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.807426
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.500055
cap "adc_top_0/result_out[6]" "adc_top_0/result_out[5]" -14.9408
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0144076
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/result_out[6]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00196846
cap "adc_top_0/result_out[6]" "adc_top_0/VSS" 8.45349
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.0182904
cap "adc_top_0/result_out[6]" "adc_top_0/core.ndc.rowoff_out_n\[1\]" 0.00115994
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -3.53649
cap "adc_top_0/result_out[6]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00165091
cap "adc_top_0/result_out[6]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00655143
cap "adc_top_0/VDD" "adc_top_0/PHY_30/VPWR" -0.582742
cap "adc_top_0/result_out[6]" "adc_top_0/VDD" -0.136205
cap "adc_top_0/output50/a_27_47#" "adc_top_0/result_out[6]" 0.0629468
cap "adc_top_0/VDD" "adc_top_0/output50/A" -0.00227459
cap "adc_top_0/result_out[6]" "adc_top_0/PHY_30/VPWR" 0.941225
cap "adc_top_0/result_out[6]" "adc_top_0/output50/A" 0.0077687
cap "adc_top_0/output50/a_27_47#" "adc_top_0/VDD" -0.0374217
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_16_3/VPB" 2.57513
cap "tie1" "adc_bridge_0/FILLER_0_18_3/VPB" 4.03029
cap "tie1" "adc_bridge_0/FILLER_0_17_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_19_3/VGND" 0.215937
cap "tie1" "adc_bridge_0/FILLER_0_18_3/VPWR" 15.8638
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_16_3/VPWR" 10.0464
cap "tie1" "adc_bridge_0/FILLER_0_19_3/VGND" 0.0599791
cap "tie1" "adc_bridge_0/FILLER_0_18_3/VPWR" 0.164762
cap "tie1" "adc_bridge_0/FILLER_0_15_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_16_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_17_3/VGND" 0.289658
cap "adc_bridge_0/FILLER_0_14_79/VGND" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/FILLER_0_14_79/VGND" "adc_bridge_0/adc_res[4]" 0.758365
cap "adc_bridge_0/_189_/S" "adc_bridge_0/VDD" -0.307715
cap "adc_bridge_0/PHY_EDGE_ROW_18_Right_18/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/_189_/S" "adc_bridge_0/adc_res[4]" 0.190891
cap "adc_bridge_0/PHY_EDGE_ROW_18_Right_18/VPWR" "adc_bridge_0/adc_res[4]" 0.069879
cap "adc_bridge_0/adc_res[5]" "adc_bridge_0/adc_res[4]" -4.37273
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/adc_res[3]" -4.37273
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/FILLER_0_14_79/VGND" 196.153
cap "m2_n4224_16204#" "adc_bridge_0/VSS" 3.67326
cap "adc_bridge_0/adc_res[5]" "adc_bridge_0/VSS" 3.8707
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/VSS" 88.8962
cap "adc_bridge_0/VSS" "m3_n4476_14844#" 0.780689
cap "adc_top_0/result_out[6]" "adc_top_0/VDD" 3.60547
cap "adc_top_0/VSS" "m3_n4488_13484#" 6.0928
cap "adc_bridge_0/VSS" "adc_top_0/result_out[7]" 2.91531
cap "adc_top_0/VSS" "m3_n4464_12124#" 2.09841
cap "adc_top_0/VSS" "adc_top_0/result_out[7]" 125.941
cap "adc_top_0/result_out[6]" "adc_top_0/VSS" 26.2224
cap "adc_top_0/VDD" "adc_top_0/result_out[7]" 3.89516
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.43175
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -3.55271e-15
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00339051
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.0344711
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -1.19609
cap "adc_top_0/result_out[7]" "adc_top_0/VSS" 1.36132
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.00719906
cap "adc_top_0/PHY_32/VPWR" "adc_top_0/result_out[7]" 0.0354367
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.0136219
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/result_out[7]" 0.00640139
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[7]" 34.7004
cap "adc_top_0/result_out[7]" "adc_top_0/_0001_" 0.024116
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -4.26403
cap "adc_top_0/output51/a_27_47#" "adc_top_0/result_out[7]" 0.0259434
cap "adc_top_0/result_out[7]" "adc_top_0/VDD" 214.168
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.00386031
cap "adc_top_0/result_out[6]" "adc_top_0/result_out[7]" -12.0123
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.0529172
cap "adc_top_0/result_out[8]" "adc_top_0/result_out[7]" -11.9616
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/result_out[7]" 0.00484904
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.0107643
cap "adc_top_0/PHY_30/VGND" "adc_top_0/result_out[7]" 0.0105684
cap "adc_top_0/result_out[7]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.0177725
cap "adc_top_0/result_out[7]" "adc_top_0/output51/A" 0.145827
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -1.38778e-17
cap "adc_top_0/output51/a_27_47#" "adc_top_0/VDD" -0.128533
cap "adc_top_0/result_out[7]" "adc_top_0/VDD" -0.152961
cap "adc_top_0/output51/a_27_47#" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -3.55271e-15
cap "adc_top_0/nmatrix_col_core_n_buffered\[7\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 7.10543e-15
cap "adc_top_0/result_out[7]" "adc_top_0/PHY_30/VGND" 0.186497
cap "adc_top_0/output51/a_27_47#" "adc_top_0/result_out[7]" 0.20552
cap "adc_top_0/VDD" "adc_top_0/output51/A" -0.0797344
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" -7.10543e-15
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/output51/A" -7.10543e-15
cap "adc_top_0/VDD" "adc_top_0/PHY_30/VGND" -0.13263
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_20_3/VPWR" -0.40936
cap "tie1" "adc_bridge_0/FILLER_0_20_3/VPWR" 17.2642
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_21_3/VGND" -0.164134
cap "tie1" "adc_bridge_0/FILLER_0_21_3/VGND" 7.79767
cap "adc_bridge_0/FILLER_0_20_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_18_3/VPWR" "tie1" 1.40046
cap "tie1" "adc_bridge_0/FILLER_0_18_3/VPB" 0.532627
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "tie1" "adc_bridge_0/FILLER_0_19_3/VGND" 14.7889
cap "adc_bridge_0/VSS" "tie1" 19.601
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_19_3/VGND" -0.0168501
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_21_3/VGND" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_18_3/VPWR" 0.12856
cap "tie1" "adc_bridge_0/FILLER_0_20_3/VPWR" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_19_3/VGND" 0.229679
cap "tie1" "adc_bridge_0/FILLER_0_21_3/VGND" 0.144829
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_20_3/VPWR" -0.0168501
cap "adc_bridge_0/_193_/S" "adc_bridge_0/VDD" -0.0108595
cap "adc_bridge_0/_193_/S" "adc_bridge_0/adc_res[5]" 0.03153
cap "adc_bridge_0/PHY_EDGE_ROW_20_Right_20/VPWR" "adc_bridge_0/VDD" -0.40762
cap "adc_bridge_0/VDD" "adc_bridge_0/hold11/VGND" -0.0915892
cap "adc_bridge_0/PHY_EDGE_ROW_20_Right_20/VPWR" "adc_bridge_0/adc_res[5]" 0.487558
cap "adc_bridge_0/adc_res[5]" "adc_bridge_0/hold11/VGND" 0.118506
cap "adc_bridge_0/adc_res[5]" "adc_bridge_0/hold11/VGND" 202.455
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[5]" 265.583
cap "adc_bridge_0/adc_res[6]" "adc_bridge_0/adc_res[5]" -4.70909
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/adc_res[5]" -4.37273
cap "adc_bridge_0/adc_res[4]" "adc_bridge_0/VDD" 1.81387
cap "adc_bridge_0/VSS" "m2_n4224_16204#" 5.08759
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[5]" 87.3642
cap "adc_bridge_0/VDD" "m2_n4224_16204#" 1.64019
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[5]" 8.46719
cap "adc_bridge_0/adc_res[6]" "adc_bridge_0/VSS" 0.920847
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[6]" 0.533935
cap "adc_top_0/VSS" "adc_top_0/result_out[7]" 17.7495
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[8]" 19.4603
cap "adc_bridge_0/VSS" "adc_top_0/result_out[7]" 3.44243
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.00176435
cap "adc_top_0/VSS" "m3_n4476_14844#" 25.8094
cap "adc_top_0/VDD" "adc_top_0/result_out[8]" 29.1845
cap "adc_top_0/VDD" "adc_top_0/result_out[7]" 4.69447
cap "adc_bridge_0/VSS" "m3_n4476_14844#" 0.237371
cap "adc_top_0/VSS" "m3_n4488_13484#" 4.52429
cap "adc_top_0/VDD" "m3_n4476_14844#" 12.9114
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.00199056
cap "adc_top_0/VSS" "adc_top_0/result_out[8]" 332.726
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/result_out[8]" 0.00721235
cap "adc_top_0/_0001_" "adc_top_0/result_out[8]" 0.810115
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" -0.0208873
cap "adc_top_0/result_out[9]" "adc_top_0/result_out[8]" -11.9615
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.0173609
cap "adc_top_0/_3149_/D" "adc_top_0/result_out[8]" 0.0153158
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" -1.19609
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/result_out[8]" 1.22757
cap "adc_top_0/nmatrix_col_core_n_buffered\[7\]" "adc_top_0/result_out[8]" 0.00810021
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 40.792
cap "adc_top_0/fanout57/A" "adc_top_0/result_out[8]" 0.000647963
cap "adc_top_0/_3149_/a_448_47#" "adc_top_0/result_out[8]" 0.00210717
cap "adc_top_0/VDD" "adc_top_0/_0001_" -0.0361076
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" 0.00610862
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/result_out[8]" 0.0276651
cap "adc_top_0/output52/A" "adc_top_0/result_out[8]" 0.00260895
cap "adc_top_0/core.ndc.col_out_n\[18\]" "adc_top_0/result_out[8]" 0.00189305
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/result_out[8]" 0.730012
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/_0001_" -0.0248554
cap "adc_top_0/_3149_/a_193_47#" "adc_top_0/result_out[8]" 0.00715566
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0264093
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" -4.17712
cap "adc_top_0/nmatrix_col_core_n_buffered\[2\]" "adc_top_0/result_out[8]" 0.00476616
cap "adc_top_0/result_out[8]" "adc_top_0/PHY_40/VPWR" 0.116163
cap "adc_top_0/VSS" "adc_top_0/result_out[8]" 1.70074
cap "adc_top_0/PHY_34/VGND" "adc_top_0/result_out[8]" 2.77556e-17
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[8]" 0.810115
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.810115
cap "adc_top_0/result_out[8]" "adc_top_0/result_out[7]" -11.9616
cap "adc_top_0/_3149_/a_27_47#" "adc_top_0/result_out[8]" 0.0279792
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" -0.0144076
cap "adc_top_0/_3149_/a_543_47#" "adc_top_0/result_out[8]" 0.00286304
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/result_out[8]" 0.0987339
cap "adc_top_0/_3149_/CLK" "adc_top_0/result_out[8]" 0.017352
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0327886
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/result_out[8]" 0.012713
cap "adc_top_0/core.ndc.col_out_n\[8\]" "adc_top_0/result_out[8]" 0.00164065
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[8]" 0.385635
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0288425
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" -0.0399432
cap "adc_top_0/result_out[8]" "adc_top_0/core.ndc.rowoff_out_n\[12\]" 0.00126643
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.0439961
cap "adc_top_0/VDD" "adc_top_0/result_out[8]" 267.288
cap "adc_top_0/_3149_/a_27_47#" "adc_top_0/VDD" -0.00806878
cap "adc_top_0/PHY_34/VGND" "adc_top_0/result_out[8]" 0.0761319
cap "adc_top_0/result_out[8]" "adc_top_0/_3151_/RESET_B" 5.55112e-17
cap "adc_top_0/_3149_/CLK" "adc_top_0/result_out[8]" 0.326088
cap "adc_top_0/PHY_34/VGND" "adc_top_0/VDD" -0.0473926
cap "adc_top_0/result_out[8]" "adc_top_0/_3149_/a_27_47#" 0.0787475
cap "adc_top_0/_3149_/CLK" "adc_top_0/VDD" -0.133268
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPB" 0.881058
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPWR" 2.17232
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_21_3/VGND" "adc_bridge_0/VSS" -0.245226
cap "adc_bridge_0/VSS" "tie1" 41.0546
cap "adc_bridge_0/FILLER_0_22_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_21_3/VGND" "tie1" 7.20712
cap "tie1" "adc_bridge_0/FILLER_0_23_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_22_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_23_3/VGND" 0.260234
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_21_3/VGND" -0.0177914
cap "tie1" "adc_bridge_0/FILLER_0_22_3/VPWR" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPWR" 0.146661
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_22_3/VPWR" -0.0596089
cap "tie1" "adc_bridge_0/FILLER_0_21_3/VGND" 0.144829
cap "adc_bridge_0/PHY_EDGE_ROW_22_Right_22/VPWR" "adc_bridge_0/adc_res[6]" 0.758365
cap "adc_bridge_0/PHY_EDGE_ROW_22_Right_22/VPWR" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[6]" -0.242099
cap "adc_bridge_0/FILLER_0_19_79/VGND" "adc_bridge_0/adc_res[6]" 0.069879
cap "adc_bridge_0/FILLER_0_19_79/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[6]" 236.787
cap "adc_bridge_0/FILLER_0_19_79/VGND" "adc_bridge_0/adc_res[6]" 218.53
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/adc_res[6]" -4.70909
cap "adc_bridge_0/adc_res[5]" "adc_bridge_0/adc_res[6]" -4.70909
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[7]" 5.89604
cap "adc_bridge_0/adc_res[6]" "adc_bridge_0/VSS" 86.2272
cap "adc_top_0/VSS" "m2_n4224_16204#" 17.1452
cap "adc_top_0/VSS" "m3_n4476_14844#" 22.0966
cap "adc_top_0/_0001_" "adc_top_0/result_out[9]" 0.00560662
cap "adc_top_0/VDD" "adc_top_0/result_out[8]" 2.58607
cap "adc_top_0/result_out[8]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 5.62937
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[9]" 0.0042584
cap "adc_top_0/VDD" "m3_n4476_14844#" 1.43632
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/result_out[9]" 0.00475271
cap "adc_top_0/VSS" "adc_top_0/result_out[9]" 357.672
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.00375948
cap "adc_top_0/VSS" "adc_top_0/result_out[10]" 0.0306578
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/result_out[9]" 0.00486337
cap "adc_top_0/result_out[8]" "adc_top_0/VSS" 55.8943
cap "adc_top_0/VDD" "adc_top_0/result_out[9]" 18.471
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 26.4308
cap "adc_bridge_0/VSS" "m2_n4224_16204#" 3.44243
cap "adc_bridge_0/VSS" "m3_n4476_14844#" 0.180726
cap "adc_top_0/result_out[8]" "adc_top_0/result_out[9]" 2.84217e-14
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/result_out[9]" 0.00770988
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.00653357
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.017332
cap "adc_top_0/output53/A" "adc_top_0/result_out[9]" 0.0174762
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" 0.00804723
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.017332
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00933494
cap "adc_top_0/result_out[9]" "adc_top_0/_3149_/CLK" 0.00380263
cap "adc_top_0/result_out[9]" "adc_top_0/_3151_/RESET_B" 0.000566257
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.37436
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0208873
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[8]" 5.62937
cap "adc_top_0/result_out[9]" "adc_top_0/result_out[8]" -11.9615
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0460272
cap "adc_top_0/result_out[9]" "adc_top_0/_0001_" 0.808595
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0173609
cap "adc_top_0/result_out[9]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00188696
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" -0.0134593
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.721438
cap "adc_top_0/result_out[9]" "adc_top_0/VDD" 255.363
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -4.16053
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.017332
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 47.1497
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00607374
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.017332
cap "adc_top_0/result_out[9]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00159643
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/result_out[8]" -6.93889e-18
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -5.01192
cap "adc_top_0/result_out[9]" "adc_top_0/VSS" 19.5924
cap "adc_top_0/result_out[9]" "adc_top_0/core.ndc.rowoff_out_n\[12\]" 0.00143144
cap "adc_top_0/output53/a_27_47#" "adc_top_0/result_out[9]" 0.0495951
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.0111422
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0248554
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0162017
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0179596
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.808595
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/VDD" -0.432094
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 1.12781
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" -0.0320615
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.0100169
cap "adc_top_0/result_out[10]" "adc_top_0/result_out[9]" -13.7659
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144076
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0233564
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.73841
cap "adc_top_0/result_out[9]" "adc_top_0/fanout58/A" 0.00259912
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.017332
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.808595
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -0.0274092
cap "adc_top_0/result_out[9]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00220061
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/VSS" -0.0632517
cap "adc_top_0/result_out[9]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.808595
cap "adc_top_0/PHY_44/VPWR" "adc_top_0/result_out[9]" 0.157366
cap "adc_top_0/PHY_44/VPWR" "adc_top_0/VDD" -0.582742
cap "adc_top_0/PHY_44/VPWR" "adc_top_0/result_out[9]" 0.932002
cap "adc_top_0/VDD" "adc_top_0/output53/a_27_47#" -0.0374217
cap "adc_top_0/output53/a_27_47#" "adc_top_0/result_out[9]" 0.0629468
cap "adc_top_0/PHY_44/VPWR" "adc_top_0/VSS" 7.10543e-15
cap "adc_top_0/VDD" "adc_top_0/output53/A" -0.00227459
cap "adc_top_0/output53/A" "adc_top_0/result_out[9]" 0.0077687
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPWR" 15.0919
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPB" 2.80812
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPB" 3.68186
cap "tie1" "adc_bridge_0/FILLER_0_25_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPWR" 11.1086
cap "tie1" "adc_bridge_0/FILLER_0_23_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_25_3/VGND" 0.289658
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_24_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_27_3/VGND" 0.0294237
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/FILLER_0_21_79/VGND" 0.598893
cap "adc_bridge_0/_398_/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/_197_/S" "adc_bridge_0/adc_res[7]" 0.00252998
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/_197_/a_505_21#" -3.55271e-15
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_21_79/VGND" -0.503785
cap "adc_bridge_0/_197_/A1" "adc_bridge_0/adc_res[7]" -1.77636e-15
cap "adc_bridge_0/_398_/VPWR" "adc_bridge_0/adc_res[7]" 0.13947
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/_398_/VPB" 0.0274421
cap "adc_bridge_0/_398_/VPWR" "adc_bridge_0/adc_res[7]" 0.181508
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/adc_res[6]" -4.70909
cap "adc_bridge_0/_197_/a_505_21#" "adc_bridge_0/adc_res[7]" 0.0751782
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/adc_res[7]" -4.37273
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/VDD" 184.663
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/FILLER_0_21_79/VGND" 70.6045
cap "adc_bridge_0/adc_res[7]" "adc_bridge_0/VSS" 40.2661
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/result_out[10]" 0.00162351
cap "adc_top_0/_0001_" "adc_top_0/result_out[10]" 0.0040692
cap "adc_top_0/VDD" "adc_top_0/result_out[10]" 24.5904
cap "adc_top_0/VDD" "adc_top_0/result_out[9]" 7.9122
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/result_out[10]" 0.00184321
cap "m2_n4222_17564#" "adc_top_0/VSS" 39.6274
cap "m2_n4224_16204#" "adc_top_0/VSS" 11.0305
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/result_out[10]" 0.00211059
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/result_out[10]" 0.000157353
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.00498866
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/result_out[10]" 0.00625595
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/result_out[10]" 0.00231871
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[10]" 32.3672
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[9]" 11.7892
cap "adc_top_0/result_out[10]" "adc_top_0/VSS" 98.2404
cap "adc_top_0/VSS" "adc_top_0/result_out[9]" 124.517
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[10]" 0.00285388
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.00338146
cap "m2_n4224_16204#" "adc_bridge_0/VSS" 1.33394
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/result_out[10]" 0.00304115
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0432637
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0201889
cap "adc_top_0/result_out[10]" "adc_top_0/result_out[9]" -13.7627
cap "adc_top_0/result_out[10]" "adc_top_0/PHY_44/VGND" 0.222792
cap "adc_top_0/VSS" "adc_top_0/result_out[10]" -0.742643
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[10]" 0.957471
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[2\]" 0.00547738
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.031331
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0292812
cap "adc_top_0/core.ndc.rowoff_out_n\[12\]" "adc_top_0/result_out[10]" 0.00209394
cap "adc_top_0/_0001_" "adc_top_0/result_out[10]" 1.21212
cap "adc_top_0/result_out[10]" "m2_n4222_17564#" 0.00157587
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/result_out[10]" 0.0617927
cap "adc_top_0/_3154_/CLK" "adc_top_0/result_out[10]" 0.00865908
cap "adc_top_0/nmatrix_col_core_n_buffered\[7\]" "adc_top_0/result_out[10]" 0.0156183
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -4.17604
cap "adc_top_0/core.ndc.col_out_n\[18\]" "adc_top_0/result_out[10]" 0.00320009
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[10]" 52.4663
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.0132631
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0619453
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0480923
cap "adc_top_0/VDD" "adc_top_0/result_out[10]" 274.802
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/result_out[10]" 0.194182
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.0411139
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 1.2154
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.037283
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0243026
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/result_out[10]" 1.21212
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/result_out[10]" 0.0250243
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0216114
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0350345
cap "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" "adc_top_0/result_out[10]" 0.0113891
cap "adc_top_0/_3154_/RESET_B" "adc_top_0/result_out[10]" 0.00185046
cap "adc_top_0/core.ndc.col_out_n\[8\]" "adc_top_0/result_out[10]" 0.00275019
cap "adc_top_0/result_out[11]" "adc_top_0/result_out[10]" -13.8179
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[10]" 1.21212
cap "adc_top_0/result_out[10]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.0022652
cap "adc_top_0/PHY_48/VPWR" "adc_top_0/result_out[10]" 2.77556e-16
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/result_out[10]" 2.06699
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[9]" 11.7892
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/result_out[10]" 0.0354654
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -11.0643
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.0260413
cap "adc_top_0/net67" "adc_top_0/result_out[10]" 0.00376964
cap "adc_top_0/result_out[10]" "adc_top_0/output39/A" 0.00450511
cap "adc_top_0/VDD" "adc_top_0/PHY_48/VPWR" -0.037604
cap "adc_top_0/result_out[10]" "adc_top_0/PHY_48/VPWR" 0.0631816
cap "adc_top_0/PHY_44/VGND" "adc_top_0/VDD" -0.632302
cap "adc_top_0/PHY_44/VGND" "adc_top_0/result_out[10]" 1.09582
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_28_3/VPWR" "tie1" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_29_3/VGND" 3.69814
cap "adc_bridge_0/FILLER_0_28_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_27_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPB" 1.7548
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPWR" 6.15564
cap "tie1" "adc_bridge_0/FILLER_0_27_3/VGND" 0.260234
cap "tie1" "adc_bridge_0/FILLER_0_29_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_28_3/VPWR" "tie1" 0.263898
cap "tie1" "adc_bridge_0/FILLER_0_26_3/VPWR" 0.146661
cap "adc_bridge_0/_199_/a_439_47#" "adc_bridge_0/adc_res[8]" 2.22045e-16
cap "adc_bridge_0/_199_/S" "adc_bridge_0/adc_res[8]" -7.10543e-15
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/_199_/a_505_21#" 1.42109e-14
cap "adc_bridge_0/hold12/A" "adc_bridge_0/adc_res[8]" 0.00478788
cap "adc_bridge_0/_197_/VGND" "adc_bridge_0/adc_res[8]" 0.629747
cap "adc_bridge_0/_197_/VGND" "adc_bridge_0/hold12/A" -2.84217e-14
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/_199_/A0" 3.55271e-15
cap "adc_bridge_0/_199_/VPWR" "adc_bridge_0/adc_res[8]" 0.0636202
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[8]" -0.0548799
cap "adc_bridge_0/_197_/VGND" "adc_bridge_0/VDD" -0.619435
cap "adc_bridge_0/VDD" "adc_bridge_0/_199_/VPWR" -0.0550035
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/_197_/VGND" 69.9028
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/adc_res[9]" -4.37273
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/adc_res[7]" -4.37273
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/VDD" 187.418
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/VSS" 38.4548
cap "m2_n4222_17564#" "adc_top_0/VSS" 27.1496
cap "adc_top_0/result_out[10]" "adc_top_0/VSS" 82.0113
cap "adc_top_0/result_out[10]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 18.7324
cap "adc_top_0/VSS" "m2_n4230_18924#" 124.517
cap "adc_top_0/result_out[11]" "adc_top_0/VSS" 6.08726
cap "adc_top_0/result_out[10]" "adc_top_0/VDD" 47.7086
cap "adc_top_0/VDD" "m2_n4230_18924#" 0.285624
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.829504
cap "adc_top_0/nmatrix_col_core_n_buffered\[2\]" "adc_top_0/result_out[11]" 0.00363536
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "m2_n4222_17564#" 0.0315827
cap "adc_top_0/result_out[11]" "adc_top_0/VSS" 4.16408
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.036896
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" 0.0171444
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/result_out[10]" 0.163337
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.0203633
cap "adc_top_0/result_out[11]" "adc_top_0/_0001_" 0.843695
cap "adc_top_0/result_out[10]" "adc_top_0/VDD" 39.2592
cap "adc_top_0/result_out[11]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00212612
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0498352
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0114306
cap "adc_top_0/_3155_/a_651_413#" "adc_top_0/result_out[11]" 6.93889e-18
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[10]" 18.7324
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_56/VPWR" 0.305363
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.0510865
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0906893
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144076
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0269989
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.132535
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/a_193_47#" 0.00802333
cap "adc_top_0/_3155_/a_448_47#" "adc_top_0/result_out[11]" 0.00263686
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.277061
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/result_out[11]" 0.81507
cap "adc_top_0/result_out[11]" "adc_top_0/VDD" 327.098
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -13.9544
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0330605
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0208873
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/a_27_47#" 0.0248878
cap "adc_top_0/result_out[11]" "adc_top_0/net67" 0.00299128
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[11]" 121.694
cap "adc_top_0/result_out[11]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00175436
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.835286
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "m2_n4230_18924#" 0.059644
cap "adc_top_0/result_out[11]" "adc_top_0/core.ndc.rowoff_out_n\[12\]" 0.00123043
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.0227193
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0359483
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 1.09825
cap "adc_top_0/result_out[12]" "adc_top_0/result_out[11]" -12.4685
cap "adc_top_0/result_out[11]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.0025038
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0320615
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -0.0247811
cap "adc_top_0/result_out[11]" "adc_top_0/result_out[10]" -13.8179
cap "adc_top_0/_3155_/a_543_47#" "adc_top_0/result_out[11]" 0.00437148
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0940725
cap "adc_top_0/nmatrix_col_core_n_buffered\[13\]" "adc_top_0/result_out[11]" 0.00182766
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 2.28676
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -13.8362
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/CLK" 0.023193
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0297414
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0248554
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/D" 0.0192716
cap "adc_top_0/_3155_/a_761_289#" "adc_top_0/result_out[11]" 0.00111748
cap "adc_top_0/result_out[11]" "adc_top_0/result_out[10]" 0.0114921
cap "adc_top_0/_3155_/CLK" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.00264368
cap "adc_top_0/_3155_/D" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 3.46945e-18
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/a_193_47#" 0.0123528
cap "adc_top_0/result_out[11]" "adc_top_0/VDD" -0.0758971
cap "adc_top_0/PHY_56/VPWR" "adc_top_0/VDD" -0.797779
cap "adc_top_0/PHY_50/VGND" "adc_top_0/VDD" -0.291444
cap "adc_top_0/_3155_/CLK" "adc_top_0/VDD" -0.0789737
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_56/VPWR" 0.963727
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_50/VGND" 0.21227
cap "adc_top_0/result_out[11]" "adc_top_0/_3155_/CLK" 0.196848
cap "adc_bridge_0/FILLER_0_30_3/VPWR" "tie1" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_32_3/VPWR" 0.0846335
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_30_3/VPWR" -0.184975
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "adc_bridge_0/FILLER_0_30_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_31_3/VGND" "tie1" 12.5373
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_29_3/VGND" -0.40936
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_31_3/VGND" -0.0732364
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/FILLER_0_29_3/VGND" "tie1" 11.3066
cap "adc_bridge_0/FILLER_0_31_3/VGND" "adc_bridge_0/VSS" -0.0713576
cap "adc_bridge_0/FILLER_0_31_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_28_3/VPWR" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_30_3/VPWR" "adc_bridge_0/VDD" -0.0596089
cap "adc_bridge_0/FILLER_0_29_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_32_3/VPWR" "tie1" 0.0509256
cap "adc_bridge_0/FILLER_0_28_3/VPWR" "adc_bridge_0/VDD" -0.0168501
cap "adc_bridge_0/FILLER_0_30_3/VPWR" "adc_bridge_0/VSS" -0.0487796
cap "adc_bridge_0/FILLER_0_30_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_29_3/VGND" "adc_bridge_0/VDD" -0.00988413
cap "adc_bridge_0/_201_/VPWR" "adc_bridge_0/VDD" -0.384787
cap "adc_bridge_0/VDD" "adc_bridge_0/hold12/VGND" -0.0947199
cap "adc_bridge_0/_401_/Q" "m3_n4516_23004#" 0.0886119
cap "adc_bridge_0/_201_/A0" "adc_bridge_0/adc_res[9]" -8.88178e-16
cap "adc_bridge_0/_201_/S" "adc_bridge_0/adc_res[9]" 0.00992531
cap "adc_bridge_0/_201_/VPWR" "adc_bridge_0/adc_res[9]" 0.443923
cap "adc_bridge_0/hold12/VGND" "adc_bridge_0/adc_res[9]" 0.110727
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[9]" 1.42109e-14
cap "adc_bridge_0/PHY_EDGE_ROW_30_Right_30/VPB" "adc_bridge_0/adc_res[9]" 0.449894
cap "adc_bridge_0/adc_res[9]" "adc_bridge_0/adc_res[10]" -6.22273
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[8]" 3.44101
cap "adc_bridge_0/adc_res[9]" "adc_bridge_0/_201_/a_505_21#" 0.120239
cap "adc_bridge_0/hold12/VGND" "adc_bridge_0/adc_res[9]" 77.2037
cap "adc_bridge_0/_401_/Q" "m3_n4516_23004#" 0.161816
cap "adc_bridge_0/PHY_EDGE_ROW_30_Right_30/VPB" "m3_n4516_23004#" 0.09467
cap "adc_bridge_0/hold12/VGND" "adc_bridge_0/adc_res[10]" 2.76043
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[9]" 196.721
cap "adc_bridge_0/adc_res[8]" "adc_bridge_0/adc_res[9]" -4.37273
cap "adc_bridge_0/adc_res[9]" "adc_bridge_0/_201_/VPWR" 0.518713
cap "adc_bridge_0/hold12/VGND" "m3_n4516_23004#" 369.049
cap "adc_bridge_0/VDD" "m3_n4516_23004#" 125.971
cap "adc_bridge_0/VSS" "m3_n4516_23004#" 103.029
cap "adc_bridge_0/adc_res[9]" "adc_bridge_0/VSS" 37.43
cap "m2_n4230_18924#" "adc_top_0/VDD" 0.0273886
cap "adc_top_0/VDD" "adc_top_0/result_out[12]" 3.07704
cap "m2_n4230_20284#" "adc_top_0/VSS" 121.872
cap "adc_top_0/VSS" "adc_top_0/result_out[11]" 8.02293
cap "m2_n4230_18924#" "adc_top_0/VSS" 103.07
cap "adc_top_0/result_out[13]" "adc_top_0/VSS" 0.765784
cap "m2_n4230_20284#" "adc_top_0/VDD" 7.65859
cap "adc_top_0/VSS" "adc_top_0/result_out[12]" 303.501
cap "adc_top_0/result_out[12]" "adc_top_0/_0001_" -0.00151952
cap "adc_top_0/result_out[12]" "adc_top_0/result_out[13]" -12.4978
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.00481922
cap "adc_top_0/result_out[13]" "adc_top_0/VSS" 1.06266
cap "adc_top_0/result_out[11]" "adc_top_0/VDD" 112.145
cap "adc_top_0/result_out[12]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 16.77
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -18.1663
cap "m2_n4230_20284#" "adc_top_0/VDD" 35.8942
cap "adc_top_0/result_out[12]" "adc_top_0/VDD" 255.092
cap "adc_top_0/result_out[12]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.00151952
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.00481922
cap "adc_top_0/result_out[12]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" -0.00151952
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.00481922
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -14.4623
cap "adc_top_0/result_out[11]" "adc_top_0/result_out[12]" -15.396
cap "adc_top_0/result_out[11]" "adc_top_0/VSS" 13.1605
cap "adc_top_0/result_out[12]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 0.683538
cap "adc_top_0/result_out[12]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" -0.00151952
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.00481922
cap "adc_top_0/result_out[11]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 167.464
cap "adc_top_0/result_out[12]" "adc_top_0/VSS" 20.8123
cap "adc_top_0/fanout59/a_62_47#" "adc_top_0/VDD" -0.00158313
cap "adc_top_0/result_out[12]" "adc_top_0/_3156_/a_193_47#" 0.0126273
cap "adc_top_0/PHY_60/VPWR" "adc_top_0/VDD" -0.805578
cap "adc_top_0/result_out[11]" "adc_top_0/fanout59/A" 0.0612248
cap "adc_top_0/PHY_60/VPWR" "adc_top_0/VSS" -0.121955
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_64/VPWR" 0.0283622
cap "adc_top_0/_3155_/CLK" "adc_top_0/result_out[12]" 0.121175
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_56/VGND" 0.540657
cap "adc_top_0/fanout59/A" "adc_top_0/VDD" -0.0880081
cap "adc_top_0/VSS" "adc_top_0/_3156_/a_193_47#" -0.00290468
cap "adc_top_0/result_out[11]" "adc_top_0/fanout59/a_62_47#" 0.00133086
cap "adc_top_0/PHY_64/VPWR" "adc_top_0/VDD" -0.0252363
cap "adc_top_0/result_out[12]" "adc_top_0/PHY_60/VPWR" 0.458921
cap "adc_top_0/_3155_/CLK" "adc_top_0/VDD" -0.0482303
cap "adc_top_0/result_out[11]" "adc_top_0/PHY_60/VPWR" 0.532825
cap "adc_top_0/PHY_56/VGND" "adc_top_0/VDD" -0.585321
cap "tie1" "adc_bridge_0/FILLER_0_32_3/VPB" 4.56292
cap "adc_bridge_0/FILLER_0_34_3/VPWR" "tie1" 7.48341
cap "tie1" "adc_bridge_0/FILLER_0_34_3/VPB" 2.04604
cap "tie1" "adc_bridge_0/FILLER_0_32_3/VPWR" 17.1796
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_31_3/VGND" 2.46745
cap "tie1" "adc_bridge_0/FILLER_0_33_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_31_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_33_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/FILLER_0_34_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_32_3/VPWR" 0.242396
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/hold10/A" 0.0249803
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/_203_/a_76_199#" 1.11022e-16
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/adc_res[11]" -7.10543e-15
cap "adc_bridge_0/_203_/A0" "adc_bridge_0/adc_res[10]" -4.44089e-16
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/FILLER_0_29_79/VGND" 0.063425
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/hold10/VPWR" 0.625931
cap "adc_bridge_0/_203_/a_505_21#" "adc_bridge_0/adc_res[10]" 3.55271e-15
cap "adc_bridge_0/FILLER_0_29_79/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/hold10/VPWR" "adc_bridge_0/VDD" -0.619588
cap "adc_bridge_0/_401_/Q" "m3_n4516_23004#" 0.0230634
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/_201_/S" 0.00505996
cap "adc_bridge_0/_401_/Q" "m3_n4516_23004#" 0.0437032
cap "adc_bridge_0/FILLER_0_29_79/VGND" "m3_n4516_23004#" 187.953
cap "adc_bridge_0/adc_res[11]" "adc_bridge_0/adc_res[10]" -6.55909
cap "m3_n4516_23004#" "adc_bridge_0/FILLER_0_34_79/VPB" 0.0748783
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/hold10/VPB" 0.366456
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[10]" 177.633
cap "adc_bridge_0/FILLER_0_29_79/VGND" "m3_n4516_24364#" 319.806
cap "adc_bridge_0/adc_res[9]" "adc_bridge_0/adc_res[10]" -6.22273
cap "m3_n4516_23004#" "adc_bridge_0/hold10/VPB" 0.147118
cap "adc_bridge_0/FILLER_0_29_79/VGND" "adc_bridge_0/adc_res[10]" 59.0051
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/_203_/a_505_21#" 0.0423724
cap "adc_bridge_0/VDD" "m3_n4516_23004#" 215.245
cap "adc_bridge_0/hold10/VPWR" "adc_bridge_0/adc_res[10]" 0.528081
cap "adc_bridge_0/adc_res[10]" "adc_bridge_0/VSS" 37.413
cap "m3_n4516_24364#" "adc_bridge_0/VSS" 85.6203
cap "adc_top_0/result_out[13]" "adc_top_0/VSS" 283.161
cap "m2_n4230_20284#" "adc_top_0/VSS" 125.689
cap "m2_n4230_21644#" "adc_top_0/VSS" 8.02293
cap "adc_top_0/result_out[13]" "adc_top_0/PHY_58/VGND" 0.195768
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.719919
cap "adc_top_0/_0001_" "adc_top_0/result_out[13]" 0.808595
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -14.1309
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.73841
cap "adc_top_0/FILLER_34_5/VPWR" "adc_top_0/result_out[13]" -1.11022e-16
cap "adc_top_0/fanout59/A" "adc_top_0/result_out[13]" 0.00143144
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 1.05027
cap "m2_n4230_20284#" "adc_top_0/VDD" 14.3552
cap "adc_top_0/result_out[13]" "adc_top_0/VSS" -0.723921
cap "m2_n4230_21644#" "adc_top_0/VSS" 19.2549
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.0261125
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0134593
cap "adc_top_0/result_out[13]" "adc_top_0/result_out[12]" -12.4978
cap "m2_n4230_21644#" "adc_top_0/result_out[13]" -3.01995
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00933494
cap "adc_top_0/result_out[13]" "adc_top_0/core.ndc.rowoff_out_n\[12\]" 0.000566257
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.37436
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144076
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0233564
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/result_out[13]" 0.0970557
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0460272
cap "adc_top_0/result_out[13]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00188696
cap "adc_top_0/result_out[13]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00220061
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.808595
cap "adc_top_0/result_out[14]" "adc_top_0/result_out[13]" -14.2423
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -13.9544
cap "m2_n4230_21644#" "adc_top_0/VDD" 109.853
cap "adc_top_0/result_out[13]" "adc_top_0/VDD" 252.117
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.0111422
cap "m2_n4230_21644#" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 167.464
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0320615
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 17.6888
cap "adc_top_0/result_out[13]" "adc_top_0/output42/A" -2.77556e-17
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0248554
cap "adc_top_0/result_out[13]" "adc_top_0/core.ndc.col_out_n\[9\]" 0.00159643
cap "adc_top_0/ANTENNA_fanout61_A/DIODE" "adc_top_0/result_out[13]" 0.00259912
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0468082
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0208873
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0162017
cap "adc_top_0/nmatrix_col_core_n_buffered\[2\]" "adc_top_0/result_out[13]" 0.00126309
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0179596
cap "adc_top_0/output42/a_27_47#" "adc_top_0/result_out[13]" 5.55112e-17
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[13\]" 0.00163574
cap "adc_top_0/result_out[13]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -2.77556e-17
cap "adc_top_0/output42/a_27_47#" "adc_top_0/VDD" -0.0374217
cap "adc_top_0/_3156_/CLK" "adc_top_0/VDD" -0.163739
cap "adc_top_0/fanout59/A" "adc_top_0/VDD" -0.00365061
cap "m2_n4230_21644#" "adc_top_0/nmatrix_rowon_core_n_buffered\[15\]" 0.0900443
cap "adc_top_0/output42/a_27_47#" "adc_top_0/result_out[13]" 0.0629468
cap "adc_top_0/PHY_58/VGND" "adc_top_0/VDD" -0.868428
cap "adc_top_0/PHY_64/VPWR" "adc_top_0/VDD" -0.510681
cap "m2_n4230_21644#" "adc_top_0/PHY_68/VPWR" 0.383451
cap "adc_top_0/result_out[13]" "adc_top_0/PHY_58/VGND" 0.859422
cap "adc_top_0/result_out[13]" "adc_top_0/VDD" -0.125728
cap "m2_n4230_21644#" "adc_top_0/_3156_/CLK" 0.112624
cap "adc_top_0/fanout59/A" "m2_n4230_21644#" 0.00141612
cap "m2_n4230_21644#" "adc_top_0/PHY_58/VGND" 0.376463
cap "m2_n4230_21644#" "adc_top_0/PHY_64/VPWR" 0.504463
cap "adc_top_0/PHY_68/VPWR" "adc_top_0/VDD" -0.403006
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_34_3/VPB" 2.51688
cap "tie1" "adc_bridge_0/FILLER_0_37_3/VGND" 0.333914
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPB" 4.17656
cap "tie1" "adc_bridge_0/FILLER_0_34_3/VPWR" 9.78083
cap "tie1" "adc_bridge_0/FILLER_0_35_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPWR" 15.9507
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_33_3/VGND" 0.0294237
cap "adc_bridge_0/FILLER_0_34_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_35_3/VGND" 0.289658
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPWR" 0.175901
cap "tie1" "adc_bridge_0/FILLER_0_37_3/VGND" 0.0692371
cap "adc_bridge_0/FILLER_0_34_79/VPWR" "adc_bridge_0/adc_res[11]" 0.139091
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_34_79/VPWR" -0.119305
cap "adc_bridge_0/_205_/a_505_21#" "adc_bridge_0/adc_res[11]" 7.10543e-15
cap "adc_bridge_0/adc_res[11]" "adc_bridge_0/FILLER_0_31_79/VGND" 0.597638
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_31_79/VGND" -0.503866
cap "adc_bridge_0/_205_/S" "adc_bridge_0/adc_res[11]" 0.00252998
cap "adc_bridge_0/_205_/A0" "adc_bridge_0/adc_res[11]" 3.55271e-15
cap "adc_bridge_0/adc_res[11]" "adc_bridge_0/adc_res[10]" -6.55909
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/adc_res[11]" -5.8303
cap "m3_n4516_24364#" "adc_bridge_0/FILLER_0_31_79/VGND" 616.985
cap "adc_bridge_0/adc_res[11]" "adc_bridge_0/FILLER_0_31_79/VGND" 38.0078
cap "adc_bridge_0/adc_res[11]" "adc_bridge_0/FILLER_0_34_79/VPWR" 0.182952
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[11]" 178.599
cap "adc_bridge_0/_205_/a_505_21#" "adc_bridge_0/adc_res[11]" 0.0869305
cap "adc_bridge_0/FILLER_0_34_79/VPB" "adc_bridge_0/adc_res[12]" 0.110833
cap "adc_bridge_0/_403_/VPB" "adc_bridge_0/adc_res[12]" 0.177795
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/FILLER_0_31_79/VGND" 159.562
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[12]" 215.245
cap "adc_bridge_0/FILLER_0_34_79/VPB" "adc_bridge_0/adc_res[11]" 0.0276509
cap "m3_n4458_25724#" "adc_bridge_0/VSS" 95.3691
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_res[11]" 38.5721
cap "adc_top_0/VSS" "adc_top_0/result_out[14]" 284.087
cap "m2_n4230_21644#" "adc_top_0/VDD" 1.20549
cap "m2_n4230_21644#" "adc_top_0/VSS" 106.78
cap "adc_top_0/result_out[14]" "adc_top_0/VDD" 3.86314
cap "adc_top_0/result_out[14]" "adc_top_0/ANTENNA_fanout61_A/DIODE" 0.00259912
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.73841
cap "adc_top_0/result_out[14]" "adc_top_0/VSS" 0.430103
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0208873
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0162017
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.37436
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.0163688
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_761_289#" 0.00738724
cap "adc_top_0/_0001_" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0248554
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/VDD" -0.108473
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.00590684
cap "adc_top_0/result_out[14]" "adc_top_0/result_out[13]" -14.2423
cap "adc_top_0/_3158_/VPWR" "adc_top_0/result_out[14]" 0.120723
cap "adc_top_0/result_out[14]" "adc_top_0/core.ndc.rowoff_out_n\[12\]" 0.000566257
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -7.78088
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.810115
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00804723
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00933494
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_1108_47#" 0.00709321
cap "adc_top_0/result_out[14]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00188696
cap "adc_top_0/fanout59/A" "adc_top_0/result_out[14]" 0.00311593
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 21.7805
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_27_47#" 0.00610842
cap "m2_n4230_21644#" "adc_top_0/VSS" 8.2521
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0460272
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0134593
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.0468082
cap "m2_n4230_21644#" "adc_top_0/result_out[13]" 1.11022e-16
cap "adc_top_0/result_out[14]" "adc_top_0/VDD" 257.1
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144076
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0233564
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -5.74123
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.721438
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/result_out[13]" -1.11022e-16
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "m2_n4230_21644#" 0.0654829
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_1270_413#" 0.00753397
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0195208
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "m2_n4230_21644#" 54.7545
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/RESET_B" 0.00955123
cap "adc_top_0/result_out[14]" "adc_top_0/result_out[15]" -14.223
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[13\]" 0.00163574
cap "adc_top_0/_3158_/a_651_413#" "adc_top_0/result_out[14]" 0.00539702
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 1.05179
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_543_47#" 0.00935296
cap "adc_top_0/_0001_" "adc_top_0/result_out[15]" 0.00645953
cap "adc_top_0/result_out[14]" "adc_top_0/_0001_" 0.866711
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0179596
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0320615
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_1283_21#" 0.0554591
cap "adc_top_0/result_out[14]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.0261125
cap "adc_top_0/result_out[14]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00220061
cap "adc_top_0/_3158_/Q" "adc_top_0/result_out[14]" 0.0262051
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_193_47#" 0.00476661
cap "m2_n4230_21644#" "adc_top_0/VDD" 58.3173
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_1283_21#" 0.0631816
cap "adc_top_0/fanout59/A" "adc_top_0/VDD" -0.0929081
cap "adc_top_0/VDD" "adc_top_0/_3158_/a_1283_21#" -0.037604
cap "adc_top_0/PHY_68/VPWR" "m2_n4230_21644#" 0.149374
cap "adc_top_0/_3158_/VPWR" "adc_top_0/result_out[14]" 0.934161
cap "adc_top_0/VDD" "adc_top_0/PHY_66/VGND" -0.213601
cap "adc_top_0/_3158_/VPWR" "adc_top_0/VDD" -0.582742
cap "adc_top_0/result_out[14]" "adc_top_0/_3158_/a_1108_47#" 0.00496379
cap "adc_top_0/fanout59/A" "m2_n4230_21644#" 0.065243
cap "adc_top_0/VDD" "adc_top_0/_3158_/a_1108_47#" -7.99537e-05
cap "adc_top_0/PHY_66/VGND" "m2_n4230_21644#" 0.240403
cap "adc_top_0/PHY_68/VPWR" "adc_top_0/VDD" -0.132911
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPWR" 1.31358
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_39_3/VGND" -0.0631348
cap "tie1" "adc_bridge_0/FILLER_0_38_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_39_3/VGND" 7.94471
cap "tie1" "adc_bridge_0/FILLER_0_38_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "tie1" "adc_bridge_0/FILLER_0_37_3/VGND" 14.6709
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPB" 0.386361
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_38_3/VPWR" -0.212533
cap "tie1" "adc_bridge_0/FILLER_0_40_3/VPWR" 0.00339504
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_38_3/VPWR" -0.0413771
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_39_3/VGND" -0.0791346
cap "tie1" "adc_bridge_0/FILLER_0_38_3/VPWR" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_39_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_37_3/VGND" 0.220421
cap "tie1" "adc_bridge_0/FILLER_0_36_3/VPWR" 0.11742
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_38_79/VPWR" -0.0550035
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[12]" -0.00316966
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/_205_/VGND" 0.758365
cap "adc_bridge_0/FILLER_0_38_79/VPWR" "adc_bridge_0/adc_res[12]" 0.069879
cap "adc_bridge_0/VDD" "adc_bridge_0/_205_/VGND" -0.602566
cap "adc_bridge_0/_403_/VPB" "adc_bridge_0/adc_res[12]" 0.00890623
cap "adc_bridge_0/_205_/VGND" "adc_bridge_0/adc_res[13]" 616.985
cap "adc_bridge_0/_205_/VGND" "adc_bridge_0/adc_res[12]" 51.2544
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/adc_res[11]" -5.8303
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[13]" 38.5096
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[12]" 296.179
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/adc_res[13]" -5.8303
cap "m3_n4498_27084#" "adc_bridge_0/VDD" 15.2587
cap "m3_n4498_27084#" "adc_bridge_0/VSS" 11.5226
cap "m3_n4458_25724#" "adc_bridge_0/VDD" 12.0189
cap "m3_n4458_25724#" "adc_bridge_0/VSS" 216.865
cap "adc_top_0/VDD" "adc_top_0/result_out[15]" 3.76291
cap "adc_top_0/result_out[15]" "adc_top_0/VSS" 326.89
cap "adc_top_0/VDD" "m2_n4230_21644#" 1.45743
cap "adc_top_0/config_1_in[6]" "adc_top_0/VSS" 0.870142
cap "adc_top_0/result_out[14]" "adc_top_0/VDD" 3.35944
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/result_out[15]" 0.024434
cap "adc_top_0/result_out[15]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.23458
cap "adc_top_0/VSS" "adc_top_0/result_out[15]" 17.3396
cap "adc_top_0/ANTENNA_fanout61_A/DIODE" "adc_top_0/result_out[15]" 0.00157742
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/result_out[15]" 0.00410386
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.0187755
cap "adc_top_0/result_out[15]" "adc_top_0/_3159_/VPWR" 0.139173
cap "adc_top_0/core.ndc.rowoff_out_n\[12\]" "adc_top_0/result_out[15]" 0.000405997
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144212
cap "adc_top_0/core.ndc.col_out_n\[8\]" "adc_top_0/result_out[15]" 0.000952657
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.0429845
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0237241
cap "adc_top_0/result_out[15]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00475415
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/result_out[15]" 0.525898
cap "adc_top_0/nmatrix_col_core_n_buffered\[7\]" "adc_top_0/result_out[15]" 0.00841375
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0072038
cap "adc_top_0/VDD" "adc_top_0/result_out[15]" 256.485
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.00542432
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VSS" -3.43538
cap "adc_top_0/result_out[15]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0239073
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/result_out[15]" 0.20406
cap "adc_top_0/_0001_" "adc_top_0/VSS" -0.00234817
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/result_out[15]" 21.3211
cap "adc_top_0/result_out[15]" "adc_top_0/result_out[14]" -14.223
cap "adc_top_0/result_out[15]" "adc_top_0/_3158_/VGND" 0.0199277
cap "adc_top_0/_3159_/Q" "adc_top_0/result_out[15]" 0.00192753
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0160308
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.0309272
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0201468
cap "adc_top_0/_0001_" "adc_top_0/result_out[15]" 0.00143839
cap "adc_top_0/nmatrix_col_core_n_buffered\[13\]" "adc_top_0/result_out[15]" 0.000825276
cap "adc_top_0/VSS" "adc_top_0/config_1_in[6]" 1.15369
cap "adc_top_0/core.ndc.col_out_n\[18\]" "adc_top_0/result_out[15]" 0.00111186
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/result_out[15]" 0.373433
cap "m2_n4230_21644#" "adc_top_0/VDD" 1.75218
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0104437
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.0532367
cap "adc_top_0/VDD" "adc_top_0/result_out[14]" 4.60309
cap "adc_top_0/result_out[15]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.00920857
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/VDD" -4.15707
cap "adc_top_0/config_1_in[6]" "adc_top_0/result_out[15]" -13.4994
cap "adc_top_0/_3192_/CLK" "adc_top_0/result_out[15]" 0.00308964
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/result_out[15]" 0.646737
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/result_out[15]" 0.0135088
cap "adc_top_0/_0001_" "adc_top_0/VDD" -0.0120459
cap "adc_top_0/_3158_/VGND" "adc_top_0/VDD" -0.121217
cap "adc_top_0/_3159_/VPWR" "adc_top_0/VSS" -0.0194686
cap "adc_top_0/_3158_/VGND" "adc_top_0/VSS" -0.122423
cap "adc_top_0/_3159_/VPWR" "adc_top_0/result_out[15]" 0.0631816
cap "adc_top_0/_3159_/VPWR" "adc_top_0/VDD" -0.037604
cap "adc_top_0/_3158_/VGND" "adc_top_0/result_out[15]" 0.282717
cap "adc_bridge_0/FILLER_0_40_3/VPWR" "adc_bridge_0/VSS" -0.127111
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_42_3/VPB" "tie1" 0.939307
cap "tie1" "adc_bridge_0/FILLER_0_40_3/VPB" 4.56292
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/FILLER_0_41_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_39_3/VGND" -0.113643
cap "adc_bridge_0/FILLER_0_42_3/VPWR" "tie1" 2.43788
cap "adc_bridge_0/FILLER_0_40_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_39_3/VGND" "tie1" 7.06008
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_40_3/VPWR" -0.068714
cap "tie1" "adc_bridge_0/FILLER_0_40_3/VPWR" 0.289927
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_39_3/VGND" -0.0642287
cap "tie1" "adc_bridge_0/FILLER_0_39_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_41_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/FILLER_0_42_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/adc_res[13]" "adc_bridge_0/_209_/VPWR" 0.487558
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/_209_/S" -0.0102156
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/hold19/A" -0.0514568
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/adc_res[13]" 0.118506
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/_209_/VPWR" -0.0811583
cap "adc_bridge_0/VDD" "adc_bridge_0/_209_/VPWR" -0.37564
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/adc_res[13]" "adc_bridge_0/_209_/S" 0.00992531
cap "adc_bridge_0/adc_res[13]" "adc_bridge_0/hold19/A" 0.0249803
cap "adc_bridge_0/adc_res[12]" "adc_bridge_0/adc_res[13]" -5.8303
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/adc_res[13]" 308.872
cap "adc_bridge_0/adc_res[13]" "adc_bridge_0/VDD" 245.271
cap "adc_bridge_0/_207_/VGND" "adc_bridge_0/adc_res[14]" 2.18457
cap "adc_bridge_0/adc_res[13]" "adc_bridge_0/adc_res[14]" -4.20455
cap "m3_n4480_28444#" "adc_bridge_0/VSS" 4.02072
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/VSS" 30.519
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/VSS" 267.062
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/VDD" 6.59294
cap "adc_top_0/VSS" "m3_n4480_28444#" 0.260003
cap "adc_top_0/VSS" "adc_top_0/config_1_in[6]" 283.412
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00426735
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" -4.14502
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" -0.00672965
cap "adc_top_0/config_1_in[6]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.000899524
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[6]" 0.104469
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0072038
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0160308
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0191814
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" -0.0116782
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00365527
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0104437
cap "adc_top_0/config_1_in[6]" "adc_top_0/VSS" -0.749965
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" 21.3318
cap "adc_top_0/result_out[15]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" -1.38778e-17
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.290874
cap "adc_top_0/config_1_in[6]" "adc_top_0/input14/a_27_47#" 0.0145478
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[13\]" 0.000782286
cap "adc_top_0/_3192_/CLK" "adc_top_0/config_1_in[6]" 0.0027921
cap "adc_top_0/ANTENNA_fanout61_A/VGND" "adc_top_0/config_1_in[6]" 0.018807
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/config_1_in[6]" 0.0110901
cap "adc_top_0/config_1_in[6]" "adc_top_0/config_1_in[7]" -11.1272
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[3\]" 0.644454
cap "adc_top_0/config_1_in[6]" "adc_top_0/result_out[15]" -13.4994
cap "adc_top_0/config_1_in[6]" "adc_top_0/ANTENNA_fanout61_A/DIODE" 0.00146586
cap "adc_top_0/config_1_in[6]" "adc_top_0/ANTENNA_input14_A/VPWR" 0.0435488
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[19\]" -1.19609
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.00795222
cap "adc_top_0/config_1_in[6]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00104514
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.00810087
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144212
cap "adc_top_0/config_1_in[6]" "adc_top_0/VDD" 251.622
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[14\]" 0.00122904
cap "adc_top_0/input14/X" "adc_top_0/config_1_in[6]" 0.00459092
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.10519
cap "adc_top_0/nmatrix_col_core_n_buffered\[7\]" "adc_top_0/config_1_in[6]" 0.00716408
cap "adc_top_0/config_1_in[6]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.523615
cap "adc_top_0/config_1_in[6]" "adc_top_0/input14/a_27_47#" 0.0883679
cap "adc_top_0/input14/a_27_47#" "adc_top_0/VDD" -0.0523231
cap "adc_top_0/config_1_in[6]" "adc_top_0/VDD" -0.673877
cap "adc_top_0/ANTENNA_fanout61_A/VGND" "adc_top_0/config_1_in[6]" 0.0870079
cap "adc_top_0/nmatrix_col_core_n_buffered\[1\]" "adc_top_0/config_1_in[6]" -7.10543e-15
cap "adc_top_0/ANTENNA_fanout61_A/VGND" "adc_top_0/VDD" -0.0541629
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/VSS" -1.11022e-16
cap "tie1" "adc_bridge_0/FILLER_0_42_3/VPB" 3.62361
cap "adc_bridge_0/FILLER_0_43_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_44_3/VPB" 2.86637
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_44_3/VPWR" "tie1" 11.3742
cap "adc_bridge_0/FILLER_0_42_3/VPWR" "tie1" 14.8264
cap "adc_bridge_0/FILLER_0_45_3/VGND" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_41_3/VGND" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_43_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/FILLER_0_42_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/FILLER_0_44_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/hold19/VGND" 0.069879
cap "adc_bridge_0/hold19/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/_406_/CLK" "adc_bridge_0/adc_res[14]" 0.0121386
cap "adc_bridge_0/PHY_EDGE_ROW_42_Right_42/VPWR" "adc_bridge_0/adc_res[14]" 0.758365
cap "adc_bridge_0/PHY_EDGE_ROW_42_Right_42/VPWR" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/adc_res[15]" -4.20455
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/hold19/VGND" 196.869
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/adc_res[13]" -4.20455
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[15]" 3.91411
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[6]" 8.25571
cap "m3_n4492_29804#" "adc_bridge_0/VSS" 1.63089
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/VSS" 114.213
cap "adc_top_0/VSS" "adc_bridge_0/adc_cfg1[6]" 1.37396
cap "adc_top_0/VSS" "m3_n4492_29804#" 0.406558
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/VSS" 43.193
cap "adc_bridge_0/adc_res[14]" "adc_bridge_0/VDD" 1.3907
cap "adc_top_0/config_1_in[7]" "adc_top_0/VSS" 283.221
cap "adc_top_0/config_1_in[6]" "adc_top_0/VSS" 2.0118
cap "adc_top_0/config_1_in[7]" "adc_top_0/VDD" 3.14376
cap "adc_top_0/nmatrix_col_core_n_buffered\[14\]" "adc_top_0/config_1_in[7]" 0.00208322
cap "adc_top_0/VDD" "adc_top_0/config_1_in[7]" 256.114
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.893062
cap "adc_top_0/_3194_/VPWR" "adc_top_0/config_1_in[7]" 0.136848
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[7]" 0.0741642
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0113085
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[1\]" 0.0142056
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00555367
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.11469
cap "adc_top_0/_2391_/A" "adc_top_0/config_1_in[7]" -2.77556e-17
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/config_1_in[7]" 8.51222
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[13\]" 0.00136927
cap "adc_top_0/config_1_in[7]" "adc_top_0/net67" 0.00244909
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -2.95887
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00659417
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/config_1_in[6]" 0.0918993
cap "adc_top_0/VSS" "adc_top_0/config_1_in[7]" -0.288864
cap "adc_top_0/config_1_in[7]" "adc_top_0/_3192_/CLK" 0.00437952
cap "adc_top_0/config_1_in[7]" "adc_top_0/input15/X" 2.77556e-17
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[7]" 0.814515
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0208873
cap "adc_top_0/_3194_/D" "adc_top_0/config_1_in[7]" 0.00121143
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0234274
cap "adc_top_0/nmatrix_col_core_n_buffered\[19\]" "adc_top_0/config_1_in[7]" 0.0378859
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.0162017
cap "adc_top_0/config_1_in[7]" "adc_top_0/config_1_in[6]" -11.1272
cap "adc_top_0/config_1_in[7]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00179341
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.00726502
cap "adc_top_0/config_1_in[7]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.197735
cap "adc_top_0/config_1_in[8]" "adc_top_0/config_1_in[7]" -11.1083
cap "adc_top_0/config_1_in[7]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.00155999
cap "adc_top_0/config_1_in[7]" "adc_top_0/VDD" -0.037604
cap "adc_top_0/config_1_in[7]" "adc_top_0/input15/a_27_47#" 0.0129639
cap "adc_top_0/config_1_in[7]" "adc_top_0/_3194_/VPWR" 1.02442
cap "adc_top_0/input15/a_27_47#" "adc_top_0/VDD" -0.0064703
cap "adc_top_0/_3194_/VPWR" "adc_top_0/VDD" -0.62239
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_46_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_45_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_44_3/VPWR" "tie1" 5.89008
cap "adc_bridge_0/FILLER_0_46_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_44_3/VPB" "tie1" 1.69655
cap "adc_bridge_0/FILLER_0_47_3/VGND" "tie1" 3.9637
cap "tie1" "adc_bridge_0/FILLER_0_45_3/VGND" 0.260234
cap "adc_bridge_0/FILLER_0_44_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_47_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_46_3/VPWR" 0.263898
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[15]" -0.242099
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_44_80/VPWR" -0.119305
cap "adc_bridge_0/input9/X" "adc_bridge_0/adc_res[15]" 0.0121386
cap "adc_bridge_0/_214_/A" "adc_bridge_0/adc_res[15]" 0.0206943
cap "adc_bridge_0/FILLER_0_44_80/VPWR" "adc_bridge_0/adc_res[15]" 0.152836
cap "adc_bridge_0/VDD" "adc_bridge_0/_406_/VGND" -0.490932
cap "adc_bridge_0/_406_/VGND" "adc_bridge_0/adc_res[15]" 0.654124
cap "adc_bridge_0/VDD" "adc_bridge_0/_214_/A" -0.00805519
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[15]" 233.124
cap "adc_bridge_0/adc_cfg1[6]" "adc_bridge_0/adc_res[15]" -4.82121
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/_406_/VGND" 196.153
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/adc_res[14]" -4.20455
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/VSS" 87.1508
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[7]" 4.10877
cap "adc_top_0/VDD" "adc_bridge_0/adc_cfg1[7]" 0.901309
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[6]" 2.24733
cap "adc_bridge_0/adc_cfg1[6]" "adc_bridge_0/VSS" 16.6696
cap "adc_bridge_0/VSS" "m3_n4428_31164#" 0.638291
cap "adc_bridge_0/adc_res[15]" "adc_bridge_0/VDD" 0.647446
cap "adc_bridge_0/adc_cfg1[7]" "adc_top_0/VSS" 4.20125
cap "adc_top_0/VSS" "m3_n4480_28444#" 2.99886
cap "adc_top_0/config_1_in[8]" "adc_top_0/VSS" 323.086
cap "adc_top_0/VDD" "m3_n4480_28444#" 1.36146
cap "adc_top_0/VDD" "adc_top_0/config_1_in[8]" 4.70951
cap "adc_top_0/VSS" "adc_top_0/config_1_in[7]" 4.68095
cap "adc_top_0/VDD" "adc_top_0/config_1_in[7]" 4.75679
cap "adc_top_0/config_1_in[8]" "adc_top_0/nmatrix_col_core_n_buffered\[7\]" 0.00570116
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[8]" 0.20406
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.05514
cap "adc_top_0/net67" "adc_top_0/config_1_in[8]" 0.00111186
cap "adc_top_0/VDD" "adc_top_0/config_1_in[8]" 257.682
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" -0.0126772
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/config_1_in[7]" 0.00146754
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/config_1_in[8]" 0.00475415
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VSS" -0.0987759
cap "adc_top_0/nmatrix_col_core_n_buffered\[13\]" "adc_top_0/config_1_in[8]" 0.000636572
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VDD" -0.00672965
cap "adc_top_0/config_1_in[7]" "adc_top_0/VDD" 3.66477
cap "adc_top_0/net66" "adc_top_0/config_1_in[8]" 0.000405997
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.00542432
cap "adc_top_0/_3194_/CLK" "adc_top_0/config_1_in[8]" 0.00308964
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[8]" 4.17597
cap "adc_top_0/config_1_in[8]" "adc_top_0/core.ndc.col_out_n\[8\]" 0.000952657
cap "adc_top_0/config_1_in[9]" "adc_top_0/config_1_in[8]" -12.79
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0144212
cap "adc_top_0/config_1_in[7]" "adc_top_0/config_1_in[8]" -11.1083
cap "adc_top_0/config_1_in[8]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.23458
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/config_1_in[8]" 0.361515
cap "adc_top_0/VSS" "adc_top_0/config_1_in[8]" 17.618
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -2.30549
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/VDD" -0.0106468
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/config_1_in[8]" 0.00410386
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0160308
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/config_1_in[8]" 0.00920857
cap "adc_top_0/FILLER_43_1/VGND" "adc_top_0/config_1_in[8]" 0.0936673
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.0285438
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0126772
cap "adc_top_0/nmatrix_col_core_n_buffered\[3\]" "adc_top_0/config_1_in[8]" 0.366691
cap "adc_top_0/core.ndc.col_out_n\[18\]" "adc_top_0/config_1_in[8]" 0.000721784
cap "adc_top_0/config_1_in[8]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0239073
cap "adc_top_0/FILLER_43_1/VGND" "adc_top_0/config_1_in[8]" 0.930314
cap "adc_top_0/FILLER_43_1/VGND" "adc_top_0/VSS" -0.286305
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/config_1_in[8]" 2.77556e-17
cap "adc_top_0/FILLER_46_1/VPWR" "adc_top_0/VDD" -0.037604
cap "adc_top_0/FILLER_46_1/VPWR" "adc_top_0/config_1_in[8]" 0.0631816
cap "adc_top_0/VSS" "adc_top_0/FILLER_46_1/VPWR" -0.0194686
cap "adc_top_0/FILLER_43_1/VGND" "adc_top_0/VDD" -0.592654
cap "tie1" "adc_bridge_0/FILLER_0_48_3/VPWR" 17.2642
cap "adc_bridge_0/FILLER_0_49_3/VGND" "tie1" 12.6938
cap "adc_bridge_0/FILLER_0_48_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_47_3/VGND" -0.123744
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "tie1" "adc_bridge_0/FILLER_0_50_3/VPWR" 0.18361
cap "adc_bridge_0/FILLER_0_47_3/VGND" "tie1" 11.0411
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_49_3/VGND" -0.347582
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_48_3/VPWR" -0.11701
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_49_3/VGND" -0.0493229
cap "tie1" "adc_bridge_0/FILLER_0_48_3/VPWR" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_49_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_47_3/VGND" "adc_bridge_0/VDD" -0.0642287
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_48_3/VPWR" -0.068714
cap "tie1" "adc_bridge_0/FILLER_0_46_3/VPWR" 0.0294237
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_48_3/VPWR" -0.0786936
cap "adc_bridge_0/FILLER_0_50_3/VPWR" "tie1" 0.059811
cap "tie1" "adc_bridge_0/FILLER_0_47_3/VGND" 0.144829
cap "adc_bridge_0/VDD" "adc_bridge_0/PHY_EDGE_ROW_48_Right_48/VPWR" -0.0550035
cap "adc_bridge_0/output34/A" "adc_bridge_0/adc_cfg1[6]" 0.71499
cap "adc_bridge_0/_214_/VGND" "adc_bridge_0/adc_cfg1[6]" 0.541079
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[6]" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/_214_/VGND" -0.406772
cap "adc_bridge_0/VDD" "adc_bridge_0/output34/A" -0.58025
cap "adc_bridge_0/PHY_EDGE_ROW_48_Right_48/VPWR" "adc_bridge_0/adc_cfg1[6]" 0.069879
cap "adc_bridge_0/_214_/VGND" "adc_bridge_0/adc_cfg1[7]" 10.8346
cap "adc_bridge_0/adc_cfg1[6]" "adc_bridge_0/adc_res[15]" -4.82121
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_res[15]" 1.72451
cap "adc_bridge_0/adc_cfg1[7]" "adc_bridge_0/adc_cfg1[6]" -4.82121
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[6]" 266.446
cap "adc_bridge_0/_214_/VGND" "adc_bridge_0/adc_cfg1[6]" 202.02
cap "adc_bridge_0/adc_cfg1[7]" "adc_bridge_0/VSS" 13.0664
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[8]" 1.73676
cap "adc_bridge_0/adc_cfg1[6]" "adc_bridge_0/VDD" 0.276845
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[8]" 4.38374
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[6]" 85.1447
cap "adc_bridge_0/adc_cfg1[7]" "adc_bridge_0/VDD" 4.36886
cap "adc_bridge_0/VSS" "m3_n4498_32524#" 0.0129619
cap "adc_top_0/config_1_in[7]" "adc_top_0/VSS" 3.76089
cap "m3_n4480_28444#" "adc_top_0/VSS" 0.806533
cap "adc_top_0/config_1_in[8]" "adc_top_0/VSS" 13.4272
cap "adc_top_0/config_1_in[9]" "adc_top_0/VSS" 136.593
cap "adc_top_0/config_1_in[8]" "adc_top_0/VDD" 0.691287
cap "adc_top_0/config_1_in[9]" "adc_top_0/net67" 0.00199459
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.0142836
cap "adc_top_0/config_1_in[9]" "adc_top_0/_2387_/Y" 0.0292214
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -0.966519
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/config_1_in[8]" 0.0219576
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 1.00371
cap "adc_top_0/config_1_in[9]" "adc_top_0/core.ndc.col_out_n\[18\]" 0.00132168
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_543_47#" 0.00373862
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_448_47#" 0.00656688
cap "adc_top_0/config_1_in[9]" "adc_top_0/VSS" 1.73404
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_193_47#" 0.0100562
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" -0.0288425
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.00787633
cap "adc_top_0/config_1_in[9]" "adc_top_0/config_1_in[8]" -12.79
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 2.95923
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00670966
cap "adc_top_0/config_1_in[9]" "adc_top_0/input16/X" 0.00150225
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_27_47#" 0.0355922
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.0327451
cap "adc_top_0/config_1_in[9]" "adc_top_0/VDD" 122.457
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/VPWR" 0.106417
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.326957
cap "adc_top_0/config_1_in[9]" "adc_top_0/fanout62/X" 0.0254874
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[5\]" 0.00196785
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/RESET_B" 0.000247087
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_761_289#" 0.0011876
cap "adc_top_0/nmatrix_col_core_n_buffered\[5\]" "adc_top_0/VSS" -0.00533412
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[13\]" 0.00117176
cap "adc_top_0/net66" "adc_top_0/config_1_in[9]" 0.00172241
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.315143
cap "adc_top_0/fanout62/X" "adc_top_0/config_1_in[9]" 0.291382
cap "adc_top_0/_3193_/VPWR" "adc_top_0/config_1_in[9]" 0.206644
cap "adc_top_0/fanout62/X" "adc_top_0/VDD" -0.145045
cap "adc_top_0/_3193_/VPWR" "adc_top_0/VDD" -0.128637
cap "adc_bridge_0/FILLER_0_50_3/VPWR" "tie1" 17.0806
cap "adc_bridge_0/FILLER_0_50_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_51_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_52_3/VPB" 2.10429
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_52_3/VPWR" 7.74897
cap "adc_bridge_0/FILLER_0_49_3/VGND" "tie1" 2.31098
cap "tie1" "adc_bridge_0/FILLER_0_50_3/VPWR" 0.233511
cap "tie1" "adc_bridge_0/FILLER_0_51_3/VGND" 0.260234
cap "tie1" "adc_bridge_0/FILLER_0_52_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_49_3/VGND" 0.144829
cap "adc_bridge_0/VDD" "adc_bridge_0/output34/VGND" -0.0915892
cap "adc_bridge_0/PHY_EDGE_ROW_50_Right_50/VPWR" "adc_bridge_0/adc_cfg1[7]" 0.487558
cap "adc_bridge_0/PHY_EDGE_ROW_50_Right_50/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[7]" -0.00316966
cap "adc_bridge_0/_363_/Q" "adc_bridge_0/adc_cfg1[7]" 0.780321
cap "adc_bridge_0/_363_/Q" "adc_bridge_0/VDD" -0.631584
cap "adc_bridge_0/output34/VGND" "adc_bridge_0/adc_cfg1[7]" 0.118506
cap "adc_bridge_0/adc_cfg1[7]" "adc_bridge_0/output34/VGND" 208.62
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/adc_cfg1[7]" -3.36364
cap "adc_bridge_0/adc_cfg1[6]" "adc_bridge_0/adc_cfg1[7]" -4.82121
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[7]" 236.944
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[7]" 85.0976
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/VSS" 5.79618
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[9]" 0.324048
cap "adc_top_0/VSS" "m3_n4492_29804#" 1.07093
cap "adc_top_0/VDD" "adc_top_0/config_1_in[9]" 3.85809
cap "adc_top_0/VSS" "adc_top_0/config_1_in[9]" 172.599
cap "adc_top_0/VSS" "adc_top_0/config_1_in[8]" 5.21386
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" -2.77556e-17
cap "adc_top_0/config_1_in[9]" "adc_top_0/fanout62/X" -2.77556e-17
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 0.364554
cap "adc_top_0/_3193_/a_761_289#" "adc_top_0/config_1_in[9]" -2.1684e-19
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 1.89847
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/VPWR" 2.22045e-16
cap "adc_top_0/config_1_in[9]" "adc_top_0/VSS" -0.399405
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.366725
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -1.42109e-14
cap "adc_top_0/config_1_in[9]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 5.55112e-17
cap "adc_top_0/config_1_in[9]" "adc_top_0/net66" -3.46945e-18
cap "adc_top_0/config_1_in[9]" "adc_top_0/_3193_/a_543_47#" -3.46945e-18
cap "adc_top_0/config_1_in[9]" "adc_top_0/config_1_in[0]" -12.7692
cap "adc_top_0/config_1_in[9]" "adc_top_0/VDD" 129.651
cap "adc_top_0/config_1_in[9]" "adc_top_0/_2387_/Y" 1.38778e-17
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -1.08608
cap "adc_top_0/_3193_/VPWR" "adc_top_0/config_1_in[9]" 0.348031
cap "adc_top_0/_3193_/a_193_47#" "adc_top_0/VDD" -0.0650111
cap "adc_top_0/_3193_/a_193_47#" "adc_top_0/config_1_in[9]" 0.102303
cap "adc_top_0/fanout62/X" "adc_top_0/VDD" -0.0485994
cap "adc_top_0/_3193_/VPWR" "adc_top_0/VDD" -0.216652
cap "adc_top_0/fanout62/X" "adc_top_0/config_1_in[9]" 0.080205
cap "adc_bridge_0/FILLER_0_52_3/VPWR" "tie1" 9.51527
cap "adc_bridge_0/FILLER_0_54_3/VPWR" "tie1" 16.0375
cap "tie1" "adc_bridge_0/FILLER_0_54_3/VPB" 4.31955
cap "tie1" "adc_bridge_0/FILLER_0_53_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_55_3/VGND" "tie1" 0.455279
cap "tie1" "adc_bridge_0/FILLER_0_52_3/VPB" 2.45863
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_51_3/VGND" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_54_3/VPWR" "tie1" 0.18704
cap "adc_bridge_0/FILLER_0_55_3/VGND" "tie1" 0.078836
cap "tie1" "adc_bridge_0/FILLER_0_52_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_53_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/FILLER_0_52_76/VPWR" 0.541079
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/_364_/Q" "adc_bridge_0/VDD" -0.58025
cap "adc_bridge_0/FILLER_0_49_79/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/_364_/Q" "adc_bridge_0/adc_cfg1[8]" 0.71499
cap "adc_bridge_0/FILLER_0_52_76/VPWR" "adc_bridge_0/VDD" -0.406772
cap "adc_bridge_0/FILLER_0_49_79/VGND" "adc_bridge_0/adc_cfg1[8]" 0.069879
cap "adc_bridge_0/adc_cfg1[7]" "adc_bridge_0/adc_cfg1[8]" -3.36364
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[8]" 196.153
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[8]" 233.124
cap "adc_bridge_0/adc_cfg1[9]" "adc_bridge_0/adc_cfg1[8]" -3.36364
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/VSS" 85.2339
cap "adc_bridge_0/adc_cfg1[9]" "adc_bridge_0/VSS" 0.324048
cap "adc_top_0/config_1_in[0]" "adc_top_0/VSS" 353.19
cap "adc_top_0/VSS" "adc_top_0/config_1_in[9]" 13.2957
cap "adc_top_0/config_1_in[0]" "adc_top_0/config_1_in[9]" 5.68434e-14
cap "adc_top_0/VSS" "m3_n4428_31164#" 1.90412
cap "adc_top_0/config_1_in[9]" "adc_bridge_0/VSS" 0.171304
cap "adc_top_0/config_1_in[1]" "adc_top_0/VDD" 1.37793
cap "adc_top_0/config_1_in[0]" "adc_top_0/VDD" 28.4444
cap "adc_top_0/config_1_in[9]" "adc_top_0/VDD" 5.7658
cap "adc_top_0/_3195_/a_193_47#" "adc_top_0/config_1_in[0]" 0.0089429
cap "adc_top_0/config_1_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.548514
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -2.07017
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/config_1_in[0]" 0.0170932
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0288425
cap "adc_top_0/config_1_in[9]" "adc_top_0/config_1_in[0]" -12.7692
cap "adc_top_0/config_1_in[1]" "adc_top_0/config_1_in[0]" -11.8602
cap "adc_top_0/net67" "adc_top_0/config_1_in[0]" 0.00215545
cap "adc_top_0/config_1_in[0]" "adc_top_0/_3195_/D" 0.00899339
cap "adc_top_0/config_1_in[0]" "adc_top_0/net66" 0.00185104
cap "adc_top_0/_3195_/a_448_47#" "adc_top_0/config_1_in[0]" 0.00603878
cap "adc_top_0/nmatrix_col_core_n_buffered\[13\]" "adc_top_0/config_1_in[0]" 0.00124334
cap "adc_top_0/_3195_/CLK" "adc_top_0/config_1_in[0]" 0.0206424
cap "adc_top_0/VDD" "adc_top_0/config_1_in[0]" 258.476
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/config_1_in[0]" 1.64865
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/config_1_in[0]" 0.009002
cap "adc_top_0/input2/X" "adc_top_0/config_1_in[0]" 0.0179179
cap "adc_top_0/VDD" "adc_top_0/config_1_in[1]" 1.9982
cap "adc_top_0/_3195_/a_543_47#" "adc_top_0/config_1_in[0]" 0.00302211
cap "adc_top_0/nmatrix_col_core_n_buffered\[31\]" "adc_top_0/config_1_in[1]" -1.77636e-15
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.68761
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/config_1_in[0]" 0.0427231
cap "adc_top_0/config_1_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 4.9889
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/config_1_in[0]" 0.0077399
cap "adc_top_0/config_1_in[0]" "adc_top_0/_3195_/a_27_47#" 0.0251963
cap "adc_top_0/input2/a_75_212#" "adc_top_0/config_1_in[0]" 0.0260997
cap "adc_top_0/VSS" "adc_top_0/config_1_in[0]" -0.723921
cap "adc_top_0/ANTENNA_input2_A/VPWR" "adc_top_0/config_1_in[0]" 0.13362
cap "adc_top_0/config_1_in[0]" "adc_top_0/ANTENNA_input2_A/VPWR" 0.65123
cap "adc_top_0/ANTENNA_input2_A/VPWR" "adc_top_0/VDD" -0.37237
cap "adc_top_0/input2/a_75_212#" "adc_top_0/config_1_in[0]" 0.0263946
cap "adc_top_0/input2/a_75_212#" "adc_top_0/VDD" -0.0159436
cap "adc_top_0/_3195_/CLK" "adc_top_0/config_1_in[0]" 0.163629
cap "adc_top_0/_3195_/CLK" "adc_top_0/VDD" -0.00788007
cap "adc_top_0/config_1_in[0]" "adc_top_0/_3195_/D" 0.00628352
cap "adc_top_0/config_1_in[0]" "adc_top_0/VDD" -0.0812358
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_57_3/VGND" -0.319936
cap "adc_bridge_0/FILLER_0_55_3/VGND" "tie1" 14.5495
cap "adc_bridge_0/FILLER_0_56_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_54_3/VPB" 0.243362
cap "adc_bridge_0/FILLER_0_56_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_54_3/VPWR" "tie1" 1.22671
cap "adc_bridge_0/FILLER_0_57_3/VGND" "tie1" 8.09165
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_56_3/VPWR" "adc_bridge_0/VDD" -0.00252539
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_57_3/VGND" -0.0570999
cap "adc_bridge_0/FILLER_0_56_3/VPWR" "adc_bridge_0/VDD" -0.0855641
cap "tie1" "adc_bridge_0/FILLER_0_54_3/VPWR" 0.106281
cap "adc_bridge_0/FILLER_0_56_3/VPWR" "tie1" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_57_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_55_3/VGND" "tie1" 0.210822
cap "adc_bridge_0/FILLER_0_58_3/VPWR" "tie1" 0.0124485
cap "adc_bridge_0/PHY_EDGE_ROW_53_Right_53/VGND" "adc_bridge_0/adc_cfg1[0]" 0.240337
cap "adc_bridge_0/PHY_EDGE_ROW_58_Right_58/VPWR" "adc_bridge_0/VDD" -0.0232707
cap "adc_bridge_0/FILLER_0_54_78/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/adc_cfg1[9]" "adc_bridge_0/FILLER_0_54_78/VPWR" 0.152836
cap "adc_bridge_0/PHY_EDGE_ROW_53_Right_53/VGND" "adc_bridge_0/VDD" -0.690203
cap "adc_bridge_0/adc_cfg1[9]" "adc_bridge_0/PHY_EDGE_ROW_53_Right_53/VGND" 0.654124
cap "adc_bridge_0/adc_cfg1[9]" "adc_bridge_0/VDD" -0.171885
cap "adc_bridge_0/PHY_EDGE_ROW_58_Right_58/VPWR" "adc_bridge_0/adc_cfg1[0]" 0.0295642
cap "adc_bridge_0/PHY_EDGE_ROW_53_Right_53/VGND" "adc_bridge_0/adc_cfg1[9]" 196.153
cap "adc_bridge_0/PHY_EDGE_ROW_53_Right_53/VGND" "adc_bridge_0/adc_cfg1[0]" 69.3819
cap "adc_bridge_0/adc_cfg1[8]" "adc_bridge_0/adc_cfg1[9]" -3.36364
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[9]" 240.164
cap "adc_bridge_0/adc_cfg1[0]" "adc_bridge_0/VDD" 118.387
cap "adc_bridge_0/adc_cfg1[0]" "adc_bridge_0/adc_cfg1[9]" -10.6515
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[9]" 85.3375
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[0]" 25.3553
cap "m3_n4498_32524#" "adc_bridge_0/VSS" 0.00223927
cap "adc_top_0/config_1_in[0]" "adc_top_0/config_1_in[1]" -1.13687e-13
cap "adc_top_0/VSS" "adc_top_0/config_1_in[2]" 1.45258
cap "adc_top_0/config_1_in[1]" "adc_top_0/VDD" 15.7509
cap "adc_top_0/config_1_in[0]" "adc_top_0/VDD" 0.626673
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[1]" 0.390241
cap "adc_top_0/VSS" "m3_n4498_32524#" 4.18462
cap "adc_top_0/VSS" "adc_top_0/config_1_in[1]" 718.131
cap "adc_top_0/VSS" "adc_top_0/config_1_in[0]" 56.4891
cap "adc_top_0/config_1_in[1]" "adc_top_0/_2415_/A" 6.93889e-18
cap "adc_top_0/config_1_in[1]" "adc_top_0/_3199_/D" 0.00109649
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/config_1_in[1]" 0.00356762
cap "adc_top_0/config_1_in[1]" "adc_top_0/VDD" 259.166
cap "adc_top_0/config_1_in[0]" "adc_top_0/config_1_in[1]" -11.8602
cap "adc_top_0/config_1_in[1]" "adc_top_0/_3195_/VGND" 0.0702102
cap "adc_top_0/config_1_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.0890036
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/config_1_in[1]" 0.52539
cap "adc_top_0/config_1_in[2]" "adc_top_0/config_1_in[1]" -11.8765
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.0445
cap "adc_top_0/config_1_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[31\]" 0.00229367
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0104437
cap "adc_top_0/config_1_in[2]" "adc_top_0/VSS" 1.50442
cap "adc_top_0/config_1_in[1]" "adc_top_0/net67" 0.000940451
cap "adc_top_0/config_1_in[1]" "adc_top_0/input9/X" 2.77556e-17
cap "adc_top_0/config_1_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00301958
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/config_1_in[1]" 0.00626739
cap "adc_top_0/input2/X" "adc_top_0/config_1_in[1]" 0.00155156
cap "adc_top_0/config_1_in[1]" "adc_top_0/VSS" 18.2676
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[1]" 5.10746
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -2.57196
cap "adc_top_0/nmatrix_col_core_n_buffered\[13\]" "adc_top_0/config_1_in[1]" 0.000242377
cap "adc_top_0/_3199_/CLK" "adc_top_0/config_1_in[1]" 0.00235905
cap "adc_top_0/_3199_/D" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -1.38778e-17
cap "adc_top_0/_3195_/VGND" "adc_top_0/VDD" -0.612478
cap "adc_top_0/_3199_/D" "adc_top_0/VSS" -0.0122044
cap "adc_top_0/config_1_in[1]" "adc_top_0/_3195_/VGND" 0.979194
cap "adc_top_0/config_1_in[1]" "adc_top_0/VSS" -0.00823671
cap "adc_top_0/VSS" "adc_top_0/_3195_/VGND" -0.162513
cap "adc_top_0/_3199_/D" "adc_top_0/config_1_in[1]" 0.0103677
cap "adc_top_0/config_1_in[1]" "adc_top_0/VDD" -0.037604
cap "adc_bridge_0/FILLER_0_57_3/VGND" "tie1" 6.91314
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_58_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/FILLER_0_58_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_58_3/VPWR" "adc_bridge_0/VSS" -0.40936
cap "adc_bridge_0/FILLER_0_60_3/VPB" "tie1" 0.997556
cap "adc_bridge_0/FILLER_0_60_3/VPWR" "tie1" 2.70343
cap "adc_bridge_0/FILLER_0_59_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_58_3/VPWR" 0.280873
cap "adc_bridge_0/FILLER_0_57_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_59_3/VGND" -0.0168501
cap "adc_bridge_0/FILLER_0_57_3/VGND" "adc_bridge_0/VSS" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_60_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_59_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/PHY_EDGE_ROW_58_Right_58/VPWR" "adc_bridge_0/VDD" -0.0317328
cap "adc_bridge_0/_356_/Q" "adc_bridge_0/adc_cfg1[0]" 0.0649176
cap "adc_bridge_0/PHY_EDGE_ROW_58_Right_58/VPWR" "adc_bridge_0/adc_cfg1[0]" 0.0403148
cap "adc_bridge_0/PHY_EDGE_ROW_55_Right_55/VGND" "adc_bridge_0/VDD" -0.494884
cap "adc_bridge_0/PHY_EDGE_ROW_60_Right_60/VPWR" "adc_bridge_0/VDD" -0.18607
cap "adc_bridge_0/PHY_EDGE_ROW_55_Right_55/VGND" "adc_bridge_0/adc_cfg1[0]" 0.518028
cap "adc_bridge_0/PHY_EDGE_ROW_55_Right_55/VGND" "adc_bridge_0/adc_cfg1[1]" 0.118506
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/PHY_EDGE_ROW_60_Right_60/VPWR" 0.236075
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/VDD" -0.00158483
cap "adc_bridge_0/_356_/Q" "adc_bridge_0/VDD" -0.060435
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/VDD" 120.062
cap "adc_bridge_0/PHY_EDGE_ROW_55_Right_55/VGND" "adc_bridge_0/adc_cfg1[1]" 111.428
cap "adc_bridge_0/adc_cfg1[0]" "adc_bridge_0/VDD" 148.059
cap "adc_bridge_0/PHY_EDGE_ROW_55_Right_55/VGND" "adc_bridge_0/adc_cfg1[0]" 151.779
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/adc_cfg1[0]" -7.06364
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[1]" 44.5904
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[0]" 59.9784
cap "m3_n4628_33884#" "adc_top_0/VSS" 7.90738
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[1]" 0.0807867
cap "adc_top_0/VSS" "adc_top_0/config_1_in[1]" 512.24
cap "adc_top_0/VDD" "adc_top_0/config_1_in[2]" 24.6105
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[2]" 0.421853
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/config_1_in[2]" 0.412433
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[2]" 0.566462
cap "adc_top_0/VSS" "adc_top_0/config_1_in[2]" 492.409
cap "adc_top_0/VDD" "adc_top_0/config_1_in[1]" 2.05122
cap "adc_top_0/config_1_in[1]" "adc_top_0/config_1_in[2]" 5.68434e-14
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[1]" 1.24887
cap "adc_top_0/config_1_in[2]" "adc_top_0/config_1_in[1]" -11.8765
cap "adc_top_0/config_1_in[2]" "adc_top_0/config_1_in[3]" -14.5865
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -3.22858
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/config_1_in[2]" 0.422916
cap "adc_top_0/VSS" "adc_top_0/config_1_in[2]" 0.630652
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.0364
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[2]" 4.65642
cap "adc_top_0/VDD" "adc_top_0/config_1_in[2]" 256.172
cap "adc_top_0/VDD" "adc_top_0/_2419_/VPB" -0.602566
cap "adc_top_0/_2419_/VPB" "adc_top_0/config_1_in[2]" 0.91808
cap "adc_top_0/VDD" "adc_top_0/config_1_in[2]" -0.037604
cap "tie1" "adc_bridge_0/FILLER_0_62_3/VPB" 2.92462
cap "tie1" "adc_bridge_0/FILLER_0_59_3/VGND" 2.18806e-16
cap "tie1" "adc_bridge_0/FILLER_0_60_3/VPWR" 14.5608
cap "tie1" "adc_bridge_0/FILLER_0_60_3/VPB" 3.56536
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_62_3/VPWR" "tie1" 11.6397
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_63_3/VGND" -9.29569e-17
cap "tie1" "adc_bridge_0/FILLER_0_61_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_61_3/VGND" 0.289658
cap "adc_bridge_0/FILLER_0_60_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_63_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_59_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_62_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_57_79/VGND" "adc_bridge_0/adc_cfg1[2]" 0.069879
cap "adc_bridge_0/output30/VPWR" "adc_bridge_0/VDD" -0.352609
cap "adc_bridge_0/FILLER_0_57_79/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/PHY_EDGE_ROW_60_Right_60/VPWR" "adc_bridge_0/VDD" -0.18957
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/VDD" -0.00158483
cap "adc_bridge_0/output30/A" "adc_bridge_0/adc_cfg1[2]" 0.676278
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/PHY_EDGE_ROW_60_Right_60/VPWR" 0.251483
cap "adc_bridge_0/output30/A" "adc_bridge_0/VDD" -0.547373
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/output30/VPWR" "adc_bridge_0/adc_cfg1[2]" 0.469226
cap "adc_bridge_0/FILLER_0_57_79/VGND" "adc_bridge_0/adc_cfg1[1]" 94.8883
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/adc_cfg1[1]" -7.06364
cap "adc_bridge_0/adc_cfg1[1]" "adc_bridge_0/VDD" 113.062
cap "adc_bridge_0/FILLER_0_57_79/VGND" "adc_bridge_0/adc_cfg1[2]" 133.148
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/VDD" 155.059
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[1]" 40.7434
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[2]" 63.8254
cap "adc_top_0/config_1_in[2]" "adc_top_0/config_1_in[3]" 5.68434e-14
cap "adc_top_0/VSS" "adc_top_0/config_1_in[3]" 38.7553
cap "adc_top_0/VDD" "adc_top_0/config_1_in[2]" 36.5747
cap "adc_top_0/config_1_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.130367
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[2]" 0.133344
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[2]" 0.179054
cap "adc_top_0/VSS" "adc_top_0/config_1_in[2]" 663.12
cap "adc_top_0/VSS" "m3_n4434_35244#" 39.6603
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[3]" 0.996512
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[2]" 2.21248
cap "adc_top_0/config_1_in[3]" "adc_top_0/VSS" -0.74613
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.100972
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -3.25507
cap "adc_top_0/config_1_in[3]" "adc_top_0/net2" 0.00195428
cap "adc_top_0/core.osr.is_last_sample" "adc_top_0/config_1_in[3]" 0.000529797
cap "adc_top_0/config_1_in[3]" "adc_top_0/config_1_in[4]" -13.9193
cap "m3_n4434_35244#" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.0660895
cap "adc_top_0/config_1_in[3]" "adc_top_0/VDD" 599.973
cap "adc_top_0/PHY_132/VPWR" "adc_top_0/config_1_in[3]" 1.52175
cap "adc_top_0/config_1_in[3]" "adc_top_0/net67" 0.0011236
cap "adc_top_0/_3097_/a_76_199#" "adc_top_0/config_1_in[3]" 0.00513524
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.40553
cap "adc_top_0/config_1_in[3]" "adc_top_0/_3200_/CLK" 0.000641659
cap "adc_top_0/config_1_in[3]" "adc_top_0/PHY_114/VGND" 0.282338
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[3]" 6.80725
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.455819
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.281189
cap "adc_top_0/_3097_/S" "adc_top_0/config_1_in[3]" 0.00224173
cap "adc_top_0/net9" "adc_top_0/config_1_in[3]" 0.000961967
cap "adc_top_0/config_1_in[3]" "adc_top_0/_3097_/X" 0.0025279
cap "adc_top_0/config_1_in[2]" "adc_top_0/VDD" 6.72722
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 1.18728
cap "adc_top_0/config_1_in[3]" "adc_top_0/config_1_in[2]" -14.5865
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0104437
cap "adc_top_0/config_1_in[3]" "adc_top_0/FILLER_60_1/VPWR" 0.0670028
cap "adc_top_0/PHY_132/VPWR" "adc_top_0/VDD" -0.0377407
cap "adc_top_0/PHY_114/VGND" "adc_top_0/VDD" -0.0792849
cap "adc_top_0/config_1_in[3]" "adc_top_0/PHY_132/VPWR" 0.33967
cap "adc_top_0/PHY_114/VGND" "adc_top_0/config_1_in[3]" 0.395243
cap "adc_top_0/FILLER_60_1/VPWR" "adc_top_0/VDD" -0.00677658
cap "adc_top_0/config_1_in[3]" "adc_top_0/VDD" -0.597291
cap "adc_top_0/config_1_in[3]" "adc_top_0/FILLER_60_1/VPWR" 0.028415
cap "tie1" "adc_bridge_0/FILLER_0_62_3/VPB" 1.6383
cap "tie1" "adc_bridge_0/FILLER_0_64_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_63_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_62_3/VPWR" 5.62453
cap "adc_bridge_0/FILLER_0_65_3/VGND" "tie1" 4.22925
cap "tie1" "adc_bridge_0/FILLER_0_64_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_65_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_62_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_64_3/VPWR" "tie1" 0.263898
cap "adc_bridge_0/FILLER_0_63_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/output30/A" 0.038712
cap "adc_bridge_0/VDD" "adc_bridge_0/output30/VPWR" -0.0541629
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[3]" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/output30/A" -0.032877
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/output30/VPWR" 0.0718523
cap "adc_bridge_0/FILLER_0_64_78/VPWR" "adc_bridge_0/adc_cfg1[3]" 0.152836
cap "adc_bridge_0/output29/VGND" "adc_bridge_0/adc_cfg1[3]" 0.654124
cap "adc_bridge_0/FILLER_0_64_78/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/output29/VGND" "adc_bridge_0/VDD" -0.490932
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/output29/VGND" 63.0053
cap "adc_bridge_0/adc_cfg1[3]" "adc_bridge_0/adc_cfg1[2]" -10.6515
cap "adc_bridge_0/adc_cfg1[3]" "adc_bridge_0/adc_cfg1[4]" -5.15758
cap "adc_bridge_0/adc_cfg1[3]" "adc_bridge_0/VDD" 241.302
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/VDD" 78.0652
cap "adc_bridge_0/adc_cfg1[3]" "adc_bridge_0/output29/VGND" 197.157
cap "adc_bridge_0/adc_cfg1[2]" "adc_bridge_0/VSS" 21.5083
cap "adc_bridge_0/adc_cfg1[3]" "adc_bridge_0/VSS" 85.3338
cap "adc_top_0/config_1_in[3]" "adc_top_0/VDD" 1.61602
cap "adc_top_0/VSS" "m3_n4522_36604#" 81.2758
cap "adc_top_0/config_1_in[3]" "adc_top_0/VSS" 337.503
cap "m3_n4522_36604#" "adc_top_0/VDD" 4.94412
cap "adc_top_0/PHY_132/VPWR" "adc_top_0/config_1_in[3]" 0.0710799
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "m3_n4522_36604#" 0.0669102
cap "adc_top_0/config_1_in[4]" "adc_top_0/VSS" 40.5583
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.37177
cap "adc_top_0/config_1_in[5]" "adc_top_0/VSS" 2.20964
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.628102
cap "adc_top_0/config_1_in[4]" "adc_top_0/input12/a_75_212#" 0.840049
cap "adc_top_0/_3097_/VGND" "adc_top_0/config_1_in[3]" 0.265769
cap "adc_top_0/config_1_in[3]" "adc_top_0/VDD" 486.43
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -7.93458
cap "adc_top_0/_1418_/A" "adc_top_0/config_1_in[4]" 0.188891
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 4.768
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.0433998
cap "adc_top_0/config_1_in[4]" "adc_top_0/net9" 0.00185104
cap "adc_top_0/_3097_/VGND" "adc_top_0/config_1_in[4]" 1.86007
cap "adc_top_0/config_1_in[4]" "adc_top_0/VDD" 477.233
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.2649
cap "adc_top_0/config_1_in[4]" "adc_top_0/config_1_in[3]" -13.3249
cap "adc_top_0/config_1_in[4]" "adc_top_0/net2" 0.00254129
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0208873
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 9.65657
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.464668
cap "adc_top_0/_3096_/VPWR" "adc_top_0/config_1_in[4]" 5.6632
cap "adc_top_0/config_1_in[4]" "adc_top_0/_3099_/S" 0.0016067
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.295674
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 1.59569
cap "adc_top_0/_1418_/C" "adc_top_0/config_1_in[4]" 0.279928
cap "adc_top_0/config_1_in[4]" "adc_top_0/core.osr.is_last_sample" 8.02895e-05
cap "adc_top_0/config_1_in[3]" "adc_top_0/VSS" 107.234
cap "adc_top_0/config_1_in[4]" "adc_top_0/_3202_/CLK" 0.00124334
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.12506
cap "adc_top_0/_3095_/X" "adc_top_0/config_1_in[4]" 0.00375183
cap "adc_top_0/config_1_in[5]" "adc_top_0/config_1_in[4]" -8.82927
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -1.89065
cap "m3_n4522_36604#" "adc_top_0/VDD" 0.0768825
cap "adc_top_0/config_1_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.201527
cap "adc_top_0/config_1_in[4]" "adc_top_0/net67" 0.00215545
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 1.64055
cap "adc_top_0/config_1_in[4]" "adc_top_0/_3096_/a_75_212#" -3.46945e-18
cap "adc_top_0/config_1_in[3]" "adc_top_0/_3097_/VGND" 0.377232
cap "adc_top_0/_3096_/VPWR" "adc_top_0/VDD" -0.939381
cap "adc_top_0/config_1_in[4]" "adc_top_0/VDD" -0.508472
cap "adc_top_0/config_1_in[5]" "adc_top_0/config_1_in[4]" 0.00595517
cap "adc_top_0/config_1_in[3]" "adc_top_0/_3096_/VPWR" 0.33967
cap "adc_top_0/config_1_in[3]" "adc_top_0/config_1_in[4]" 0.0739678
cap "adc_top_0/_3097_/VGND" "adc_top_0/config_1_in[4]" 0.687839
cap "adc_top_0/_1418_/C" "adc_top_0/config_1_in[4]" 0.0321958
cap "adc_top_0/input12/a_75_212#" "adc_top_0/VDD" -0.0782355
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 7.10543e-15
cap "adc_top_0/_3096_/VPWR" "adc_top_0/config_1_in[4]" 0.950217
cap "adc_top_0/config_1_in[5]" "adc_top_0/VDD" -0.005338
cap "adc_top_0/_3096_/VPWR" "adc_top_0/VSS" -0.232337
cap "adc_top_0/_3097_/VGND" "adc_top_0/VDD" -0.711048
cap "adc_top_0/_1418_/C" "adc_top_0/VDD" -0.0398992
cap "adc_top_0/input12/a_75_212#" "adc_top_0/config_1_in[4]" 0.114799
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "adc_bridge_0/FILLER_0_67_3/VGND" "adc_bridge_0/VSS" -0.379055
cap "tie1" "adc_bridge_0/FILLER_0_66_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_65_3/VGND" 10.7755
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_66_3/VPWR" -0.40936
cap "tie1" "adc_bridge_0/FILLER_0_67_3/VGND" 12.8503
cap "tie1" "adc_bridge_0/FILLER_0_68_3/VPWR" 0.26801
cap "tie1" "adc_bridge_0/FILLER_0_66_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/VSS" 40.3545
cap "adc_bridge_0/FILLER_0_67_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_68_3/VPWR" 0.06752
cap "adc_bridge_0/FILLER_0_67_3/VGND" "adc_bridge_0/VDD" -0.0168501
cap "adc_bridge_0/FILLER_0_64_3/VPWR" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_66_3/VPWR" "adc_bridge_0/VSS" -0.0168501
cap "adc_bridge_0/FILLER_0_65_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_65_3/VGND" "adc_bridge_0/VDD" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_66_3/VPWR" 0.293322
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_68_3/VPWR" -0.039252
cap "adc_bridge_0/adc_cfg1[4]" "adc_bridge_0/PHY_EDGE_ROW_68_Right_68/VPWR" 0.069879
cap "adc_bridge_0/VSS" "adc_bridge_0/PHY_EDGE_ROW_68_Right_68/VPWR" -0.00694073
cap "adc_bridge_0/VDD" "adc_bridge_0/PHY_EDGE_ROW_68_Right_68/VPWR" -0.0550035
cap "adc_bridge_0/adc_cfg1[4]" "adc_bridge_0/VSS" 0.523393
cap "adc_bridge_0/output32/A" "adc_bridge_0/adc_cfg1[4]" 0.71499
cap "adc_bridge_0/output32/A" "adc_bridge_0/VSS" -0.239064
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[4]" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" -0.406772
cap "adc_bridge_0/output32/A" "adc_bridge_0/VDD" -0.58025
cap "adc_bridge_0/adc_cfg1[4]" "adc_bridge_0/VDD" 241.954
cap "adc_bridge_0/adc_cfg1[4]" "adc_bridge_0/adc_cfg1[3]" -5.15758
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[4]" 226.647
cap "adc_bridge_0/adc_cfg1[4]" "adc_bridge_0/adc_cfg1[5]" -5.15758
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[3]" 7.12934
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[4]" 111.447
cap "adc_top_0/VSS" "adc_top_0/config_1_in[4]" 282.354
cap "adc_top_0/config_1_in[5]" "adc_top_0/config_1_in[4]" -1.98826
cap "adc_top_0/config_1_in[5]" "adc_top_0/VSS" -0.379456
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[4]" 9.95278
cap "adc_top_0/config_1_in[5]" "adc_top_0/ANTENNA_fanout81_A/DIODE" 0.795724
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.281567
cap "adc_top_0/_3100_/VPWR" "adc_top_0/config_1_in[4]" 2.36066
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.68761
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[5]" 2.61707
cap "adc_top_0/config_1_in[5]" "adc_top_0/_3100_/X" 0.769317
cap "adc_top_0/_1418_/C" "adc_top_0/config_1_in[4]" 0.368029
cap "adc_top_0/config_1_in[5]" "adc_top_0/net2" 0.256673
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.532196
cap "adc_top_0/net35" "adc_top_0/config_1_in[5]" 0.335785
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.982068
cap "adc_top_0/config_1_in[4]" "adc_top_0/VSS" 15.0561
cap "adc_top_0/PHY_132/VGND" "adc_top_0/config_1_in[5]" 4.61171
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_1_in[4]" 0.674795
cap "adc_top_0/input13/a_75_212#" "adc_top_0/config_1_in[4]" 1.47101
cap "adc_top_0/config_1_in[5]" "adc_top_0/VDD" 60.5042
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -10.1236
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/config_1_in[5]" 0.54533
cap "adc_top_0/config_1_in[5]" "adc_top_0/_3203_/a_193_47#" 0.47491
cap "adc_top_0/_3203_/CLK" "adc_top_0/config_1_in[5]" 1.24824
cap "adc_top_0/net35" "adc_top_0/config_1_in[4]" 0.0898055
cap "adc_top_0/config_1_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.377557
cap "adc_top_0/config_1_in[5]" "adc_top_0/net67" 0.227197
cap "adc_top_0/config_1_in[5]" "adc_top_0/_3203_/a_543_47#" 0.0364734
cap "adc_top_0/PHY_132/VGND" "adc_top_0/config_1_in[4]" 0.433484
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/config_1_in[5]" 21.2998
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.669155
cap "adc_top_0/config_1_in[5]" "adc_top_0/_3203_/a_27_47#" 1.95067
cap "adc_top_0/_3100_/VPWR" "adc_top_0/config_1_in[5]" 1.90596
cap "adc_top_0/config_1_in[4]" "adc_top_0/VDD" 712.537
cap "adc_top_0/_3203_/a_448_47#" "adc_top_0/config_1_in[5]" 0.279501
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/config_1_in[4]" 0.224943
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 6.38899
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/config_1_in[5]" 1.83262
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/config_1_in[5]" 0.234899
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/VDD" -0.0636893
cap "adc_top_0/config_1_in[4]" "adc_top_0/net35" 0.0321958
cap "adc_top_0/input13/a_75_212#" "adc_top_0/VDD" -0.0625209
cap "adc_top_0/ANTENNA_fanout81_A/DIODE" "adc_top_0/config_1_in[5]" 0.0373828
cap "adc_top_0/_3203_/CLK" "adc_top_0/config_1_in[5]" 0.789942
cap "adc_top_0/_3203_/CLK" "adc_top_0/VDD" -0.619501
cap "adc_top_0/_1418_/C" "adc_top_0/VDD" -0.0398992
cap "adc_top_0/_3203_/a_27_47#" "adc_top_0/config_1_in[4]" 0.0936584
cap "adc_top_0/config_1_in[4]" "adc_top_0/config_1_in[5]" 0.405628
cap "adc_top_0/_3100_/X" "adc_top_0/config_1_in[5]" 0.0400505
cap "adc_top_0/net35" "adc_top_0/VDD" -0.0398992
cap "adc_top_0/PHY_132/VGND" "adc_top_0/config_1_in[4]" 1.19968
cap "adc_top_0/_3100_/VPWR" "adc_top_0/config_1_in[4]" 0.859789
cap "adc_top_0/_3203_/a_27_47#" "adc_top_0/config_1_in[5]" 0.144543
cap "adc_top_0/_3203_/a_27_47#" "adc_top_0/VDD" -0.106729
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/config_1_in[4]" 0.0704764
cap "adc_top_0/config_1_in[5]" "adc_top_0/VDD" -0.395401
cap "adc_top_0/config_1_in[4]" "adc_top_0/input13/a_75_212#" 0.0623992
cap "adc_top_0/_3203_/CLK" "adc_top_0/config_1_in[4]" 0.599403
cap "adc_top_0/_1418_/C" "adc_top_0/config_1_in[4]" 0.0321958
cap "adc_top_0/PHY_132/VGND" "adc_top_0/config_1_in[5]" 1.30122
cap "adc_top_0/PHY_132/VGND" "adc_top_0/VDD" -1.18911
cap "adc_top_0/_3100_/VPWR" "adc_top_0/config_1_in[5]" 0.264221
cap "adc_top_0/_3100_/VPWR" "adc_top_0/VDD" -0.855994
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/VSS" 20.3011
cap "adc_bridge_0/FILLER_0_67_3/VGND" "adc_bridge_0/VSS" -0.0303047
cap "tie1" "adc_bridge_0/FILLER_0_68_3/VPWR" 16.9962
cap "tie1" "adc_bridge_0/FILLER_0_67_3/VGND" 2.15451
cap "adc_bridge_0/FILLER_0_70_3/VPWR" "tie1" 7.89591
cap "tie1" "adc_bridge_0/FILLER_0_68_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_70_3/VPB" 2.13382
cap "tie1" "adc_bridge_0/FILLER_0_69_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_68_3/VPWR" "tie1" 0.225802
cap "tie1" "adc_bridge_0/FILLER_0_67_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_69_3/VGND" "tie1" 0.268156
cap "adc_bridge_0/FILLER_0_68_3/VPWR" "adc_bridge_0/VSS" -0.0203568
cap "adc_bridge_0/FILLER_0_67_3/VGND" "adc_bridge_0/VSS" -0.00197683
cap "tie1" "adc_bridge_0/FILLER_0_70_3/VPWR" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/_361_/Q" -0.631584
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/_361_/Q" 0.780321
cap "adc_bridge_0/PHY_EDGE_ROW_70_Right_70/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/PHY_EDGE_ROW_70_Right_70/VPWR" "adc_bridge_0/adc_cfg1[5]" 0.487558
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/VSS" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[5]" 0.118506
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/adc_cfg1[4]" -5.15758
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/adc_conv_finished" -5.2697
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/VSS" 197.805
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[5]" 84.8769
cap "adc_top_0/VSS" "adc_top_0/config_1_in[5]" 280.235
cap "adc_top_0/VDD" "adc_top_0/config_1_in[5]" 4.7856
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 1.68354
cap "adc_top_0/_2530_/A1" "adc_top_0/config_1_in[5]" 0.440011
cap "adc_top_0/_3204_/a_543_47#" "adc_top_0/config_1_in[5]" 0.0621057
cap "adc_top_0/ANTENNA_fanout81_A/DIODE" "adc_top_0/config_1_in[5]" 0.415241
cap "adc_top_0/_3204_/a_193_47#" "adc_top_0/config_1_in[5]" 0.702342
cap "adc_top_0/_3204_/D" "adc_top_0/config_1_in[5]" 1.17692
cap "adc_top_0/config_1_in[5]" "adc_top_0/_3203_/CLK" 1.66447
cap "adc_top_0/config_1_in[5]" "adc_top_0/net67" 0.389481
cap "adc_top_0/PHY_164/VPWR" "adc_top_0/config_1_in[5]" 4.05297
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 11.5609
cap "adc_top_0/_3099_/VGND" "adc_top_0/config_1_in[5]" 9.32731
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.934852
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.68761
cap "adc_top_0/config_1_in[5]" "adc_top_0/VSS" 6.78823
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 1.14712
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 40.5246
cap "adc_top_0/config_1_in[5]" "adc_top_0/net35" 0.575631
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/config_1_in[5]" 9.4282
cap "adc_top_0/_3204_/a_448_47#" "adc_top_0/config_1_in[5]" 0.358726
cap "adc_top_0/_3204_/a_27_47#" "adc_top_0/config_1_in[5]" 2.31494
cap "adc_top_0/config_1_in[5]" "adc_top_0/VDD" 433.749
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.0364
cap "adc_top_0/config_1_in[5]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 4.48641
cap "adc_top_0/_3204_/D" "adc_top_0/config_1_in[5]" 0.112387
cap "adc_top_0/PHY_164/VPWR" "adc_top_0/config_1_in[5]" 1.79714
cap "adc_top_0/_3099_/VGND" "adc_top_0/config_1_in[5]" 1.30416
cap "adc_top_0/_3203_/CLK" "adc_top_0/VDD" -0.037604
cap "adc_top_0/_3204_/a_193_47#" "adc_top_0/config_1_in[5]" 0.0776807
cap "adc_top_0/_3204_/a_27_47#" "adc_top_0/config_1_in[5]" 0.0566758
cap "adc_top_0/ANTENNA_fanout81_A/VPWR" "adc_top_0/config_1_in[5]" 1.30752
cap "adc_top_0/_3203_/CLK" "adc_top_0/config_1_in[5]" 0.736766
cap "adc_top_0/PHY_164/VPWR" "adc_top_0/VDD" -0.662038
cap "adc_top_0/VSS" "adc_top_0/clk_vcm" 0.614147
cap "adc_top_0/VDD" "adc_top_0/clk_vcm" 0.0513542
cap "adc_top_0/VDD" "adc_top_0/VSS" -0.375755
cap "adc_top_0/VSS" "adc_top_0/clk_vcm" -0.573329
cap "adc_top_0/VSS" "adc_top_0/VDD" -0.226811
cap "adc_top_0/VDD" "adc_top_0/clk_vcm" 120.755
cap "adc_top_0/VSS" "adc_top_0/clk_vcm" 284.216
cap "adc_top_0/clk_vcm" "adc_top_0/VDD" 121.414
cap "adc_bridge_0/FILLER_0_72_3/VPWR" "tie1" 16.1244
cap "adc_bridge_0/FILLER_0_71_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_72_3/VPB" "tie1" 4.44193
cap "adc_bridge_0/FILLER_0_70_3/VPWR" "tie1" 9.36832
cap "adc_bridge_0/FILLER_0_70_3/VPB" "tie1" 2.4291
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_73_3/VGND" 0.589808
cap "adc_bridge_0/FILLER_0_72_3/VPWR" "tie1" 0.194002
cap "adc_bridge_0/FILLER_0_71_3/VGND" "tie1" 0.289658
cap "tie1" "adc_bridge_0/FILLER_0_73_3/VGND" 0.088435
cap "adc_bridge_0/FILLER_0_69_3/VGND" "tie1" 0.0215019
cap "tie1" "adc_bridge_0/FILLER_0_70_3/VPWR" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_conv_finished" -0.00316966
cap "adc_bridge_0/_177_/VPWR" "adc_bridge_0/VDD" -0.406772
cap "adc_bridge_0/VSS" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/_177_/X" "adc_bridge_0/adc_conv_finished" 0.846443
cap "adc_bridge_0/_177_/X" "adc_bridge_0/VDD" -0.58025
cap "adc_bridge_0/_177_/VPWR" "adc_bridge_0/adc_conv_finished" 0.541079
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_conv_finished" 0.069879
cap "adc_bridge_0/adc_cfg1[5]" "adc_bridge_0/adc_conv_finished" -5.2697
cap "adc_bridge_0/adc_conv_finished" "adc_bridge_0/VDD" 303.953
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/adc_conv_finished" -4.59697
cap "adc_bridge_0/_177_/X" "adc_bridge_0/adc_conv_finished" 0.189124
cap "adc_bridge_0/_177_/VPB" "adc_bridge_0/adc_conv_finished" 0.134654
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_conv_finished" 253.947
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_conv_finished" 84.965
cap "adc_top_0/conversion_finished_out" "adc_top_0/VSS" 295.37
cap "adc_top_0/conversion_finished_out" "adc_top_0/VDD" 15.7033
cap "adc_top_0/VSS" "adc_top_0/conversion_finished_osr_out" 1.64787
cap "m3_n4496_40684#" "adc_top_0/VDD" 4.18142
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/conversion_finished_out" 0.00668355
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.05362
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/conversion_finished_out" 4.17794
cap "adc_top_0/VDD" "adc_top_0/conversion_finished_out" 269.627
cap "adc_top_0/net30" "adc_top_0/conversion_finished_out" 0.000732063
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/VSS" 2.20066
cap "adc_top_0/net35" "adc_top_0/conversion_finished_out" 0.00133967
cap "adc_top_0/_2531_/X" "adc_top_0/conversion_finished_out" 0.0010065
cap "adc_top_0/ANTENNA_fanout65_A/VPWR" "adc_top_0/conversion_finished_out" 0.0660255
cap "adc_top_0/_2531_/a_75_212#" "adc_top_0/conversion_finished_out" 0.00402611
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/conversion_finished_out" 0.00374609
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" -0.0104437
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/conversion_finished_out" 0.120711
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/conversion_finished_out" 0.534913
cap "adc_top_0/conversion_finished_out" "adc_top_0/_2531_/A" 0.00244464
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.700522
cap "adc_top_0/VSS" "adc_top_0/conversion_finished_out" 18.4169
cap "adc_top_0/net9" "adc_top_0/conversion_finished_out" 0.000837845
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/conversion_finished_out" -12.331
cap "adc_top_0/_3204_/CLK" "adc_top_0/conversion_finished_out" 0.00525345
cap "m3_n4496_40684#" "adc_top_0/VDD" 18.1996
cap "adc_top_0/fanout65/a_75_212#" "adc_top_0/conversion_finished_out" 0.0100811
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/conversion_finished_out" 0.00318066
cap "adc_top_0/_2530_/A1" "adc_top_0/conversion_finished_out" 0.00113153
cap "adc_top_0/ANTENNA_fanout65_A/DIODE" "adc_top_0/conversion_finished_out" 0.0140114
cap "adc_top_0/fanout65/a_75_212#" "adc_top_0/conversion_finished_out" 0.159826
cap "adc_top_0/_3204_/CLK" "adc_top_0/conversion_finished_out" 0.0840379
cap "adc_top_0/ANTENNA_fanout65_A/VPWR" "adc_top_0/conversion_finished_out" 0.565551
cap "adc_top_0/fanout65/a_75_212#" "adc_top_0/VDD" -0.0882248
cap "adc_top_0/_3204_/CLK" "adc_top_0/VDD" -0.0454059
cap "adc_top_0/ANTENNA_fanout65_A/VPWR" "adc_top_0/VDD" -0.352059
cap "adc_top_0/inn_analog" "adc_top_0/VSS" 0.346377
cap "adc_top_0/VDD" "adc_top_0/clk_vcm" 0.352915
cap "adc_top_0/clk_vcm" "adc_top_0/VDD" 2.72707
cap "adc_top_0/inn_analog" "adc_top_0/VSS" 2.67655
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_75_3/VGND" "tie1" 8.2386
cap "tie1" "adc_bridge_0/VDD" 57.586
cap "tie1" "adc_bridge_0/FILLER_0_74_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_73_3/VGND" 14.415
cap "tie1" "adc_bridge_0/FILLER_0_74_3/VPWR" 17.2642
cap "adc_bridge_0/FILLER_0_72_3/VPWR" "tie1" 1.13983
cap "adc_bridge_0/FILLER_0_72_3/VPB" "tie1" 0.12099
cap "adc_bridge_0/FILLER_0_75_3/VGND" "adc_bridge_0/VDD" -0.249565
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_76_3/VPWR" -0.0123135
cap "adc_bridge_0/FILLER_0_74_3/VPWR" "tie1" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_76_3/VPWR" 0.0215019
cap "adc_bridge_0/FILLER_0_74_3/VPWR" "adc_bridge_0/VDD" -0.0168501
cap "adc_bridge_0/FILLER_0_75_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_72_3/VPWR" 0.0993193
cap "tie1" "adc_bridge_0/FILLER_0_73_3/VGND" 0.201223
cap "adc_bridge_0/FILLER_0_74_79/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/FILLER_0_74_79/VPWR" "adc_bridge_0/adc_conv_finished_osr" 0.152836
cap "adc_bridge_0/VDD" "adc_bridge_0/output33/VGND" -0.490932
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/VDD" -0.242099
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/output33/VGND" 0.654124
cap "adc_bridge_0/adc_conv_finished" "adc_bridge_0/VDD" 1.4162
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/adc_cfg2[0]" -4.59697
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/adc_conv_finished" -4.59697
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/FILLER_0_74_79/VPB" 0.2088
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/VDD" 318.774
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/output33/VGND" 241.497
cap "adc_bridge_0/adc_conv_finished_osr" "adc_bridge_0/VSS" 85.6226
cap "adc_top_0/VSS" "adc_top_0/conversion_finished_osr_out" 285.132
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/net35" 0.00152012
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[28\]" 0.00854661
cap "adc_top_0/PHY_164/VGND" "adc_top_0/conversion_finished_osr_out" 0.0758931
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.274257
cap "adc_top_0/output36/a_27_47#" "adc_top_0/conversion_finished_osr_out" 0.0209113
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/VDD" 251.646
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.0104437
cap "adc_top_0/conversion_finished_out" "adc_top_0/conversion_finished_osr_out" -12.331
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/net30" 0.00080335
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/net33" 0.00127064
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.004501
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.68761
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/_2532_/A1" 0.00092552
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00386995
cap "adc_top_0/rst_n" "adc_top_0/conversion_finished_osr_out" -5.32922
cap "adc_top_0/output36/A" "adc_top_0/conversion_finished_osr_out" 0.00859532
cap "adc_top_0/_3119_/CLK" "adc_top_0/conversion_finished_osr_out" 0.00185046
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.578673
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 4.27607
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/VSS" 1.78917
cap "adc_top_0/PHY_176/VPWR" "adc_top_0/conversion_finished_osr_out" 0.0542925
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -2.0445
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/_0439_" 4.01448e-05
cap "adc_top_0/PHY_176/VPWR" "adc_top_0/VDD" -0.3656
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/PHY_176/VPWR" 0.613829
cap "adc_top_0/output36/a_27_47#" "adc_top_0/VDD" -0.0215894
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/output36/a_27_47#" 0.0363154
cap "adc_top_0/output36/A" "adc_top_0/VDD" -0.0181968
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/output36/A" 0.0621496
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/VDD" -0.158867
cap "adc_top_0/input1/VPWR" "adc_top_0/FILLER_71_891/VGND" -0.0814287
cap "adc_top_0/inn_analog" "adc_top_0/input1/VPWR" 0.532573
cap "adc_top_0/inn_analog" "adc_top_0/FILLER_71_891/VGND" 0.211808
cap "adc_top_0/inp_analog" "adc_top_0/inn_analog" -4.24422
cap "adc_top_0/FILLER_71_891/VGND" "adc_top_0/inn_analog" -0.430099
cap "adc_top_0/inn_analog" "adc_top_0/input1/VPWR" 119.467
cap "adc_top_0/inn_analog" "adc_top_0/PHY_167/VGND" 285.492
cap "adc_top_0/inn_analog" "adc_top_0/VDD" 117.394
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_77_3/VGND" -0.0530332
cap "tie1" "adc_bridge_0/VSS" 52.7615
cap "tie1" "adc_bridge_0/VDD" 55.2256
cap "tie1" "adc_bridge_0/FILLER_0_76_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_77_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_78_3/VPB" 1.05581
cap "adc_bridge_0/FILLER_0_75_3/VGND" "adc_bridge_0/VDD" -0.159794
cap "adc_bridge_0/FILLER_0_76_3/VPWR" "adc_bridge_0/VSS" -0.24014
cap "tie1" "adc_bridge_0/FILLER_0_75_3/VGND" 6.76619
cap "tie1" "adc_bridge_0/FILLER_0_78_3/VPWR" 2.96899
cap "adc_bridge_0/FILLER_0_76_3/VPWR" "tie1" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_78_3/VPWR" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_76_3/VPWR" -0.0417435
cap "adc_bridge_0/FILLER_0_77_3/VGND" "adc_bridge_0/VSS" -0.0810788
cap "adc_bridge_0/FILLER_0_75_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_76_3/VPWR" 0.27182
cap "adc_bridge_0/FILLER_0_77_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_76_3/VPWR" -0.0339746
cap "adc_bridge_0/_177_/VGND" "adc_bridge_0/adc_cfg2[0]" 0.541079
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/_372_/a_1283_21#" -1.77636e-15
cap "adc_bridge_0/PHY_EDGE_ROW_78_Right_78/VPWR" "adc_bridge_0/adc_cfg2[0]" 0.069879
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/output38/A" -0.631584
cap "adc_bridge_0/_177_/VGND" "adc_bridge_0/VDD" -0.406772
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/output38/A" 0.753252
cap "adc_bridge_0/PHY_EDGE_ROW_78_Right_78/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/VDD" 237.01
cap "adc_bridge_0/_177_/VGND" "adc_bridge_0/adc_cfg2[1]" 0.270911
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/adc_conv_finished_osr" -4.59697
cap "adc_bridge_0/adc_cfg2[0]" "adc_bridge_0/adc_cfg2[1]" -4.20455
cap "adc_bridge_0/_177_/VGND" "adc_bridge_0/adc_cfg2[0]" 104.888
cap "adc_bridge_0/output38/A" "adc_bridge_0/adc_cfg2[0]" 0.0232404
cap "adc_top_0/VSS" "adc_bridge_0/adc_cfg2[0]" 1.66201
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[0]" 39.9473
cap "adc_top_0/rst_n" "adc_top_0/VDD" 5.38842
cap "adc_top_0/rst_n" "adc_top_0/VSS" 359.489
cap "adc_top_0/rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 2.09299
cap "m2_n3864_44764#" "adc_top_0/VSS" 4.66967
cap "adc_top_0/rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[25\]" 0.422916
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VDD" -2.0364
cap "adc_top_0/start_conversion_in" "adc_top_0/rst_n" -5.33654
cap "adc_top_0/rst_n" "adc_top_0/VSS" -0.748884
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/VSS" -0.68761
cap "adc_top_0/conversion_finished_osr_out" "adc_top_0/rst_n" -5.32922
cap "adc_top_0/rst_n" "adc_top_0/VDD" 253.031
cap "adc_top_0/rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 5.65684
cap "adc_top_0/rst_n" "adc_top_0/VDD" -0.037604
cap "adc_top_0/PHY_172/VGND" "adc_top_0/rst_n" 0.91808
cap "adc_top_0/PHY_172/VGND" "adc_top_0/VDD" -0.602566
cap "adc_top_0/inp_analog" "adc_top_0/FILLER_73_891/VGND" 0.206466
cap "adc_top_0/FILLER_75_891/VPWR" "adc_top_0/inp_analog" 0.530622
cap "adc_top_0/FILLER_75_891/VPWR" "adc_top_0/FILLER_73_891/VGND" -0.0779407
cap "adc_top_0/inp_analog" "adc_top_0/FILLER_73_891/VGND" -0.843026
cap "adc_top_0/inp_analog" "adc_top_0/FILLER_75_891/VPWR" 119.627
cap "adc_top_0/inp_analog" "adc_top_0/inn_analog" -4.24422
cap "adc_top_0/PHY_175/VGND" "adc_top_0/inp_analog" 282.302
cap "adc_top_0/VDD" "adc_top_0/inp_analog" 118.628
cap "adc_bridge_0/FILLER_0_79_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_81_3/VGND" "tie1" 3.13193e-16
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_78_3/VPWR" "tie1" 14.2953
cap "adc_bridge_0/FILLER_0_78_3/VPB" "tie1" 3.50711
cap "adc_bridge_0/FILLER_0_80_3/VPWR" "tie1" 11.9053
cap "adc_bridge_0/FILLER_0_80_3/VPB" "tie1" 2.98287
cap "tie1" "adc_bridge_0/FILLER_0_77_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_80_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_79_3/VGND" 0.289658
cap "tie1" "adc_bridge_0/FILLER_0_78_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_81_3/VGND" 0.0294237
cap "adc_bridge_0/_373_/RESET_B" "adc_bridge_0/adc_cfg2[1]" -3.55271e-15
cap "adc_bridge_0/PHY_EDGE_ROW_80_Right_80/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/adc_cfg2[1]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/PHY_EDGE_ROW_80_Right_80/VPB" "adc_bridge_0/adc_cfg2[1]" 1.42109e-14
cap "adc_bridge_0/FILLER_0_75_76/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/PHY_EDGE_ROW_80_Right_80/VPWR" "adc_bridge_0/adc_cfg2[1]" 0.487558
cap "adc_bridge_0/adc_cfg2[1]" "adc_bridge_0/FILLER_0_75_76/VGND" 0.118506
cap "adc_bridge_0/_373_/a_1108_47#" "adc_bridge_0/adc_cfg2[1]" -8.88178e-16
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/adc_cfg2[1]" -7.10543e-15
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[1]" 232.304
cap "adc_bridge_0/PHY_EDGE_ROW_80_Right_80/VPB" "adc_bridge_0/adc_cfg2[1]" 0.0982322
cap "adc_bridge_0/FILLER_0_75_76/VGND" "adc_bridge_0/adc_cfg2[1]" 80.3654
cap "adc_bridge_0/adc_cfg2[1]" "adc_bridge_0/adc_cfg2[0]" -4.20455
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/adc_cfg2[1]" -4.20455
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[1]" 0.271936
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[1]" 39.9543
cap "adc_top_0/VSS" "adc_bridge_0/adc_cfg2[0]" 4.60485
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[0]" 13.1412
cap "adc_top_0/VDD" "adc_bridge_0/adc_cfg2[0]" 1.49304
cap "adc_top_0/rst_n" "adc_top_0/start_conversion_in" 0.226269
cap "adc_top_0/rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 6.43235
cap "adc_top_0/VSS" "adc_top_0/start_conversion_in" 302.503
cap "adc_top_0/VSS" "m2_n3870_46124#" 2.79822
cap "adc_top_0/rst_n" "adc_top_0/VSS" 69.1276
cap "adc_top_0/VSS" "adc_top_0/config_2_in[0]" 9.8661
cap "adc_top_0/start_conversion_in" "adc_top_0/VDD" 22.4354
cap "adc_top_0/VDD" "m2_n3870_46124#" 0.199301
cap "adc_top_0/rst_n" "adc_top_0/VDD" 23.5567
cap "adc_top_0/config_2_in[0]" "adc_top_0/VDD" 2.71732
cap "adc_top_0/start_conversion_in" "adc_top_0/PHY_198/VPWR" -4.44089e-16
cap "adc_top_0/start_conversion_in" "adc_top_0/VDD" 272.837
cap "adc_top_0/start_conversion_in" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 3.56248
cap "adc_top_0/_2493_/B1" "adc_top_0/start_conversion_in" 3.46945e-18
cap "adc_top_0/start_conversion_in" "adc_top_0/input35/X" -2.77556e-17
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -0.68761
cap "adc_top_0/VDD" "adc_top_0/rst_n" 1.65869
cap "adc_top_0/VSS" "adc_top_0/start_conversion_in" 13.6973
cap "adc_top_0/rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 6.7276
cap "adc_top_0/start_conversion_in" "adc_top_0/rst_n" -5.33654
cap "adc_top_0/nmatrix_col_core_n_buffered\[28\]" "adc_top_0/start_conversion_in" 1.11022e-16
cap "adc_top_0/start_conversion_in" "adc_top_0/net26" 3.46945e-18
cap "adc_top_0/start_conversion_in" "adc_top_0/_3101_/CLK" -1.38778e-17
cap "adc_top_0/config_2_in[0]" "adc_top_0/start_conversion_in" -4.60347
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -1.77636e-15
cap "adc_top_0/nmatrix_col_core_n_buffered\[25\]" "adc_top_0/start_conversion_in" 0.422916
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" -2.34684
cap "adc_top_0/VDD" "adc_top_0/PHY_198/VPWR" -0.637905
cap "adc_top_0/PHY_198/VPWR" "adc_top_0/start_conversion_in" 0.91808
cap "adc_top_0/VDD" "adc_top_0/start_conversion_in" -0.037604
cap "adc_top_0/inp_analog" "adc_top_0/FILLER_77_891/VPWR" 0.194374
cap "adc_top_0/inp_analog" "adc_top_0/VDD" 1.50198
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_80_3/VPWR" 5.35898
cap "tie1" "adc_bridge_0/FILLER_0_82_3/VPWR" 17.2642
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_82_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_81_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_80_3/VPB" 1.58005
cap "adc_bridge_0/FILLER_0_83_3/VGND" "tie1" 4.49481
cap "adc_bridge_0/FILLER_0_83_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_82_3/VPWR" "tie1" 0.263898
cap "adc_bridge_0/FILLER_0_81_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/FILLER_0_80_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/output46/VPWR" -0.406772
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/output46/VPWR" 0.541079
cap "adc_bridge_0/output46/A" "adc_bridge_0/VDD" -0.58025
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/output46/A" 0.71499
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/_374_/a_1270_413#" -3.46945e-18
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/output46/VPB" -3.55271e-15
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_79_78/VGND" -0.0550035
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/FILLER_0_79_78/VGND" 0.069879
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/adc_cfg2[1]" "adc_bridge_0/adc_cfg2[2]" -4.20455
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/adc_cfg2[2]" -6.11061
cap "adc_bridge_0/FILLER_0_79_78/VGND" "adc_bridge_0/adc_cfg2[2]" 141.866
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[2]" 237.32
cap "adc_bridge_0/adc_cfg2[1]" "adc_bridge_0/VSS" 19.8743
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[1]" 1.01662
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/VSS" 41.4575
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[2]" 1.58792
cap "m2_n3864_44764#" "adc_top_0/VSS" 7.42176
cap "m2_n3864_44764#" "adc_bridge_0/VSS" 7.54496
cap "adc_bridge_0/adc_cfg2[1]" "adc_top_0/VSS" 0.964743
cap "adc_top_0/config_2_in[0]" "adc_top_0/VDD" 0.298184
cap "adc_top_0/VSS" "adc_top_0/start_conversion_in" 27.3256
cap "adc_top_0/start_conversion_in" "adc_top_0/VDD" 0.415172
cap "rst_n" "adc_top_0/VSS" 68.5575
cap "rst_n" "adc_top_0/config_2_in[0]" 0.0392478
cap "adc_top_0/config_2_in[1]" "adc_top_0/VSS" 8.1181
cap "m2_n3682_47484#" "adc_top_0/VSS" 0.635658
cap "rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.115813
cap "rst_n" "adc_top_0/VDD" 11.8982
cap "adc_top_0/config_2_in[0]" "adc_top_0/VSS" 120.207
cap "adc_top_0/net30" "adc_top_0/config_2_in[0]" 0.00340281
cap "adc_top_0/config_2_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.473843
cap "adc_top_0/VDD" "adc_top_0/config_2_in[0]" 92.2552
cap "adc_top_0/config_2_in[0]" "adc_top_0/net26" 0.00297025
cap "adc_top_0/input18/X" "adc_top_0/config_2_in[0]" 0.0105241
cap "adc_top_0/config_2_in[0]" "rst_n" 0.0146394
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.459599
cap "adc_top_0/config_2_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 14.3229
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/config_2_in[0]" 0.0252305
cap "adc_top_0/start_conversion_in" "adc_top_0/config_2_in[0]" -4.4668
cap "adc_top_0/net33" "adc_top_0/config_2_in[0]" 0.00623472
cap "adc_top_0/VSS" "adc_top_0/config_2_in[0]" 5.98269
cap "adc_top_0/config_2_in[0]" "adc_top_0/PHY_202/VPWR" 0.355242
cap "rst_n" "adc_top_0/nmatrix_col_core_n_buffered\[29\]" 0.380968
cap "adc_top_0/config_2_in[1]" "adc_top_0/config_2_in[0]" -10.0928
cap "adc_top_0/PHY_196/VGND" "adc_top_0/config_2_in[0]" 0.292114
cap "adc_top_0/nmatrix_col_core_n_buffered\[29\]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.00382252
cap "adc_top_0/_2497_/B1" "adc_top_0/config_2_in[0]" 0.00231988
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -1.44555
cap "adc_top_0/config_2_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.021643
cap "adc_top_0/config_2_in[0]" "adc_top_0/PHY_196/VGND" 0.67007
cap "adc_top_0/config_2_in[0]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.705872
cap "adc_top_0/PHY_202/VPWR" "adc_top_0/VDD" -0.037604
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.00401782
cap "adc_top_0/PHY_202/VPWR" "adc_top_0/config_2_in[0]" 0.0489833
cap "adc_top_0/PHY_196/VGND" "adc_top_0/VDD" -0.413994
cap "tie1" "adc_bridge_0/VSS" 19.601
cap "tie1" "adc_bridge_0/FILLER_0_86_3/VPWR" 0.354107
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_85_3/VGND" -0.0429317
cap "tie1" "adc_bridge_0/FILLER_0_84_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_85_3/VGND" 13.0067
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_85_3/VGND" -0.070711
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_84_3/VPWR" -0.267815
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "adc_bridge_0/FILLER_0_83_3/VGND" "tie1" 10.51
cap "tie1" "adc_bridge_0/FILLER_0_84_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_86_3/VPWR" 0.0752289
cap "tie1" "adc_bridge_0/FILLER_0_82_3/VPWR" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_83_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_84_3/VPWR" 0.293322
cap "adc_bridge_0/FILLER_0_84_3/VPWR" "adc_bridge_0/VDD" -0.0265721
cap "tie1" "adc_bridge_0/FILLER_0_85_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_86_3/VPWR" "adc_bridge_0/VSS" -0.0273369
cap "adc_bridge_0/FILLER_0_85_3/VGND" "adc_bridge_0/VDD" -0.0810788
cap "adc_bridge_0/output45/VGND" "adc_bridge_0/VDD" -0.544858
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/VDD" -0.00708148
cap "adc_bridge_0/output45/VGND" "adc_bridge_0/adc_cfg2[3]" 0.644768
cap "adc_bridge_0/FILLER_0_84_79/VPWR" "adc_bridge_0/VDD" -0.119551
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/VDD" 8.88178e-16
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/FILLER_0_84_79/VPWR" 0.152324
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/adc_cfg2[2]" -6.11061
cap "adc_bridge_0/output45/VGND" "adc_bridge_0/adc_cfg2[3]" 87.848
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/VDD" 3.05584
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/adc_cfg2[3]" -0.704611
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/FILLER_0_84_79/VPB" 0.0103813
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/VDD" 254.744
cap "adc_bridge_0/VSS" "m2_n3870_46124#" 13.5022
cap "adc_top_0/VSS" "m2_n3870_46124#" 6.12714
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[3]" 49.1375
cap "adc_bridge_0/VDD" "m2_n3870_46124#" 3.02815
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[3]" 5.05913
cap "adc_top_0/VSS" "adc_bridge_0/adc_cfg2[2]" 0.0620746
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[2]" 34.9488
cap "adc_bridge_0/adc_cfg2[2]" "adc_bridge_0/VDD" 11.6694
cap "adc_top_0/config_2_in[1]" "rst_n" 0.00842511
cap "adc_top_0/config_2_in[1]" "adc_top_0/VDD" 0.650372
cap "adc_top_0/VSS" "adc_top_0/config_2_in[1]" 113.203
cap "adc_top_0/VSS" "conv_start" 20.349
cap "adc_top_0/VSS" "adc_top_0/config_2_in[2]" 2.09887
cap "adc_top_0/VDD" "rst_n" 11.8982
cap "adc_top_0/VSS" "rst_n" 59.0758
cap "adc_top_0/config_2_in[1]" "adc_top_0/net30" 0.000732063
cap "adc_top_0/config_2_in[1]" "adc_top_0/VDD" 91.7827
cap "adc_top_0/config_2_in[1]" "adc_top_0/input25/a_75_212#" 0.0926546
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.456737
cap "adc_top_0/config_2_in[2]" "adc_top_0/config_2_in[1]" -10.1083
cap "adc_top_0/config_2_in[1]" "adc_top_0/net33" 0.00357282
cap "adc_top_0/config_2_in[1]" "adc_top_0/net19" 0.00408908
cap "adc_top_0/config_2_in[1]" "adc_top_0/PHY_200/VGND" 0.033701
cap "adc_top_0/config_2_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 12.6321
cap "adc_top_0/config_2_in[1]" "conv_start" 0.00354844
cap "adc_top_0/input26/X" "adc_top_0/config_2_in[1]" 0.000645083
cap "adc_top_0/config_2_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.0117246
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -1.44226
cap "adc_top_0/PHY_210/VPWR" "adc_top_0/config_2_in[1]" 0.0473846
cap "adc_top_0/config_2_in[1]" "adc_top_0/FILLER_86_6/VPWR" 0.063686
cap "adc_top_0/config_2_in[1]" "adc_top_0/VSS" 0.0519423
cap "adc_top_0/config_2_in[1]" "adc_top_0/config_2_in[0]" -10.0886
cap "adc_top_0/config_2_in[1]" "adc_top_0/input25/X" 0.02374
cap "adc_top_0/config_2_in[1]" "rst_n" 0.00101119
cap "adc_top_0/config_2_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00971889
cap "adc_top_0/PHY_200/VGND" "adc_top_0/VDD" -0.0677037
cap "adc_top_0/config_2_in[1]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.551737
cap "adc_top_0/input25/X" "adc_top_0/VDD" -0.0470483
cap "adc_top_0/config_2_in[1]" "adc_top_0/input25/a_75_212#" 0.0667651
cap "adc_top_0/input25/a_75_212#" "adc_top_0/VDD" -0.0558026
cap "adc_top_0/config_2_in[1]" "adc_top_0/VDD" -0.669184
cap "adc_top_0/PHY_200/VGND" "adc_top_0/config_2_in[1]" 0.123956
cap "adc_top_0/config_2_in[1]" "adc_top_0/input25/X" 0.00048268
cap "adc_bridge_0/FILLER_0_87_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_85_3/VGND" "tie1" 1.99804
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_86_3/VPWR" -0.106908
cap "adc_bridge_0/FILLER_0_85_3/VGND" "adc_bridge_0/VSS" -0.0631348
cap "adc_bridge_0/VSS" "tie1" 41.0546
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_88_3/VPWR" "tie1" 8.04286
cap "adc_bridge_0/FILLER_0_86_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_88_3/VPB" "tie1" 2.16335
cap "adc_bridge_0/FILLER_0_86_3/VPWR" "tie1" 16.9101
cap "tie1" "adc_bridge_0/FILLER_0_85_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_85_3/VGND" "adc_bridge_0/VSS" -0.0642287
cap "tie1" "adc_bridge_0/FILLER_0_86_3/VPWR" 0.218093
cap "adc_bridge_0/FILLER_0_86_3/VPWR" "adc_bridge_0/VSS" -0.0413771
cap "tie1" "adc_bridge_0/FILLER_0_87_3/VGND" 0.277209
cap "tie1" "adc_bridge_0/FILLER_0_88_3/VPWR" 0.146661
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/_376_/a_1108_47#" 0.000691016
cap "adc_bridge_0/output48/A" "adc_bridge_0/VDD" -0.58025
cap "adc_bridge_0/PHY_EDGE_ROW_83_Right_83/VGND" "adc_bridge_0/VDD" -0.406772
cap "adc_bridge_0/PHY_EDGE_ROW_88_Right_88/VPWR" "adc_bridge_0/adc_cfg2[4]" 0.054926
cap "adc_bridge_0/output48/A" "adc_bridge_0/adc_cfg2[4]" -0.111068
cap "adc_bridge_0/PHY_EDGE_ROW_83_Right_83/VGND" "adc_bridge_0/adc_cfg2[4]" 0.461772
cap "adc_bridge_0/_376_/RESET_B" "adc_bridge_0/adc_cfg2[4]" 0.000195878
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/PHY_EDGE_ROW_88_Right_88/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/output48/A" "adc_bridge_0/adc_cfg2[4]" 0.341389
cap "adc_bridge_0/adc_cfg2[4]" "m2_n3682_47484#" 0.0392724
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/PHY_EDGE_ROW_83_Right_83/VGND" 99.8939
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/adc_cfg2[3]" -0.154849
cap "adc_bridge_0/_376_/a_1108_47#" "adc_bridge_0/adc_cfg2[4]" 0.0191325
cap "adc_bridge_0/_376_/a_1462_47#" "adc_bridge_0/adc_cfg2[4]" 0.0360221
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/adc_cfg2[4]" 0.21854
cap "adc_bridge_0/_376_/RESET_B" "adc_bridge_0/adc_cfg2[4]" 0.0221588
cap "adc_bridge_0/_376_/a_1283_21#" "adc_bridge_0/adc_cfg2[4]" 0.116146
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/VDD" 95.918
cap "adc_top_0/VSS" "m2_n3682_47484#" 0.93545
cap "adc_bridge_0/VSS" "m2_n3682_47484#" 27.8981
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[3]" 74.0251
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[4]" 16.0369
cap "adc_bridge_0/adc_cfg2[3]" "adc_bridge_0/VDD" 7.61281
cap "adc_top_0/config_2_in[2]" "rst_n" 0.0168502
cap "adc_top_0/VDD" "conv_start" 2.42118
cap "rst_n" "adc_top_0/VDD" 18.2695
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" 24.1538
cap "adc_top_0/VSS" "conv_start" 20.6034
cap "adc_top_0/VSS" "rst_n" 59.8143
cap "adc_top_0/config_2_in[2]" "adc_top_0/VSS" 75.6306
cap "adc_top_0/config_2_in[1]" "adc_top_0/VDD" 1.24906
cap "adc_top_0/PHY_214/VPWR" "adc_top_0/config_2_in[2]" 0.0238618
cap "adc_top_0/config_2_in[2]" "conv_start" 0.00709688
cap "adc_top_0/VSS" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -0.395838
cap "adc_top_0/VDD" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" -2.36006
cap "adc_top_0/VSS" "adc_top_0/config_2_in[2]" 0.00519423
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 10.643
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" 68.2395
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.00081728
cap "adc_top_0/config_2_in[1]" "adc_top_0/VDD" 1.69549
cap "adc_top_0/config_2_in[1]" "adc_top_0/config_2_in[2]" -10.1098
cap "adc_top_0/config_2_in[2]" "adc_top_0/_2741_/B" 1.73472e-18
cap "adc_top_0/config_2_in[2]" "rst_n" 0.00202239
cap "adc_top_0/config_2_in[2]" "adc_top_0/net33" 0.000325571
cap "adc_top_0/nmatrix_col_core_n_buffered\[17\]" "adc_top_0/config_2_in[2]" 0.000997308
cap "adc_top_0/config_2_in[2]" "adc_top_0/net19" 0.000369694
cap "adc_top_0/input26/X" "adc_top_0/config_2_in[2]" -0.0211325
cap "adc_top_0/PHY_214/VPWR" "adc_top_0/VDD" -0.776622
cap "adc_top_0/PHY_214/VPWR" "adc_top_0/config_2_in[2]" 0.487438
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" -0.0570726
cap "adc_top_0/input26/X" "adc_top_0/VDD" -0.0934154
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.426359
cap "adc_bridge_0/FILLER_0_88_3/VPB" "tie1" 2.39957
cap "adc_bridge_0/FILLER_0_91_3/VGND" "tie1" 0.746278
cap "adc_bridge_0/FILLER_0_88_3/VPWR" "tie1" 9.22138
cap "adc_bridge_0/FILLER_0_90_3/VPWR" "tie1" 16.2113
cap "adc_bridge_0/FILLER_0_90_3/VPB" "tie1" 4.52992
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_89_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_91_3/VGND" "tie1" 0.0980339
cap "adc_bridge_0/FILLER_0_87_3/VGND" "tie1" 0.0124485
cap "adc_bridge_0/FILLER_0_89_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/FILLER_0_90_3/VPWR" "tie1" 0.194002
cap "adc_bridge_0/FILLER_0_88_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[5]" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/PHY_EDGE_ROW_90_Right_90/VPWR" -0.37564
cap "adc_bridge_0/FILLER_0_86_76/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/PHY_EDGE_ROW_90_Right_90/VPWR" 0.487558
cap "adc_bridge_0/FILLER_0_86_76/VGND" "adc_bridge_0/adc_cfg2[5]" 0.118506
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/FILLER_0_86_76/VGND" 85.8773
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/adc_cfg2[5]" 0.499519
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/adc_cfg2[6]" -3.86818
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/VDD" 234.055
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/FILLER_0_86_76/VGND" 196.884
cap "adc_bridge_0/adc_cfg2[4]" "adc_bridge_0/VDD" 21.3854
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[5]" 85.5345
cap "m2_n3682_47484#" "adc_bridge_0/VSS" 1.0063
cap "m2_n3978_48844#" "adc_bridge_0/VSS" 41.3537
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[4]" 28.1151
cap "conv_start" "adc_top_0/VSS" 23.9614
cap "conv_start" "adc_top_0/VDD" 0.154543
cap "rst_n" "adc_top_0/VSS" 68.2374
cap "adc_top_0/config_2_in[3]" "adc_top_0/VSS" 35.9604
cap "adc_top_0/VDD" "rst_n" 10.8673
cap "adc_top_0/VDD" "adc_top_0/config_2_in[3]" 0.0383413
cap "adc_top_0/config_2_in[2]" "adc_top_0/VSS" 36.2222
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" 3.47371
cap "m3_n4446_51564#" "adc_top_0/VSS" 297.276
cap "adc_top_0/VDD" "m3_n4446_51564#" 2.2665
cap "m3_n4468_52924#" "adc_top_0/VSS" 0.446475
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "m3_n4446_51564#" 0.190064
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" 35.3809
cap "adc_top_0/config_2_in[2]" "adc_top_0/input26/X" 0.0404195
cap "adc_top_0/config_2_in[2]" "adc_top_0/_2741_/B" 0.0012021
cap "adc_top_0/config_2_in[2]" "adc_top_0/config_2_in[3]" -31.2508
cap "adc_top_0/config_2_in[2]" "adc_top_0/PHY_214/VPWR" 0.275771
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.0204013
cap "adc_top_0/config_2_in[2]" "adc_top_0/net30" 0.00206225
cap "adc_top_0/VSS" "adc_top_0/config_2_in[3]" 6.52682
cap "adc_top_0/config_2_in[2]" "adc_top_0/_2944_/B" 0.00825682
cap "adc_top_0/VDD" "m3_n4446_51564#" 358.619
cap "adc_top_0/net19" "adc_top_0/config_2_in[3]" 0.00554876
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 3.11909
cap "adc_top_0/_2944_/A" "adc_top_0/config_2_in[3]" 0.00124009
cap "adc_top_0/VSS" "m3_n4468_52924#" 0.320246
cap "m3_n4446_51564#" "adc_top_0/PHY_218/VPWR" 3.82197
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.589864
cap "adc_top_0/config_2_in[3]" "m3_n4446_51564#" 0.423097
cap "adc_top_0/config_2_in[2]" "adc_top_0/_2944_/Y" 0.00519011
cap "adc_top_0/net33" "adc_top_0/config_2_in[3]" 0.00466889
cap "adc_top_0/PHY_212/VGND" "m3_n4446_51564#" 1.61082
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "m3_n4446_51564#" 3.04573
cap "adc_top_0/config_2_in[2]" "adc_top_0/VSS" 4.90579
cap "adc_top_0/config_2_in[2]" "adc_top_0/net19" 0.00534249
cap "adc_top_0/VDD" "adc_top_0/config_2_in[3]" 23.8551
cap "adc_top_0/_2944_/A" "adc_top_0/config_2_in[2]" 0.00879783
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[15\]" 0.0179333
cap "adc_top_0/_2741_/B" "adc_top_0/config_2_in[3]" 0.00184515
cap "adc_top_0/config_2_in[2]" "adc_top_0/net33" 0.0045132
cap "adc_top_0/config_2_in[3]" "adc_top_0/PHY_218/VPWR" 0.593287
cap "adc_top_0/PHY_212/VGND" "adc_top_0/config_2_in[3]" 0.1386
cap "adc_top_0/net30" "adc_top_0/config_2_in[3]" 0.00214806
cap "adc_top_0/config_2_in[3]" "adc_top_0/ANTENNA__2534__A1/DIODE" 0.00260753
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -3.55341
cap "adc_top_0/VSS" "m3_n4446_51564#" 17.0086
cap "adc_top_0/config_2_in[2]" "adc_top_0/_2741_/Y" 0.00154638
cap "adc_top_0/config_2_in[2]" "adc_top_0/input26/a_75_212#" 0.0767019
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_2_in[3]" 3.20022
cap "adc_top_0/VDD" "adc_top_0/input26/X" -0.0227227
cap "adc_top_0/config_2_in[2]" "adc_top_0/VDD" -0.0195878
cap "adc_top_0/config_2_in[2]" "adc_top_0/PHY_214/VPWR" 0.165506
cap "adc_top_0/PHY_212/VGND" "adc_top_0/config_2_in[3]" 0.171168
cap "adc_top_0/config_2_in[3]" "adc_top_0/net19" 0.0091186
cap "adc_top_0/config_2_in[2]" "adc_top_0/input26/X" -0.00514033
cap "adc_top_0/config_2_in[2]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" 0.228266
cap "m3_n4446_51564#" "adc_top_0/PHY_218/VPWR" 0.947056
cap "adc_top_0/PHY_212/VGND" "m3_n4446_51564#" 0.163387
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/nmatrix_col_core_n_buffered\[17\]" -0.0144076
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "m3_n4446_51564#" 0.132966
cap "adc_top_0/VDD" "adc_top_0/PHY_218/VPWR" -0.860549
cap "adc_top_0/PHY_214/VPWR" "adc_top_0/VDD" -0.123914
cap "adc_top_0/PHY_212/VGND" "adc_top_0/VDD" -0.20452
cap "adc_top_0/nmatrix_col_core_n_buffered\[15\]" "adc_top_0/VDD" -0.129485
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_90_3/VPWR" 1.05296
cap "tie1" "adc_bridge_0/FILLER_0_90_3/VPB" 0.0329973
cap "tie1" "adc_bridge_0/FILLER_0_93_3/VGND" 8.38555
cap "adc_bridge_0/FILLER_0_92_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_92_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_91_3/VGND" 14.2585
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_91_3/VGND" "tie1" 0.191624
cap "adc_bridge_0/FILLER_0_92_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_93_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_94_3/VPWR" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_90_3/VPWR" 0.0993193
cap "adc_bridge_0/_378_/Q" "adc_bridge_0/adc_cfg2[6]" 0.0649176
cap "adc_bridge_0/adc_cfg2[6]" "adc_bridge_0/output50/VPWR" 0.758365
cap "adc_bridge_0/FILLER_0_89_77/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/adc_cfg2[6]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/_378_/Q" "adc_bridge_0/VDD" -0.060435
cap "adc_bridge_0/output50/VPWR" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/adc_cfg2[6]" "adc_bridge_0/FILLER_0_89_77/VGND" 0.069879
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/adc_cfg2[6]" -4.20455
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[6]" 240.705
cap "adc_bridge_0/VDD" "m2_n4634_50204#" 21.3854
cap "adc_bridge_0/adc_cfg2[6]" "m2_n4634_50204#" 0.701145
cap "adc_bridge_0/adc_cfg2[5]" "adc_bridge_0/adc_cfg2[6]" -3.86818
cap "adc_bridge_0/FILLER_0_89_77/VGND" "adc_bridge_0/adc_cfg2[6]" 196.738
cap "adc_bridge_0/FILLER_0_89_77/VGND" "m2_n4634_50204#" 85.8773
cap "m2_n4634_50204#" "adc_bridge_0/VSS" 28.1151
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[6]" 85.3338
cap "adc_bridge_0/VSS" "m2_n3978_48844#" 13.3592
cap "rst_n" "adc_top_0/VDD" 7.62236
cap "adc_top_0/VSS" "m3_n4468_52924#" 299.924
cap "adc_top_0/config_2_in[3]" "adc_top_0/VSS" 72.0499
cap "rst_n" "adc_top_0/config_2_in[3]" 0.0169157
cap "rst_n" "adc_top_0/VSS" 54.2759
cap "conv_start" "adc_top_0/VSS" 18.6956
cap "adc_top_0/config_2_in[3]" "adc_top_0/net19" 0.000372878
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VDD" -4.6264
cap "adc_top_0/config_2_in[5]" "adc_top_0/VSS" 11.7294
cap "m3_n4468_52924#" "adc_top_0/VDD" 161.873
cap "adc_top_0/_2944_/VNB" "adc_top_0/config_2_in[5]" 3.64135
cap "adc_top_0/config_2_in[3]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 10.7656
cap "adc_top_0/config_2_in[3]" "adc_top_0/VSS" -0.673995
cap "adc_top_0/config_2_in[3]" "adc_top_0/_2944_/VNB" 0.0228347
cap "adc_top_0/config_2_in[4]" "adc_top_0/nmatrix_col_core_n_buffered\[18\]" 0.0118605
cap "adc_top_0/PHY_222/VPWR" "adc_top_0/config_2_in[5]" 5.92917
cap "adc_top_0/config_2_in[3]" "adc_top_0/net33" 0.000328202
cap "adc_top_0/config_2_in[5]" "adc_top_0/VDD" 618.005
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "m3_n4468_52924#" 0.391268
cap "adc_top_0/config_2_in[3]" "adc_top_0/config_2_in[5]" 4.48357
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/VSS" -0.570832
cap "m3_n4468_52924#" "adc_top_0/VSS" 18.7666
cap "adc_top_0/config_2_in[3]" "adc_top_0/VDD" 36.1456
cap "adc_top_0/config_2_in[4]" "adc_top_0/config_2_in[5]" 0.66017
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_2_in[5]" 3.94409
cap "adc_top_0/config_2_in[4]" "adc_top_0/config_2_in[3]" -13.7126
cap "adc_top_0/config_2_in[3]" "adc_top_0/config_2_in[5]" 0.10383
cap "adc_top_0/config_2_in[3]" "adc_top_0/_2944_/VNB" 0.483715
cap "adc_top_0/_2944_/VNB" "adc_top_0/config_2_in[5]" 0.999411
cap "adc_top_0/VDD" "adc_top_0/PHY_222/VPWR" -0.852446
cap "adc_top_0/config_2_in[3]" "adc_top_0/VDD" -0.118098
cap "adc_top_0/config_2_in[5]" "adc_top_0/config_2_in[4]" 0.0398681
cap "adc_top_0/PHY_218/VPWR" "adc_top_0/VDD" -0.037604
cap "adc_top_0/_2944_/VNB" "adc_top_0/VDD" -1.54186
cap "m3_n4468_52924#" "adc_top_0/PHY_222/VPWR" 0.040845
cap "adc_top_0/VDD" "adc_top_0/config_2_in[4]" -0.0393662
cap "adc_top_0/_2944_/VNB" "m3_n4468_52924#" 0.209221
cap "adc_top_0/PHY_218/VPWR" "adc_top_0/config_2_in[3]" 0.0502755
cap "adc_top_0/config_2_in[5]" "adc_top_0/PHY_222/VPWR" 0.850595
cap "tie1" "adc_bridge_0/FILLER_0_96_3/VPB" 1.11405
cap "adc_bridge_0/FILLER_0_93_3/VGND" "tie1" 6.61924
cap "adc_bridge_0/FILLER_0_95_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_95_3/VGND" "adc_bridge_0/VSS" -0.292262
cap "adc_bridge_0/FILLER_0_96_3/VPWR" "tie1" 3.23454
cap "tie1" "adc_bridge_0/FILLER_0_94_3/VPB" 4.56292
cap "adc_bridge_0/FILLER_0_94_3/VPWR" "adc_bridge_0/VDD" -0.0968067
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "adc_bridge_0/FILLER_0_94_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/FILLER_0_94_3/VPWR" "adc_bridge_0/VSS" -0.012627
cap "adc_bridge_0/FILLER_0_93_3/VGND" "adc_bridge_0/VDD" -0.143947
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_94_3/VPWR" -0.068714
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_94_3/VPWR" -0.0855641
cap "tie1" "adc_bridge_0/FILLER_0_95_3/VGND" 0.260234
cap "tie1" "adc_bridge_0/FILLER_0_93_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_96_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/FILLER_0_95_3/VGND" "adc_bridge_0/VSS" -0.0642287
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_93_3/VGND" -0.0642287
cap "tie1" "adc_bridge_0/FILLER_0_94_3/VPWR" 0.263898
cap "adc_bridge_0/FILLER_0_94_77/VPWR" "adc_bridge_0/output49/VGND" -0.0172721
cap "adc_bridge_0/VDD" "adc_bridge_0/output49/VGND" -0.490932
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/FILLER_0_94_77/VPWR" 0.152836
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/FILLER_0_94_77/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/output49/VGND" 0.636438
cap "adc_bridge_0/adc_cfg2[8]" "adc_bridge_0/adc_cfg2[7]" -4.20455
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/output49/VGND" 226.573
cap "adc_bridge_0/adc_cfg2[8]" "adc_bridge_0/output49/VGND" 2.44623
cap "adc_bridge_0/adc_cfg2[6]" "adc_bridge_0/VDD" 6.59406
cap "m2_n4634_50204#" "adc_bridge_0/output49/VGND" 20.7211
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/VDD" 242.663
cap "adc_bridge_0/adc_cfg2[6]" "adc_bridge_0/adc_cfg2[7]" -4.20455
cap "adc_bridge_0/VDD" "m2_n4634_50204#" 8.02257
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[7]" 111.447
cap "adc_bridge_0/VSS" "m2_n4634_50204#" 37.3073
cap "adc_bridge_0/VDD" "m2_n4634_50204#" 18.5815
cap "adc_top_0/VSS" "rst_n" 60.4003
cap "adc_top_0/VDD" "adc_top_0/config_2_in[4]" 0.585319
cap "adc_top_0/VSS" "conv_start" 19.4912
cap "adc_top_0/VDD" "rst_n" 8.01008
cap "adc_top_0/VDD" "conv_start" 0.0212735
cap "adc_top_0/VSS" "m3_n4468_52924#" 53.9356
cap "adc_top_0/VSS" "m3_n4458_54284#" 444.6
cap "adc_top_0/config_2_in[4]" "rst_n" 0.0167839
cap "adc_top_0/VSS" "adc_top_0/config_2_in[4]" 100.652
cap "adc_top_0/_2535_/A" "adc_top_0/config_2_in[4]" 0.00583392
cap "m3_n4458_54284#" "adc_top_0/VDD" 9.13203
cap "m3_n4468_52924#" "adc_top_0/VSS" 31.3855
cap "adc_top_0/config_2_in[3]" "adc_top_0/config_2_in[4]" -13.7324
cap "adc_top_0/net33" "adc_top_0/config_2_in[4]" 0.00444163
cap "adc_top_0/config_2_in[5]" "adc_top_0/input28/a_62_47#" 1.32249
cap "adc_top_0/PHY_226/VPWR" "adc_top_0/config_2_in[5]" 3.25326
cap "adc_top_0/nmatrix_col_core_n_buffered\[18\]" "adc_top_0/config_2_in[4]" 0.00757125
cap "adc_top_0/_2535_/X" "adc_top_0/config_2_in[4]" 0.00245831
cap "adc_top_0/_3121_/a_27_47#" "adc_top_0/config_2_in[5]" 1.32836
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[5]" 1.85692
cap "adc_top_0/config_2_in[5]" "adc_top_0/VDD" 618.005
cap "adc_top_0/PHY_220/VGND" "adc_top_0/config_2_in[5]" 1.53035
cap "adc_top_0/config_2_in[4]" "adc_top_0/VSS" -0.748884
cap "adc_top_0/_2535_/a_75_212#" "adc_top_0/config_2_in[4]" 0.00727448
cap "m3_n4468_52924#" "adc_top_0/VDD" 362.417
cap "adc_top_0/input30/X" "adc_top_0/config_2_in[4]" 0.00182766
cap "adc_top_0/ANTENNA__2534__A1/DIODE" "adc_top_0/config_2_in[4]" 0.00909416
cap "adc_top_0/_3121_/CLK" "adc_top_0/config_2_in[5]" 0.743495
cap "adc_top_0/PHY_226/VPWR" "adc_top_0/config_2_in[4]" 0.601439
cap "adc_top_0/net19" "adc_top_0/config_2_in[4]" 0.473615
cap "adc_top_0/config_2_in[5]" "adc_top_0/config_2_in[4]" -7.12719
cap "adc_top_0/net54" "adc_top_0/config_2_in[4]" 0.00158777
cap "adc_top_0/FILLER_94_13/VPWR" "adc_top_0/config_2_in[4]" -8.67362e-19
cap "adc_top_0/config_2_in[5]" "adc_top_0/_3121_/a_193_47#" 0.204173
cap "adc_top_0/config_2_in[4]" "adc_top_0/VDD" 54.6342
cap "adc_top_0/PHY_220/VGND" "adc_top_0/config_2_in[4]" 0.176206
cap "adc_top_0/_3121_/CLK" "adc_top_0/VDD" -0.721913
cap "adc_top_0/PHY_226/VPWR" "m3_n4468_52924#" 0.241376
cap "adc_top_0/config_2_in[5]" "adc_top_0/PHY_226/VPWR" 0.673901
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/VDD" -0.294596
cap "adc_top_0/_3121_/CLK" "adc_top_0/config_2_in[5]" 0.579197
cap "adc_top_0/PHY_220/VGND" "adc_top_0/config_2_in[4]" 0.0715923
cap "adc_top_0/FILLER_97_11/VPWR" "m3_n4468_52924#" 0.100902
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[5]" 0.300555
cap "adc_top_0/PHY_220/VGND" "adc_top_0/VDD" -0.610743
cap "adc_top_0/input28/a_62_47#" "adc_top_0/VDD" -0.0235445
cap "adc_top_0/_3121_/a_27_47#" "adc_top_0/VDD" -0.0871192
cap "adc_top_0/PHY_220/VGND" "m3_n4468_52924#" 0.209221
cap "adc_top_0/PHY_220/VGND" "adc_top_0/config_2_in[5]" 0.57987
cap "adc_top_0/input28/a_62_47#" "adc_top_0/config_2_in[5]" 0.0234153
cap "adc_top_0/_3121_/a_27_47#" "adc_top_0/config_2_in[5]" 0.0755667
cap "adc_top_0/_3121_/a_193_47#" "adc_top_0/VDD" -0.0134977
cap "adc_top_0/VDD" "adc_top_0/config_2_in[4]" -1.91028
cap "adc_top_0/PHY_226/VPWR" "adc_top_0/config_2_in[4]" 0.450982
cap "adc_top_0/config_2_in[5]" "adc_top_0/_3121_/a_193_47#" 0.0108589
cap "m3_n4468_52924#" "adc_top_0/config_2_in[4]" 0.42097
cap "adc_top_0/PHY_226/VPWR" "adc_top_0/VDD" -1.02954
cap "adc_top_0/config_2_in[5]" "adc_top_0/config_2_in[4]" 1.04232
cap "adc_top_0/net19" "adc_top_0/config_2_in[4]" 0.457371
cap "tie1" "adc_bridge_0/FILLER_0_98_3/VPB" 3.04112
cap "tie1" "adc_bridge_0/FILLER_0_95_3/VGND" 1.95925e-16
cap "tie1" "adc_bridge_0/FILLER_0_98_3/VPWR" 12.1708
cap "tie1" "adc_bridge_0/FILLER_0_97_3/VGND" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_96_3/VPB" 3.44886
cap "tie1" "adc_bridge_0/FILLER_0_96_3/VPWR" 14.0297
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_95_3/VGND" "tie1" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_96_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_97_3/VGND" 0.289658
cap "tie1" "adc_bridge_0/FILLER_0_98_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_99_3/VGND" "tie1" 0.0294237
cap "adc_bridge_0/hold20/A" "adc_bridge_0/adc_cfg2[8]" 0.133912
cap "adc_bridge_0/VDD" "adc_bridge_0/hold20/A" -0.153739
cap "adc_bridge_0/PHY_EDGE_ROW_98_Right_98/VPWR" "adc_bridge_0/adc_cfg2[8]" 0.069879
cap "adc_bridge_0/PHY_EDGE_ROW_98_Right_98/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/PHY_EDGE_ROW_93_Right_93/VGND" "adc_bridge_0/adc_cfg2[8]" 0.758365
cap "adc_bridge_0/PHY_EDGE_ROW_93_Right_93/VGND" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/PHY_EDGE_ROW_93_Right_93/VGND" "adc_bridge_0/adc_cfg2[8]" 197.6
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[8]" 233.124
cap "adc_bridge_0/adc_cfg2[7]" "adc_bridge_0/adc_cfg2[8]" -4.20455
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/adc_cfg2[8]" -9.69848
cap "adc_bridge_0/adc_cfg2[8]" "adc_bridge_0/VSS" 85.3338
cap "rst_n" "adc_top_0/config_2_in[6]" -1.77636e-15
cap "rst_n" "m3_n4458_54284#" -7.10543e-15
cap "m3_n4458_54284#" "adc_top_0/VDD" 33.4832
cap "adc_top_0/VSS" "m3_n4654_55644#" 323.763
cap "rst_n" "adc_top_0/VDD" 24.5958
cap "adc_top_0/VSS" "adc_top_0/config_2_in[6]" 53.9356
cap "conv_start" "adc_top_0/VDD" 4.8372
cap "adc_top_0/VSS" "m3_n4458_54284#" 558.818
cap "rst_n" "adc_top_0/VSS" 90.1151
cap "adc_top_0/VDD" "adc_top_0/config_2_in[4]" 1.10809
cap "conv_start" "adc_top_0/VSS" 26.7963
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[5]" 1.4601
cap "adc_top_0/config_2_in[5]" "adc_top_0/VDD" 225.738
cap "adc_top_0/PHY_224/VGND" "adc_top_0/config_2_in[6]" 0.415713
cap "adc_top_0/config_2_in[4]" "adc_top_0/config_2_in[5]" -13.2821
cap "adc_top_0/input29/a_62_47#" "adc_top_0/config_2_in[5]" 0.244595
cap "adc_top_0/config_2_in[6]" "adc_top_0/VSS" 80.5404
cap "adc_top_0/config_2_in[6]" "adc_top_0/config_2_in[5]" -14.2048
cap "adc_top_0/_3121_/CLK" "adc_top_0/config_2_in[5]" 0.0631678
cap "adc_top_0/VSS" "adc_top_0/config_2_in[5]" 1.4107
cap "m3_n4458_54284#" "adc_top_0/VDD" 20.4885
cap "adc_top_0/config_2_in[4]" "adc_top_0/VDD" 0.855222
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[6]" 0.069768
cap "adc_top_0/config_2_in[6]" "adc_top_0/PHY_234/VPWR" 1.71846
cap "adc_top_0/config_2_in[6]" "adc_top_0/VDD" 501.253
cap "adc_top_0/PHY_234/VPWR" "adc_top_0/config_2_in[6]" 0.285697
cap "adc_top_0/config_2_in[5]" "adc_top_0/_3121_/CLK" 0.230391
cap "adc_top_0/PHY_224/VGND" "adc_top_0/config_2_in[6]" 0.209221
cap "adc_top_0/config_2_in[6]" "adc_top_0/VSS" -0.165986
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[5]" 0.778346
cap "adc_top_0/config_2_in[5]" "adc_top_0/config_2_in[6]" 0.478362
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/config_2_in[6]" 0.184795
cap "adc_top_0/PHY_224/VGND" "adc_top_0/VDD" -0.00383288
cap "adc_top_0/_3121_/CLK" "adc_top_0/VDD" -0.434265
cap "adc_top_0/config_2_in[5]" "adc_top_0/VDD" -0.891284
cap "adc_top_0/FILLER_97_11/VPWR" "adc_top_0/VDD" -0.809267
cap "adc_top_0/PHY_234/VPWR" "adc_top_0/VSS" -0.0912628
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_98_3/VPB" "tie1" 1.5218
cap "adc_bridge_0/FILLER_0_100_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_101_3/VGND" "tie1" 4.76036
cap "adc_bridge_0/FILLER_0_99_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_98_3/VPWR" "tie1" 5.09342
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_100_3/VPWR" 17.2642
cap "adc_bridge_0/FILLER_0_101_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_99_3/VGND" 0.260234
cap "adc_bridge_0/FILLER_0_98_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_100_3/VPWR" 0.263898
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/VDD" -0.109092
cap "adc_bridge_0/PHY_EDGE_ROW_100_Right_100/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/PHY_EDGE_ROW_100_Right_100/VPWR" 0.487558
cap "adc_bridge_0/_381_/Q" "adc_bridge_0/VDD" -0.060435
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/_381_/Q" 0.0649176
cap "adc_bridge_0/hold20/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/hold20/VGND" 0.118506
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/hold20/VGND" "adc_bridge_0/adc_cfg2[9]" 196.153
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/adc_cfg2[10]" -6.33485
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/adc_cfg2[8]" -9.69848
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/VSS" 85.3338
cap "m3_n4654_55644#" "adc_top_0/VSS" 524.072
cap "m3_n4676_57004#" "adc_top_0/VSS" 36.1472
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 28.1384
cap "adc_top_0/VDD" "rst_n" 14.4347
cap "adc_top_0/config_2_in[7]" "adc_top_0/config_2_in[6]" 0.0953608
cap "conv_start" "adc_top_0/VSS" 23.2893
cap "adc_top_0/config_2_in[7]" "adc_top_0/VSS" 502.409
cap "adc_top_0/config_2_in[7]" "rst_n" -3.55271e-15
cap "adc_top_0/config_2_in[6]" "adc_top_0/VSS" 15.4851
cap "adc_top_0/config_2_in[6]" "rst_n" 0.00841437
cap "adc_top_0/VSS" "rst_n" 74.5873
cap "adc_top_0/config_2_in[6]" "adc_top_0/net32" 0.00072999
cap "adc_top_0/config_2_in[5]" "adc_top_0/config_2_in[6]" -14.6374
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 20.4885
cap "adc_top_0/config_2_in[6]" "adc_top_0/VSS" 1.23563
cap "adc_top_0/_3118_/CLK" "adc_top_0/config_2_in[6]" 0.00316214
cap "adc_top_0/config_2_in[6]" "adc_top_0/_3118_/a_761_289#" 6.93889e-18
cap "adc_top_0/config_2_in[6]" "adc_top_0/net19" 0.00133456
cap "adc_top_0/PHY_234/VPWR" "adc_top_0/config_2_in[6]" 0.025704
cap "adc_top_0/_2529_/X" "adc_top_0/config_2_in[6]" 0.00160393
cap "adc_top_0/config_2_in[7]" "adc_top_0/config_2_in[6]" -13.4053
cap "adc_top_0/_3118_/RESET_B" "adc_top_0/config_2_in[6]" -6.93889e-18
cap "adc_top_0/config_2_in[6]" "adc_top_0/FILLER_97_11/VGND" 0.333168
cap "adc_top_0/config_2_in[6]" "adc_top_0/net33" 0.00112755
cap "adc_top_0/config_2_in[6]" "adc_top_0/_3118_/a_448_47#" 6.93889e-18
cap "adc_top_0/config_2_in[6]" "adc_top_0/_3118_/a_543_47#" 1.38778e-17
cap "adc_top_0/_3118_/a_27_47#" "adc_top_0/config_2_in[6]" 2.77556e-17
cap "adc_top_0/config_2_in[6]" "adc_top_0/VDD" 328.67
cap "adc_top_0/FILLER_97_11/VGND" "adc_top_0/VDD" -0.612478
cap "adc_top_0/VDD" "adc_top_0/_3118_/CLK" -0.239067
cap "adc_top_0/config_2_in[6]" "adc_top_0/FILLER_97_11/VGND" 1.11696
cap "adc_top_0/config_2_in[6]" "adc_top_0/VDD" -0.288699
cap "adc_top_0/config_2_in[6]" "adc_top_0/_3118_/CLK" 0.300303
cap "tie1" "adc_bridge_0/FILLER_0_103_3/VGND" 13.1632
cap "adc_bridge_0/FILLER_0_102_3/VPWR" "adc_bridge_0/VDD" -0.0227285
cap "tie1" "adc_bridge_0/FILLER_0_104_3/VPWR" 0.444829
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_103_3/VGND" -0.264587
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_101_3/VGND" 10.2444
cap "tie1" "adc_bridge_0/FILLER_0_102_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "tie1" "adc_bridge_0/FILLER_0_102_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_100_3/VPWR" 0.0294237
cap "adc_bridge_0/FILLER_0_103_3/VGND" "tie1" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_101_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_102_3/VPWR" 0.293322
cap "adc_bridge_0/FILLER_0_104_3/VPWR" "tie1" 0.0829378
cap "adc_bridge_0/FILLER_0_103_3/VGND" "adc_bridge_0/VDD" -0.0642287
cap "adc_bridge_0/FILLER_0_102_3/VPWR" "adc_bridge_0/VDD" -0.0855641
cap "adc_bridge_0/FILLER_0_99_78/VGND" "adc_bridge_0/adc_cfg2[10]" 0.069879
cap "adc_bridge_0/fanout62/VPWR" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/_382_/Q" "adc_bridge_0/VDD" -0.060435
cap "adc_bridge_0/FILLER_0_99_78/VGND" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/fanout62/VPWR" "adc_bridge_0/adc_cfg2[10]" 0.758365
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/VDD" -0.0532013
cap "adc_bridge_0/_382_/Q" "adc_bridge_0/adc_cfg2[10]" 0.0649176
cap "adc_bridge_0/adc_cfg2[9]" "adc_bridge_0/VDD" 1.56382
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/adc_cfg2[11]" -6.33485
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/VDD" 263.932
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/adc_cfg2[9]" -6.33485
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/FILLER_0_99_78/VGND" 201.26
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/VSS" 85.3338
cap "adc_top_0/VDD" "rst_n" 14.4347
cap "adc_top_0/config_2_in[7]" "rst_n" 0.00841437
cap "rst_n" "adc_top_0/config_2_in[8]" 5.68434e-14
cap "adc_top_0/VSS" "rst_n" 79.8668
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 10.3491
cap "adc_top_0/VDD" "adc_top_0/config_2_in[8]" 9.15627
cap "adc_top_0/VSS" "m3_n4534_58364#" 12.3475
cap "adc_top_0/config_2_in[7]" "adc_top_0/config_2_in[8]" 0.0698113
cap "m3_n4676_57004#" "adc_top_0/VSS" 56.7889
cap "adc_top_0/config_2_in[7]" "adc_top_0/VSS" 208.593
cap "adc_top_0/VSS" "conv_start" 14.6704
cap "adc_top_0/VSS" "adc_top_0/config_2_in[8]" 541.286
cap "adc_top_0/PHY_242/VPWR" "adc_top_0/config_2_in[7]" 0.04885
cap "adc_top_0/_2528_/S" "adc_top_0/config_2_in[7]" 0.000607285
cap "adc_top_0/config_2_in[7]" "adc_top_0/net19" 0.00122904
cap "adc_top_0/config_2_in[7]" "adc_top_0/VSS" -0.739304
cap "adc_top_0/config_2_in[7]" "adc_top_0/config_2_in[6]" -13.5006
cap "adc_top_0/config_2_in[7]" "adc_top_0/_3118_/CLK" 0.0027921
cap "adc_top_0/PHY_236/VGND" "adc_top_0/config_2_in[7]" 0.101961
cap "adc_top_0/config_2_in[7]" "adc_top_0/net33" 0.00104514
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 257.042
cap "adc_top_0/input32/X" "adc_top_0/config_2_in[7]" 0.000686516
cap "adc_top_0/config_2_in[7]" "adc_top_0/config_2_in[8]" -13.428
cap "adc_top_0/PHY_236/VGND" "adc_top_0/config_2_in[7]" 0.0244946
cap "adc_top_0/PHY_236/VGND" "adc_top_0/VDD" -0.00677658
cap "adc_top_0/PHY_242/VPWR" "adc_top_0/config_2_in[7]" 0.93122
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" -0.589855
cap "adc_top_0/PHY_242/VPWR" "adc_top_0/VDD" -0.592654
cap "tie1" "adc_bridge_0/FILLER_0_106_3/VPWR" 8.18981
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_105_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_104_3/VPB" 4.56292
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "tie1" "adc_bridge_0/FILLER_0_106_3/VPB" 2.19287
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_104_3/VPWR" -0.40936
cap "adc_bridge_0/FILLER_0_103_3/VGND" "tie1" 1.84157
cap "adc_bridge_0/FILLER_0_104_3/VPWR" "tie1" 16.8194
cap "adc_bridge_0/FILLER_0_105_3/VGND" "adc_bridge_0/VSS" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_103_3/VGND" 0.144829
cap "tie1" "adc_bridge_0/FILLER_0_104_3/VPWR" 0.210384
cap "adc_bridge_0/FILLER_0_105_3/VGND" "tie1" 0.286263
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_103_3/VGND" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_106_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_101_77/VGND" "adc_bridge_0/adc_cfg2[11]" 0.654124
cap "adc_bridge_0/adc_cfg2[11]" "adc_bridge_0/output39/VPWR" 0.152836
cap "adc_bridge_0/adc_cfg2[11]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/FILLER_0_101_77/VGND" "adc_bridge_0/VDD" -0.490932
cap "adc_bridge_0/VDD" "adc_bridge_0/output39/VPWR" -0.119305
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[11]" 237.454
cap "adc_bridge_0/adc_cfg2[10]" "adc_bridge_0/adc_cfg2[11]" -6.33485
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/adc_cfg2[11]" -5.38182
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/FILLER_0_101_77/VGND" 0.719551
cap "adc_bridge_0/adc_cfg2[11]" "adc_bridge_0/FILLER_0_101_77/VGND" 222.887
cap "adc_bridge_0/adc_cfg2[11]" "adc_bridge_0/VSS" 86.2226
cap "adc_top_0/VDD" "conv_start" 0.928394
cap "adc_top_0/VSS" "adc_top_0/config_2_in[9]" 105.853
cap "adc_top_0/config_2_in[8]" "adc_top_0/VSS" 414.291
cap "adc_top_0/config_2_in[8]" "adc_top_0/config_2_in[9]" 0.163717
cap "adc_top_0/VSS" "rst_n" 100.597
cap "adc_top_0/config_2_in[8]" "rst_n" 0.0252431
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 0.944542
cap "adc_top_0/VSS" "m3_n4534_58364#" 21.2803
cap "adc_bridge_0/VSS" "m3_n4546_59724#" 0.929848
cap "adc_top_0/VDD" "m3_n4546_59724#" 7.86233
cap "adc_top_0/VSS" "conv_start" 5.81887
cap "adc_top_0/VDD" "adc_top_0/config_2_in[9]" 21.7737
cap "adc_top_0/VDD" "adc_top_0/config_2_in[8]" 22.7642
cap "adc_top_0/VDD" "rst_n" 26.4921
cap "adc_top_0/VSS" "m3_n4546_59724#" 9.16638
cap "adc_top_0/VDD" "m3_n4534_58364#" 6.50378
cap "adc_top_0/config_2_in[8]" "adc_top_0/VDD" 273.073
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_448_47#" 0.00465143
cap "adc_top_0/config_2_in[7]" "adc_top_0/VDD" 1.09321
cap "adc_top_0/config_2_in[8]" "adc_top_0/_2526_/S" 0.00188469
cap "adc_top_0/config_2_in[8]" "adc_top_0/net19" 0.00386944
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/CLK" 0.0272307
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_761_289#" 2.81893e-18
cap "adc_top_0/config_2_in[8]" "adc_top_0/config_2_in[9]" -12.1696
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_27_47#" 0.0677151
cap "adc_top_0/input33/X" "adc_top_0/config_2_in[8]" 0.0032781
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/D" 0.0445367
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_543_47#" 0.0484312
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_193_47#" 0.0233763
cap "adc_top_0/config_2_in[8]" "adc_top_0/VSS" 3.70418
cap "adc_top_0/config_2_in[8]" "adc_top_0/input32/X" 0.00213516
cap "adc_top_0/config_2_in[8]" "rst_n" 0.012981
cap "adc_top_0/config_2_in[8]" "adc_top_0/config_2_in[7]" -13.4978
cap "adc_top_0/config_2_in[8]" "adc_top_0/FILLER_104_1/VPWR" 0.144708
cap "adc_top_0/config_2_in[8]" "adc_top_0/PHY_240/VGND" 2.77556e-17
cap "adc_top_0/PHY_240/VGND" "adc_top_0/VDD" -0.0582919
cap "adc_top_0/config_2_in[8]" "adc_top_0/VDD" -0.252506
cap "adc_top_0/PHY_240/VGND" "adc_top_0/config_2_in[8]" 0.0652559
cap "adc_top_0/VDD" "adc_top_0/_3117_/a_27_47#" -0.0846819
cap "adc_top_0/VDD" "adc_top_0/_3117_/CLK" -0.761838
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/a_27_47#" 0.0917097
cap "adc_top_0/config_2_in[8]" "adc_top_0/_3117_/CLK" 1.10519
cap "adc_bridge_0/FILLER_0_108_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_106_3/VPWR" "tie1" 9.07443
cap "tie1" "adc_bridge_0/FILLER_0_107_3/VGND" 15.0048
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_106_3/VPB" 2.37004
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_109_3/VGND" "tie1" 0.902749
cap "adc_bridge_0/FILLER_0_108_3/VPWR" "tie1" 16.2982
cap "tie1" "adc_bridge_0/FILLER_0_107_3/VGND" 0.289658
cap "adc_bridge_0/FILLER_0_105_3/VGND" "tie1" 0.00339504
cap "tie1" "adc_bridge_0/FILLER_0_108_3/VPWR" 0.194002
cap "adc_bridge_0/FILLER_0_106_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/FILLER_0_109_3/VGND" "tie1" 0.107633
cap "adc_bridge_0/output41/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/output40/VGND" "adc_bridge_0/adc_cfg2[12]" 0.758365
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[12]" -0.0141143
cap "adc_bridge_0/output40/VGND" "adc_bridge_0/VDD" -0.602566
cap "adc_bridge_0/output41/VPWR" "adc_bridge_0/adc_cfg2[12]" 0.069879
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/adc_cfg2[12]" -5.38182
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/output40/VGND" 196.153
cap "adc_bridge_0/adc_cfg2[11]" "adc_bridge_0/adc_cfg2[12]" -5.38182
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[12]" 233.124
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[11]" 2.08353
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/VSS" 88.3926
cap "adc_top_0/VSS" "conv_start" 5.40109
cap "m3_n4500_61084#" "adc_top_0/VSS" 3.73914
cap "m3_n4546_59724#" "adc_top_0/VSS" 8.82651
cap "rst_n" "adc_top_0/VDD" 14.4347
cap "adc_top_0/config_2_in[9]" "adc_top_0/VDD" 3.99618
cap "adc_top_0/VSS" "rst_n" 96.3908
cap "adc_top_0/VSS" "adc_top_0/config_2_in[9]" 335.872
cap "adc_top_0/config_2_in[10]" "adc_top_0/VDD" 2.30393
cap "adc_top_0/config_2_in[9]" "rst_n" 0.00841437
cap "adc_top_0/VSS" "adc_top_0/config_2_in[10]" 28.548
cap "m3_n4546_59724#" "adc_bridge_0/VSS" 0.806615
cap "adc_top_0/config_2_in[9]" "adc_top_0/PHY_256/VPWR" 0.0266223
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/a_841_47#" 0.000205429
cap "adc_top_0/config_2_in[9]" "adc_top_0/config_2_in[10]" -10.4162
cap "adc_top_0/config_2_in[9]" "adc_top_0/config_2_in[8]" -12.3333
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/X" 0.0200038
cap "adc_top_0/config_2_in[9]" "adc_top_0/VSS" 9.5236
cap "adc_top_0/config_2_in[9]" "adc_top_0/input19/X" 0.00113552
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/a_558_47#" 0.0112107
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/a_62_47#" 0.0126728
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/a_664_47#" 0.00556555
cap "adc_top_0/_2524_/A" "adc_top_0/config_2_in[9]" 1.38778e-17
cap "adc_top_0/config_2_in[9]" "adc_top_0/VDD" 253.123
cap "adc_top_0/config_2_in[9]" "rst_n" 0.00432701
cap "adc_top_0/config_2_in[9]" "adc_top_0/_3117_/CLK" 0.00248296
cap "adc_top_0/config_2_in[9]" "adc_top_0/_2526_/S" 0.00057415
cap "adc_top_0/config_2_in[9]" "adc_top_0/input33/a_381_47#" 0.00366131
cap "adc_top_0/input33/a_62_47#" "adc_top_0/VDD" -0.0579995
cap "adc_top_0/_3117_/CLK" "adc_top_0/VDD" -0.0857555
cap "adc_top_0/config_2_in[9]" "adc_top_0/VDD" -0.716836
cap "adc_top_0/input33/a_62_47#" "adc_top_0/config_2_in[9]" 0.0966082
cap "adc_top_0/_3117_/CLK" "adc_top_0/config_2_in[9]" 0.0647837
cap "adc_top_0/PHY_248/VGND" "adc_top_0/VDD" -0.0541629
cap "adc_top_0/PHY_248/VGND" "adc_top_0/config_2_in[9]" 0.0870079
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_109_3/VGND" 14.102
cap "tie1" "adc_bridge_0/FILLER_0_111_3/VGND" 8.6511
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_108_3/VPWR" 0.966082
cap "tie1" "adc_bridge_0/FILLER_0_110_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_110_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_111_3/VGND" 0.144829
cap "adc_bridge_0/FILLER_0_108_3/VPWR" "tie1" 0.0993193
cap "adc_bridge_0/FILLER_0_110_3/VPWR" "tie1" 0.293322
cap "tie1" "adc_bridge_0/FILLER_0_112_3/VPWR" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_109_3/VGND" 0.182025
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/PHY_EDGE_ROW_107_Right_107/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/PHY_EDGE_ROW_107_Right_107/VGND" 0.118506
cap "adc_bridge_0/PHY_EDGE_ROW_110_Right_110/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/PHY_EDGE_ROW_110_Right_110/VPWR" "adc_bridge_0/adc_cfg2[13]" 0.487558
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/PHY_EDGE_ROW_107_Right_107/VGND" 196.153
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/adc_cfg2[13]" -5.38182
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/adc_cfg2[14]" -3.36364
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/VDD" 235.806
cap "adc_bridge_0/VSS" "m3_n4546_59724#" 2.08353
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/VDD" 0.211179
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/VSS" 90.255
cap "adc_bridge_0/adc_cfg2[12]" "adc_bridge_0/VSS" 4.4933
cap "rst_n" "adc_top_0/VDD" 14.4347
cap "adc_top_0/VDD" "adc_top_0/config_2_in[10]" 2.12323
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "m3_n4602_62444#" "adc_top_0/VSS" 2.13687
cap "adc_top_0/config_2_in[10]" "adc_top_0/VSS" 296.797
cap "adc_top_0/VDD" "adc_top_0/config_2_in[11]" 1.12245
cap "adc_top_0/VSS" "adc_top_0/config_2_in[11]" 12.1609
cap "rst_n" "adc_top_0/config_2_in[10]" 0.053683
cap "conv_start" "adc_top_0/VSS" 13.7357
cap "m3_n4500_61084#" "adc_top_0/VSS" 4.56611
cap "rst_n" "adc_top_0/config_2_in[11]" 8.88178e-16
cap "adc_top_0/_3116_/CLK" "adc_top_0/config_2_in[10]" 0.00204758
cap "adc_top_0/config_2_in[11]" "adc_top_0/config_2_in[10]" -10.3982
cap "adc_top_0/config_2_in[10]" "conv_start" 0.0020467
cap "adc_top_0/config_2_in[10]" "adc_top_0/input19/X" 0.000994005
cap "adc_top_0/config_2_in[10]" "adc_top_0/input19/a_381_47#" 2.77556e-17
cap "adc_top_0/config_2_in[10]" "adc_top_0/VSS" -0.736402
cap "adc_top_0/config_2_in[9]" "adc_top_0/config_2_in[10]" -10.4162
cap "adc_top_0/config_2_in[10]" "rst_n" 0.00432701
cap "adc_top_0/config_2_in[10]" "adc_top_0/input19/a_664_47#" 2.77556e-17
cap "adc_top_0/input19/a_841_47#" "adc_top_0/config_2_in[10]" -6.93889e-18
cap "adc_top_0/_3116_/VPWR" "adc_top_0/config_2_in[10]" 0.0771663
cap "adc_top_0/config_2_in[10]" "adc_top_0/VDD" 251.607
cap "adc_top_0/config_2_in[10]" "adc_top_0/VDD" -0.235229
cap "adc_top_0/config_2_in[10]" "adc_top_0/_3116_/VPWR" 0.974074
cap "adc_top_0/_3116_/VPWR" "adc_top_0/VDD" -0.612478
cap "adc_top_0/_3116_/CLK" "adc_top_0/config_2_in[10]" 0.090331
cap "adc_top_0/_3116_/CLK" "adc_top_0/VDD" -0.10209
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/FILLER_0_112_3/VPWR" "adc_bridge_0/VDD" -0.40936
cap "adc_bridge_0/FILLER_0_114_3/VPWR" "tie1" 3.5001
cap "adc_bridge_0/FILLER_0_113_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/VDD" 78.8395
cap "adc_bridge_0/FILLER_0_112_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_113_3/VGND" "adc_bridge_0/VSS" -0.40936
cap "adc_bridge_0/FILLER_0_114_3/VPB" "tie1" 1.1723
cap "adc_bridge_0/FILLER_0_111_3/VGND" "tie1" 6.35369
cap "adc_bridge_0/FILLER_0_112_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_114_3/VPWR" 0.146661
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_111_3/VGND" -0.023979
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_112_3/VPWR" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_113_3/VGND" 0.260234
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_114_3/VPWR" -0.0466545
cap "adc_bridge_0/FILLER_0_113_3/VGND" "adc_bridge_0/VDD" -0.0168501
cap "tie1" "adc_bridge_0/FILLER_0_112_3/VPWR" 0.263898
cap "tie1" "adc_bridge_0/FILLER_0_111_3/VGND" 0.144829
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_113_78/VPWR" -0.724728
cap "adc_bridge_0/adc_cfg2[14]" "adc_bridge_0/FILLER_0_113_78/VPWR" 0.758365
cap "adc_bridge_0/adc_cfg2[14]" "adc_bridge_0/FILLER_0_109_78/VGND" 0.069879
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_109_78/VGND" -0.0619442
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[14]" -0.0682752
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[14]" 264.471
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[13]" 2.83942
cap "adc_bridge_0/FILLER_0_109_78/VGND" "adc_bridge_0/adc_cfg2[14]" 211.327
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/FILLER_0_109_78/VGND" 5.44352
cap "adc_bridge_0/adc_cfg2[13]" "adc_bridge_0/adc_cfg2[14]" -3.36364
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/adc_cfg2[14]" -3.36364
cap "adc_bridge_0/VSS" "m3_n4500_61084#" 4.82158
cap "m3_n4500_61084#" "adc_top_0/VDD" 2.23912
cap "m3_n4500_61084#" "adc_top_0/VSS" 2.32688
cap "adc_bridge_0/VDD" "m3_n4500_61084#" 1.89487
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[14]" 101.986
cap "adc_bridge_0/VSS" "m3_n4546_59724#" 1.40005
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[14]" 15.3402
cap "adc_bridge_0/VDD" "m3_n4546_59724#" 1.40502
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[13]" 10.0552
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[13]" 4.72866
cap "adc_top_0/config_2_in[11]" "adc_top_0/VDD" 17.9819
cap "rst_n" "adc_top_0/VDD" 28.3149
cap "m3_n4602_62444#" "adc_top_0/VDD" 1.81832
cap "adc_top_0/VSS" "adc_top_0/config_2_in[12]" 4.56611
cap "rst_n" "adc_top_0/config_2_in[11]" 0.00841437
cap "adc_top_0/VSS" "conv_start" 23.2893
cap "adc_top_0/VDD" "adc_top_0/config_2_in[12]" 2.74316
cap "m3_n4428_63804#" "adc_top_0/VSS" 1.30309
cap "adc_top_0/VDD" "conv_start" 4.8372
cap "adc_top_0/config_2_in[11]" "adc_top_0/VSS" 293.652
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "m3_n4602_62444#" "adc_top_0/VSS" 2.79034
cap "adc_top_0/config_2_in[10]" "adc_top_0/VDD" 0.433561
cap "m3_n4428_63804#" "adc_top_0/VDD" 1.32926
cap "adc_top_0/PHY_256/VGND" "adc_top_0/config_2_in[11]" 0.0358286
cap "rst_n" "adc_top_0/config_2_in[11]" 0.00432701
cap "adc_top_0/input20/a_558_47#" "adc_top_0/config_2_in[11]" 0.0103262
cap "adc_top_0/config_2_in[12]" "adc_top_0/config_2_in[11]" -15.0712
cap "adc_top_0/input20/X" "adc_top_0/config_2_in[11]" 0.0206026
cap "adc_top_0/net23" "adc_top_0/config_2_in[11]" 0.00116409
cap "adc_top_0/input20/a_841_47#" "adc_top_0/config_2_in[11]" 0.00380618
cap "adc_top_0/VSS" "adc_top_0/config_2_in[11]" 2.90339
cap "adc_top_0/input20/a_664_47#" "adc_top_0/config_2_in[11]" 0.00929342
cap "adc_top_0/input20/a_62_47#" "adc_top_0/config_2_in[11]" 0.024127
cap "adc_top_0/input20/a_381_47#" "adc_top_0/config_2_in[11]" 0.0135329
cap "conv_start" "adc_top_0/config_2_in[11]" 0.0020467
cap "adc_top_0/_2519_/X" "adc_top_0/config_2_in[11]" 0.00328068
cap "adc_top_0/_3116_/CLK" "adc_top_0/config_2_in[11]" 0.00333479
cap "adc_top_0/config_2_in[10]" "adc_top_0/config_2_in[11]" -10.3982
cap "adc_top_0/VDD" "adc_top_0/config_2_in[11]" 273.329
cap "adc_top_0/config_2_in[10]" "adc_top_0/VDD" 0.556139
cap "adc_top_0/_3116_/CLK" "adc_top_0/VDD" -0.0857555
cap "adc_top_0/PHY_256/VGND" "adc_top_0/VDD" -0.592654
cap "adc_top_0/_3116_/CLK" "adc_top_0/config_2_in[11]" 0.0647837
cap "adc_top_0/config_2_in[11]" "adc_top_0/VDD" -0.320023
cap "adc_top_0/PHY_256/VGND" "adc_top_0/config_2_in[11]" 0.936499
cap "adc_bridge_0/FILLER_0_113_3/VGND" "tie1" -1.84484e-16
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_116_3/VPWR" "tie1" 12.4364
cap "adc_bridge_0/FILLER_0_115_3/VGND" "tie1" 15.0048
cap "adc_bridge_0/FILLER_0_114_3/VPWR" "tie1" 13.7641
cap "adc_bridge_0/FILLER_0_114_3/VPB" "tie1" 3.39061
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_116_3/VPB" "tie1" 3.09937
cap "adc_bridge_0/FILLER_0_116_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_114_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_115_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/FILLER_0_113_3/VGND" "tie1" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_117_3/VGND" 0.0294237
cap "adc_bridge_0/PHY_EDGE_ROW_114_Right_114/VPWR" "adc_bridge_0/adc_cfg2[15]" 0.152836
cap "adc_bridge_0/PHY_EDGE_ROW_114_Right_114/VPWR" "adc_bridge_0/VDD" -0.119305
cap "adc_bridge_0/fanout64/a_27_47#" "adc_bridge_0/adc_cfg2[15]" 0.00575156
cap "adc_bridge_0/fanout64/a_27_47#" "adc_bridge_0/VDD" -0.00277578
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/output42/VGND" 0.654124
cap "adc_bridge_0/output42/VGND" "adc_bridge_0/VDD" -0.490932
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/adc_cfg2[14]" "adc_bridge_0/adc_cfg2[15]" -3.36364
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/VDD" 233.124
cap "adc_bridge_0/output42/VGND" "adc_bridge_0/adc_cfg2[15]" 202.455
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/adc_cfg1[10]" -5.55
cap "m3_n4500_61084#" "adc_bridge_0/VSS" 2.49411
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[15]" 106.99
cap "adc_bridge_0/VSS" "m3_n4602_62444#" 4.85382
cap "m3_n4500_61084#" "adc_top_0/VSS" 5.94382
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[15]" 2.87341
cap "m3_n4500_61084#" "adc_top_0/VDD" 0.0751455
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[14]" 12.3692
cap "adc_top_0/VSS" "m3_n4602_62444#" 1.20737
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg2[14]" 1.01211
cap "adc_top_0/VSS" "adc_top_0/config_2_in[13]" 4.60866
cap "adc_top_0/VSS" "conv_start" 28.1265
cap "adc_top_0/VDD" "adc_top_0/config_2_in[12]" 1.69089
cap "adc_top_0/VSS" "adc_top_0/config_2_in[12]" 297.555
cap "rst_n" "adc_top_0/VDD" 14.4347
cap "rst_n" "adc_top_0/config_2_in[12]" 0.0168287
cap "adc_top_0/VSS" "rst_n" 106.454
cap "adc_top_0/VSS" "m3_n4428_63804#" 3.28836
cap "adc_top_0/_3115_/CLK" "adc_top_0/config_2_in[12]" 0.00754458
cap "adc_top_0/input21/a_558_47#" "adc_top_0/config_2_in[12]" 0.0270054
cap "adc_top_0/input21/VPWR" "adc_top_0/config_2_in[12]" 0.0885719
cap "adc_top_0/config_2_in[12]" "adc_top_0/VSS" 12.7009
cap "adc_top_0/config_2_in[12]" "adc_top_0/_2520_/a_75_212#" 0.00459275
cap "rst_n" "adc_top_0/config_2_in[12]" 0.00865401
cap "adc_top_0/input21/a_841_47#" "adc_top_0/config_2_in[12]" 0.00455538
cap "adc_top_0/input21/a_664_47#" "adc_top_0/config_2_in[12]" 0.0133979
cap "adc_top_0/config_2_in[12]" "adc_top_0/input21/a_381_47#" 0.0140543
cap "adc_top_0/config_2_in[12]" "adc_top_0/VDD" 254.356
cap "adc_top_0/input21/X" "adc_top_0/config_2_in[12]" 0.0524597
cap "adc_top_0/input21/a_62_47#" "adc_top_0/config_2_in[12]" 0.0326616
cap "adc_top_0/net23" "adc_top_0/config_2_in[12]" 0.0025038
cap "adc_top_0/_2520_/X" "adc_top_0/config_2_in[12]" 0.00384521
cap "adc_top_0/config_2_in[11]" "adc_top_0/config_2_in[12]" -15.0712
cap "conv_start" "adc_top_0/config_2_in[12]" 0.0040934
cap "adc_top_0/config_2_in[13]" "adc_top_0/config_2_in[12]" -16.0451
cap "adc_top_0/_3115_/CLK" "adc_top_0/VDD" -0.0775883
cap "adc_top_0/input21/VPWR" "adc_top_0/VDD" -0.345289
cap "adc_top_0/config_2_in[12]" "adc_top_0/_3115_/CLK" 0.0586138
cap "adc_top_0/input21/VPWR" "adc_top_0/config_2_in[12]" 0.554675
cap "adc_top_0/config_2_in[12]" "adc_top_0/VDD" -0.606703
cap "adc_bridge_0/FILLER_0_118_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/FILLER_0_119_3/VGND" "tie1" 5.02592
cap "tie1" "adc_bridge_0/FILLER_0_116_3/VPB" 1.46355
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_118_3/VPB" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_116_3/VPWR" 4.82787
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_117_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_119_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_117_3/VGND" "tie1" 0.260234
cap "adc_bridge_0/FILLER_0_118_3/VPWR" "tie1" 0.263898
cap "adc_bridge_0/FILLER_0_116_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/_242_/VPWR" "adc_bridge_0/VDD" -0.0550035
cap "adc_bridge_0/_366_/Q" "adc_bridge_0/VDD" -0.153739
cap "adc_bridge_0/adc_cfg1[10]" "adc_bridge_0/fanout64/VGND" 0.758365
cap "adc_bridge_0/VDD" "adc_bridge_0/fanout64/VGND" -0.602566
cap "adc_bridge_0/_242_/VPWR" "adc_bridge_0/adc_cfg1[10]" 0.069879
cap "adc_bridge_0/_366_/Q" "adc_bridge_0/adc_cfg1[10]" 0.133912
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[10]" 196.153
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/adc_cfg1[10]" -5.55
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/adc_cfg1[10]" -5.55
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[10]" 233.124
cap "adc_bridge_0/VSS" "m3_n4602_62444#" 4.85066
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg1[10]" 175.301
cap "adc_top_0/VSS" "m3_n4602_62444#" 2.6551
cap "adc_bridge_0/VSS" "m3_n4428_63804#" 8.71746
cap "adc_bridge_0/adc_cfg2[15]" "adc_bridge_0/VDD" 1.45065
cap "adc_top_0/VSS" "m3_n4428_63804#" 0.342519
cap "adc_bridge_0/VSS" "adc_bridge_0/adc_cfg2[15]" 27.0336
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[10]" 4.80185
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "adc_top_0/config_2_in[13]" "rst_n" 0.00841437
cap "adc_top_0/VDD" "rst_n" 14.4347
cap "adc_top_0/config_2_in[14]" "adc_top_0/VSS" 1.9591
cap "adc_top_0/config_2_in[13]" "adc_top_0/VSS" 284.661
cap "conv_start" "adc_top_0/VSS" 23.2893
cap "adc_top_0/_3104_/a_193_47#" "adc_top_0/config_2_in[13]" 0.00771581
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3104_/a_448_47#" 0.00153614
cap "adc_top_0/config_2_in[13]" "adc_top_0/config_2_in[14]" -16.3654
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3104_/a_651_413#" 2.77556e-17
cap "adc_top_0/config_2_in[13]" "adc_top_0/VSS" -0.736402
cap "adc_top_0/_3104_/D" "adc_top_0/config_2_in[13]" 0.0147038
cap "adc_top_0/config_2_in[13]" "conv_start" 0.0020467
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3104_/a_543_47#" 0.00249739
cap "adc_top_0/_3104_/RESET_B" "adc_top_0/config_2_in[13]" 0.00192517
cap "adc_top_0/_3104_/a_27_47#" "adc_top_0/config_2_in[13]" 0.0176481
cap "adc_top_0/config_2_in[13]" "adc_top_0/config_2_in[12]" -16.0451
cap "adc_top_0/_3104_/a_761_289#" "adc_top_0/config_2_in[13]" 0.00211811
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3104_/VPWR" 0.0888323
cap "adc_top_0/config_2_in[13]" "adc_top_0/VDD" 251.661
cap "adc_top_0/input23/X" "adc_top_0/config_2_in[13]" 0.0012754
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3114_/CLK" 0.0178689
cap "adc_top_0/config_2_in[13]" "rst_n" 0.00432701
cap "adc_top_0/_3114_/CLK" "adc_top_0/config_2_in[13]" 0.35531
cap "adc_top_0/config_2_in[13]" "adc_top_0/_3104_/a_193_47#" 0.0558481
cap "adc_top_0/config_2_in[13]" "adc_top_0/VDD" -0.26207
cap "adc_top_0/_3104_/VPWR" "adc_top_0/VDD" -0.352059
cap "adc_top_0/_3104_/VPWR" "adc_top_0/config_2_in[13]" 0.565551
cap "adc_top_0/_3114_/CLK" "adc_top_0/VDD" -0.216964
cap "adc_top_0/VDD" "adc_top_0/_3104_/a_193_47#" -0.0134977
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "tie1" 0.531705
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "adc_bridge_0/FILLER_0_121_3/VGND" "tie1" 13.3197
cap "adc_bridge_0/FILLER_0_120_3/VPWR" "tie1" 17.2642
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "adc_bridge_0/FILLER_0_119_3/VGND" "tie1" 9.97887
cap "adc_bridge_0/FILLER_0_120_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_121_3/VGND" -0.40936
cap "adc_bridge_0/FILLER_0_118_3/VPWR" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_121_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_119_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_120_3/VPWR" -0.0168501
cap "adc_bridge_0/FILLER_0_120_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "adc_bridge_0/VDD" -0.039252
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "tie1" 0.0906468
cap "adc_bridge_0/PHY_EDGE_ROW_120_Right_120/VPWR" "adc_bridge_0/VDD" -0.37564
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/PHY_EDGE_ROW_117_Right_117/VGND" 0.118506
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/PHY_EDGE_ROW_120_Right_120/VPWR" 0.487558
cap "adc_bridge_0/PHY_EDGE_ROW_117_Right_117/VGND" "adc_bridge_0/VDD" -0.0915892
cap "adc_bridge_0/adc_cfg1[10]" "adc_bridge_0/adc_cfg1[11]" -5.55
cap "adc_bridge_0/PHY_EDGE_ROW_117_Right_117/VGND" "adc_bridge_0/adc_cfg1[11]" 421.451
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/VDD" 275.44
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/adc_cfg1[11]" -5.04545
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/VSS" 152.763
cap "m3_n4428_63804#" "adc_bridge_0/VSS" 9.3785
cap "adc_bridge_0/VDD" "m3_n4702_65164#" 7.1434
cap "adc_bridge_0/adc_cfg1[10]" "adc_bridge_0/VSS" 105.369
cap "m3_n4428_63804#" "adc_top_0/VSS" 1.08361
cap "adc_bridge_0/VDD" "m3_n4428_63804#" 6.63617
cap "m3_n4702_65164#" "adc_bridge_0/VSS" 20.0067
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[10]" 13.1764
cap "adc_top_0/VSS" "adc_top_0/config_2_in[14]" 286.94
cap "adc_top_0/VDD" "conv_start" 1.39069
cap "rst_n" "adc_top_0/VDD" 18.4253
cap "adc_top_0/VDD" "adc_top_0/config_2_in[14]" 14.5124
cap "adc_top_0/VSS" "conv_start" 23.2893
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "adc_top_0/config_2_in[14]" "adc_top_0/VSS" 2.27402
cap "adc_top_0/config_2_in[14]" "adc_top_0/VDD" 269.759
cap "adc_top_0/config_2_in[14]" "adc_top_0/config_2_in[15]" -15.908
cap "adc_top_0/config_2_in[14]" "adc_top_0/config_2_in[13]" -16.3654
cap "adc_top_0/_3114_/CLK" "adc_top_0/VDD" -0.131527
cap "adc_top_0/config_2_in[14]" "adc_top_0/_3114_/VGND" 0.91808
cap "adc_top_0/_3114_/VGND" "adc_top_0/VDD" -0.602566
cap "adc_top_0/config_2_in[14]" "adc_top_0/_3114_/CLK" 0.134135
cap "adc_top_0/config_2_in[14]" "adc_top_0/VDD" -0.242099
cap "adc_bridge_0/VSS" "tie1" 52.7615
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_124_3/VPB" "tie1" 2.2224
cap "adc_bridge_0/FILLER_0_124_3/VPWR" "tie1" 8.33684
cap "tie1" "adc_bridge_0/FILLER_0_123_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_122_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "tie1" 16.7325
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_123_3/VGND" -0.0328301
cap "tie1" "adc_bridge_0/FILLER_0_121_3/VGND" 1.6851
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "adc_bridge_0/VSS" -0.295489
cap "adc_bridge_0/FILLER_0_123_3/VGND" "adc_bridge_0/VSS" -0.0738305
cap "adc_bridge_0/FILLER_0_123_3/VGND" "tie1" 0.289658
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "adc_bridge_0/VSS" -0.0259552
cap "tie1" "adc_bridge_0/FILLER_0_124_3/VPWR" 0.146661
cap "adc_bridge_0/FILLER_0_122_3/VPWR" "tie1" 0.202675
cap "adc_bridge_0/FILLER_0_121_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/PHY_EDGE_ROW_122_Right_122/VPWR" "adc_bridge_0/output23/VGND" -0.154142
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/PHY_EDGE_ROW_122_Right_122/VPWR" 0.758365
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/output23/VGND" 0.0510409
cap "adc_bridge_0/VDD" "adc_bridge_0/_368_/Q" -0.145376
cap "adc_bridge_0/_368_/Q" "adc_bridge_0/output23/VGND" -0.0563049
cap "adc_bridge_0/VDD" "adc_bridge_0/PHY_EDGE_ROW_122_Right_122/VPWR" -0.602566
cap "adc_bridge_0/_368_/Q" "adc_bridge_0/adc_cfg1[12]" 0.102797
cap "adc_bridge_0/VDD" "adc_bridge_0/output23/VGND" -0.0550035
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[12]" -0.0109447
cap "adc_bridge_0/output23/VGND" "adc_bridge_0/adc_cfg1[13]" 3.92254
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/output23/VGND" 304.836
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/adc_cfg1[13]" -5.04545
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/VDD" 3.70713
cap "adc_bridge_0/output23/VGND" "adc_bridge_0/adc_cfg1[12]" 451.224
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/adc_cfg1[12]" -5.04545
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[12]" 265.407
cap "adc_bridge_0/adc_cfg1[11]" "adc_bridge_0/VSS" 192.158
cap "m3_n4702_65164#" "adc_bridge_0/VSS" 29.1587
cap "m3_n4506_66524#" "adc_bridge_0/VSS" 96.1674
cap "adc_top_0/config_2_in[15]" "adc_top_0/VSS" 295.352
cap "adc_top_0/VDD" "rst_n" 24.3243
cap "adc_top_0/VDD" "adc_top_0/config_2_in[15]" 1.99183
cap "conv_start" "adc_top_0/config_2_in[15]" -2.84217e-14
cap "conv_start" "adc_top_0/VSS" 28.1265
cap "adc_top_0/config_2_in[15]" "rst_n" 0.00841437
cap "adc_top_0/VDD" "conv_start" 3.4465
cap "rst_n" "adc_top_0/VSS" 106.454
cap "adc_top_0/config_2_in[15]" "adc_top_0/input24/X" 0.00888459
cap "adc_top_0/config_2_in[15]" "adc_top_0/VDD" 254.224
cap "adc_top_0/config_2_in[15]" "adc_top_0/config_1_in[10]" -13.7037
cap "adc_top_0/config_2_in[15]" "adc_top_0/input24/a_27_47#" 0.0348676
cap "adc_top_0/config_2_in[15]" "rst_n" 0.00432701
cap "adc_top_0/config_2_in[15]" "adc_top_0/_3104_/VGND" 0.0631859
cap "adc_top_0/config_2_in[15]" "adc_top_0/VSS" 15.3079
cap "adc_top_0/config_2_in[15]" "adc_top_0/config_2_in[14]" -15.908
cap "adc_top_0/config_2_in[15]" "adc_top_0/ANTENNA_input24_A/VPWR" 0.0745294
cap "adc_top_0/config_2_in[15]" "conv_start" 0.0020467
cap "adc_top_0/config_2_in[15]" "adc_top_0/VDD" -0.326121
cap "adc_top_0/ANTENNA_input24_A/VPWR" "adc_top_0/VDD" -0.592654
cap "adc_top_0/ANTENNA_input24_A/VPWR" "adc_top_0/config_2_in[15]" 0.9395
cap "tie1" "adc_bridge_0/FILLER_0_126_3/VPWR" 16.385
cap "tie1" "adc_bridge_0/FILLER_0_126_3/VPB" 4.56292
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/FILLER_0_127_3/VGND" 1.05922
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_125_3/VGND" "tie1" 15.0048
cap "tie1" "adc_bridge_0/FILLER_0_124_3/VPB" 2.34051
cap "tie1" "adc_bridge_0/FILLER_0_124_3/VPWR" 8.9274
cap "tie1" "adc_bridge_0/FILLER_0_126_3/VPWR" 0.194002
cap "tie1" "adc_bridge_0/FILLER_0_125_3/VGND" 0.289658
cap "adc_bridge_0/FILLER_0_124_3/VPWR" "tie1" 0.146661
cap "adc_bridge_0/FILLER_0_127_3/VGND" "tie1" 0.117232
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/VDD" -0.00316966
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_124_72/VPWR" -0.119305
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/output25/VGND" 0.654124
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/FILLER_0_124_72/VPWR" 0.152836
cap "adc_bridge_0/output25/VGND" "adc_bridge_0/VDD" -0.490932
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/VDD" 8.27637
cap "m3_n4620_67884#" "adc_bridge_0/output25/VGND" 283.764
cap "adc_bridge_0/adc_cfg1[12]" "adc_bridge_0/output25/VGND" 461.353
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/adc_cfg1[14]" -7.4
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/VDD" 373.765
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/output26/VPB" 0.0371914
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/adc_cfg1[12]" -5.04545
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/output25/VGND" 94.8599
cap "m3_n4506_66524#" "adc_bridge_0/VSS" 91.5892
cap "m3_n4620_67884#" "adc_bridge_0/VSS" 192.158
cap "adc_top_0/VSS" "adc_top_0/config_1_in[10]" 283.177
cap "rst_n" "adc_top_0/VDD" 14.4347
cap "conv_start" "adc_top_0/VSS" 23.2893
cap "adc_top_0/VSS" "rst_n" 92.5737
cap "adc_top_0/config_1_in[10]" "adc_top_0/config_2_in[15]" -13.7037
cap "adc_top_0/config_1_in[10]" "adc_top_0/config_1_in[11]" -13.7225
cap "adc_top_0/config_1_in[10]" "adc_top_0/VDD" 251.16
cap "adc_top_0/config_1_in[10]" "adc_top_0/VSS" -0.748884
cap "adc_top_0/config_1_in[10]" "adc_top_0/_2501_/VGND" 0.0978839
cap "adc_top_0/_2501_/VGND" "adc_top_0/VDD" -0.0609333
cap "adc_top_0/input3/a_27_47#" "adc_top_0/config_1_in[10]" 0.418546
cap "adc_top_0/input3/a_27_47#" "adc_top_0/VDD" -0.289463
cap "adc_top_0/config_1_in[10]" "adc_top_0/VDD" -0.614572
cap "adc_bridge_0/FILLER_0_126_3/VPWR" "tie1" 0.879206
cap "adc_bridge_0/VSS" "tie1" 7.89411
cap "tie1" "adc_bridge_0/FILLER_0_128_3/VPWR" 17.2642
cap "tie1" "adc_bridge_0/FILLER_0_129_3/VGND" 8.91666
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "adc_bridge_0/FILLER_0_128_3/VPB" "tie1" 4.56292
cap "adc_bridge_0/FILLER_0_127_3/VGND" "tie1" 13.9456
cap "adc_bridge_0/FILLER_0_130_3/VPWR" "tie1" 0.0294237
cap "adc_bridge_0/FILLER_0_126_3/VPWR" "tie1" 0.0993193
cap "adc_bridge_0/FILLER_0_129_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_128_3/VPWR" "tie1" 0.293322
cap "adc_bridge_0/FILLER_0_127_3/VGND" "tie1" 0.172426
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_126_75/VGND" -1.06433
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[14]" -0.0532013
cap "adc_bridge_0/_370_/Q" "adc_bridge_0/VDD" -0.060435
cap "adc_bridge_0/PHY_EDGE_ROW_128_Right_128/VPWR" "adc_bridge_0/adc_cfg1[14]" 0.727188
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/adc_cfg1[14]" 0.010812
cap "adc_bridge_0/FILLER_0_126_75/VGND" "adc_bridge_0/adc_cfg1[14]" 1.51113
cap "adc_bridge_0/VDD" "adc_bridge_0/PHY_EDGE_ROW_128_Right_128/VPWR" -0.442417
cap "adc_bridge_0/_370_/Q" "adc_bridge_0/adc_cfg1[14]" 0.0649176
cap "adc_bridge_0/VDD" "adc_bridge_0/fanout65/VPWR" -0.00973084
cap "adc_bridge_0/adc_cfg1[14]" "adc_bridge_0/PHY_EDGE_ROW_128_Right_128/VPB" 1.31014
cap "adc_bridge_0/PHY_EDGE_ROW_128_Right_128/VPWR" "adc_bridge_0/adc_cfg1[14]" 1.62329
cap "adc_bridge_0/FILLER_0_126_75/VGND" "m3_n4488_69244#" 461.353
cap "adc_bridge_0/FILLER_0_126_75/VGND" "adc_bridge_0/adc_cfg1[14]" 16.2325
cap "adc_bridge_0/FILLER_0_126_75/VGND" "m3_n4620_67884#" 283.764
cap "m3_n4488_69244#" "adc_bridge_0/VDD" 1.7568
cap "adc_bridge_0/adc_cfg1[14]" "adc_bridge_0/VDD" 595.961
cap "adc_bridge_0/adc_cfg1[14]" "adc_bridge_0/adc_cfg1[13]" -7.4
cap "adc_bridge_0/adc_cfg1[14]" "adc_bridge_0/adc_cfg1[15]" -4.31667
cap "adc_bridge_0/FILLER_0_126_75/VGND" "adc_bridge_0/adc_cfg1[13]" 114.46
cap "adc_bridge_0/adc_cfg1[13]" "adc_bridge_0/VDD" 122.535
cap "adc_bridge_0/VSS" "m3_n4620_67884#" 217.149
cap "adc_top_0/config_1_in[11]" "adc_top_0/VSS" 151.867
cap "adc_top_0/VDD" "rst_n" 15.0211
cap "adc_top_0/VSS" "rst_n" 96.3345
cap "conv_start" "adc_top_0/VSS" 24.2355
cap "adc_top_0/config_1_in[11]" "adc_top_0/VSS" -0.424367
cap "adc_top_0/config_1_in[11]" "adc_top_0/VDD" 133.724
cap "adc_top_0/config_1_in[11]" "adc_top_0/config_1_in[10]" -13.7225
cap "adc_top_0/config_1_in[11]" "adc_top_0/VDD" -0.474563
cap "adc_top_0/config_1_in[11]" "adc_top_0/_3106_/VGND" 0.0978839
cap "adc_top_0/_3106_/VGND" "adc_top_0/VDD" -0.0609333
cap "adc_top_0/config_1_in[11]" "adc_top_0/input4/a_27_47#" 0.205169
cap "adc_top_0/input4/a_27_47#" "adc_top_0/VDD" -0.141894
cap "tie1" "adc_bridge_0/FILLER_0_131_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_132_3/VPB" "tie1" 1.23055
cap "adc_bridge_0/FILLER_0_132_3/VPWR" "adc_bridge_0/VSS" -0.0564004
cap "tie1" "adc_bridge_0/FILLER_0_129_3/VGND" 6.08813
cap "adc_bridge_0/FILLER_0_132_3/VPWR" "tie1" 3.76565
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_130_3/VPWR" -0.323096
cap "adc_bridge_0/VDD" "tie1" 78.8395
cap "adc_bridge_0/VSS" "tie1" 40.3545
cap "tie1" "adc_bridge_0/FILLER_0_130_3/VPWR" 17.2642
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_131_3/VGND" -0.0227285
cap "tie1" "adc_bridge_0/FILLER_0_130_3/VPB" 4.56292
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_131_3/VGND" -0.154049
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_131_3/VGND" -0.0642287
cap "tie1" "adc_bridge_0/FILLER_0_130_3/VPWR" 0.263898
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_131_3/VGND" -0.0659231
cap "adc_bridge_0/FILLER_0_129_3/VGND" "adc_bridge_0/VDD" -0.00194424
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_130_3/VPWR" -0.0259552
cap "tie1" "adc_bridge_0/FILLER_0_132_3/VPWR" 0.146661
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_132_3/VPWR" -0.068714
cap "tie1" "adc_bridge_0/FILLER_0_131_3/VGND" 0.260234
cap "adc_bridge_0/FILLER_0_129_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/VDD" -1.77177
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_133_73/VPWR" 0.237314
cap "adc_bridge_0/_371_/Q" "adc_bridge_0/adc_cfg1[15]" 0.0555596
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/VDD" -1.49519
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/FILLER_0_133_73/VPWR" -0.0527507
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/adc_cfg1[15]" 1.31457
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/adc_cfg1[15]" 1.08895
cap "adc_bridge_0/FILLER_0_133_73/VPWR" "adc_bridge_0/adc_cfg1[14]" 0.0936201
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/adc_cfg1[14]" 1.1188
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/adc_cfg1[14]" 0.657309
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_133_73/VPWR" -0.246288
cap "adc_bridge_0/_371_/Q" "adc_bridge_0/VDD" -0.0677868
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/VDD" -0.0840034
cap "adc_bridge_0/_371_/Q" "adc_bridge_0/adc_cfg1[15]" 0.741211
cap "adc_bridge_0/output27/VGND" "m3_n4488_69244#" 552.975
cap "adc_bridge_0/fanout65/X" "adc_bridge_0/adc_cfg1[15]" 0.015687
cap "adc_bridge_0/output28/a_27_47#" "adc_bridge_0/adc_cfg1[15]" 0.439475
cap "adc_bridge_0/FILLER_0_133_73/VPWR" "adc_bridge_0/adc_cfg1[15]" 1.19564
cap "adc_bridge_0/output27/VGND" "m3_n4620_67884#" 22.4254
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[15]" 490.588
cap "adc_bridge_0/fanout65/a_27_47#" "adc_bridge_0/adc_cfg1[15]" 0.188438
cap "adc_bridge_0/VDD" "m3_n4648_70604#" 169.905
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/adc_cfg1[14]" 36.0138
cap "adc_bridge_0/adc_cfg1[14]" "adc_bridge_0/adc_cfg1[15]" -4.31667
cap "adc_bridge_0/PHY_EDGE_ROW_130_Right_130/VPB" "adc_bridge_0/adc_cfg1[14]" 0.0616124
cap "adc_bridge_0/VDD" "m3_n4488_69244#" 10.0026
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/adc_cfg1[14]" 0.0109067
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/output28/VPB" 0.694461
cap "adc_bridge_0/output27/VGND" "adc_bridge_0/adc_cfg1[15]" 39.4535
cap "adc_bridge_0/PHY_EDGE_ROW_130_Right_130/VPB" "adc_bridge_0/adc_cfg1[15]" 1.78959
cap "adc_bridge_0/output27/VGND" "m3_n4648_70604#" 151.091
cap "adc_bridge_0/fanout65/VPWR" "adc_bridge_0/adc_cfg1[15]" 4.19989
cap "adc_bridge_0/_371_/a_1283_21#" "adc_bridge_0/adc_cfg1[15]" 0.637727
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[14]" 535.529
cap "m3_n4620_67884#" "adc_bridge_0/VSS" 38.9056
cap "adc_top_0/config_1_in[11]" "adc_top_0/VDD" 12.0504
cap "adc_top_0/VDD" "rst_n" 29.0817
cap "conv_start" "adc_top_0/VDD" 4.8372
cap "adc_top_0/VSS" "adc_top_0/config_1_in[11]" 133.267
cap "adc_top_0/VSS" "rst_n" 111.372
cap "adc_top_0/VSS" "adc_top_0/config_1_in[12]" 6.74163
cap "adc_top_0/VSS" "conv_start" 29.3638
cap "adc_top_0/config_1_in[12]" "adc_top_0/config_1_in[11]" -12.6044
cap "adc_top_0/VDD" "adc_top_0/config_1_in[11]" 132.877
cap "adc_top_0/VSS" "adc_top_0/config_1_in[12]" 9.27302
cap "adc_top_0/VSS" "adc_top_0/config_1_in[11]" 2.20702
cap "adc_top_0/VDD" "adc_top_0/input4/a_27_47#" -0.147569
cap "adc_top_0/config_1_in[11]" "adc_top_0/input4/a_27_47#" 0.213376
cap "adc_top_0/_3122_/CLK" "adc_top_0/VDD" -0.0939226
cap "adc_top_0/VDD" "adc_top_0/config_1_in[11]" -0.140009
cap "adc_top_0/_3122_/CLK" "adc_top_0/config_1_in[11]" 0.0709536
cap "tie1" "adc_bridge_0/FILLER_0_133_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_132_3/VPWR" "adc_bridge_0/VSS" -0.0303047
cap "tie1" "adc_bridge_0/VSS" 20.3011
cap "tie1" "adc_bridge_0/FILLER_0_132_3/VPB" 3.33236
cap "adc_bridge_0/FILLER_0_132_3/VPWR" "tie1" 13.4986
cap "adc_bridge_0/FILLER_0_134_3/VPB" "tie1" 3.15762
cap "tie1" "adc_bridge_0/FILLER_0_134_3/VPWR" 12.7019
cap "tie1" "adc_bridge_0/VDD" 33.9721
cap "adc_bridge_0/FILLER_0_134_3/VPWR" "tie1" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_135_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_132_3/VPWR" 0.146661
cap "tie1" "adc_bridge_0/FILLER_0_131_3/VGND" 0.0294237
cap "tie1" "adc_bridge_0/FILLER_0_133_3/VGND" 0.289658
cap "adc_bridge_0/FILLER_0_133_73/VPWR" "adc_bridge_0/VDD" -1.11153
cap "adc_bridge_0/FILLER_0_134_77/VPWR" "m3_n4572_71964#" 0.548711
cap "adc_bridge_0/FILLER_0_134_77/VPWR" "adc_bridge_0/adc_cfg1[15]" 0.887878
cap "adc_bridge_0/FILLER_0_129_77/VGND" "m3_n4572_71964#" 0.860489
cap "adc_bridge_0/FILLER_0_134_77/VPWR" "adc_bridge_0/VDD" -1.0679
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_129_77/VGND" 1.32471
cap "adc_bridge_0/FILLER_0_129_77/VGND" "adc_bridge_0/FILLER_0_133_73/VPWR" -0.0210548
cap "adc_bridge_0/FILLER_0_129_77/VGND" "adc_bridge_0/VDD" -1.59815
cap "adc_bridge_0/FILLER_0_133_73/VPWR" "m3_n4572_71964#" 0.5745
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_133_73/VPWR" 0.924443
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/output28/VPB" 1.79944
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/output28/a_27_47#" 0.199472
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_133_73/VPWR" 5.44995
cap "adc_bridge_0/FILLER_0_129_77/VGND" "m3_n4488_69244#" 153.299
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_134_77/VPWR" 5.37532
cap "adc_bridge_0/VDD" "m3_n4488_69244#" 0.1807
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_134_77/VPB" 1.6955
cap "adc_bridge_0/FILLER_0_129_77/VGND" "m3_n4572_71964#" 32.4415
cap "adc_bridge_0/FILLER_0_129_77/VGND" "m3_n4648_70604#" 242.754
cap "adc_bridge_0/VDD" "m3_n4572_71964#" 498.699
cap "adc_bridge_0/VDD" "m3_n4648_70604#" 104.06
cap "adc_bridge_0/adc_cfg1[15]" "adc_bridge_0/FILLER_0_129_77/VGND" 12.8305
cap "adc_bridge_0/VDD" "adc_bridge_0/adc_cfg1[15]" 520.124
cap "m3_n4488_69244#" "adc_bridge_0/VSS" 88.1213
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "conv_start" "adc_top_0/VSS" 23.2893
cap "adc_top_0/config_1_in[12]" "adc_top_0/VSS" 291.113
cap "adc_top_0/config_1_in[12]" "rst_n" 0.0168287
cap "adc_top_0/config_1_in[12]" "conv_start" -2.84217e-14
cap "rst_n" "adc_top_0/VDD" 14.4347
cap "adc_top_0/config_1_in[12]" "adc_top_0/VDD" 2.38775
cap "adc_top_0/_2171_/A" "adc_top_0/config_1_in[12]" -6.93889e-18
cap "adc_top_0/config_1_in[13]" "adc_top_0/config_1_in[12]" -12.562
cap "adc_top_0/config_1_in[11]" "adc_top_0/config_1_in[12]" -12.6044
cap "rst_n" "adc_top_0/config_1_in[12]" 0.00865401
cap "adc_top_0/_3123_/CLK" "adc_top_0/config_1_in[12]" 0.00507051
cap "adc_top_0/VSS" "adc_top_0/config_1_in[12]" 9.59408
cap "adc_top_0/input5/X" "adc_top_0/config_1_in[12]" 0.00273137
cap "adc_top_0/PHY_304/VPWR" "adc_top_0/config_1_in[12]" 0.187382
cap "adc_top_0/VDD" "adc_top_0/config_1_in[12]" 255.214
cap "conv_start" "adc_top_0/config_1_in[12]" 0.0040934
cap "adc_top_0/PHY_304/VPWR" "adc_top_0/VDD" -0.62239
cap "adc_top_0/config_1_in[12]" "adc_top_0/VDD" -0.286177
cap "adc_top_0/_3123_/CLK" "adc_top_0/config_1_in[12]" 0.118927
cap "adc_top_0/_3123_/CLK" "adc_top_0/VDD" -0.110257
cap "adc_top_0/PHY_304/VPWR" "adc_top_0/config_1_in[12]" 1.05892
cap "adc_bridge_0/FILLER_0_136_3/VPB" "tie1" 4.56292
cap "tie1" "adc_bridge_0/FILLER_0_137_3/VGND" 5.29147
cap "adc_bridge_0/FILLER_0_134_3/VPB" "tie1" 1.4053
cap "adc_bridge_0/VDD" "tie1" 33.9721
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_132_3/VPWR" "tie1" 21.8265
cap "tie1" "adc_bridge_0/FILLER_0_135_3/VGND" 15.0048
cap "adc_bridge_0/FILLER_0_133_3/VGND" "tie1" 0.405063
cap "tie1" "adc_bridge_0/FILLER_0_132_3/VPWR" 0.410559
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_133_57/VGND" 1.65904
cap "adc_bridge_0/FILLER_0_132_61/VPWR" "adc_bridge_0/VDD" -1.61828
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_132_61/VPWR" 1.40905
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_133_57/VGND" 1.09301
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_132_61/VPWR" 0.776718
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_133_57/VGND" -1.99221
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_134_77/VPWR" 1.98651
cap "adc_bridge_0/FILLER_0_136_77/VPWR" "m3_n4462_73324#" 7.36183
cap "m3_n4648_70604#" "adc_bridge_0/VDD" 21.6475
cap "m3_n4648_70604#" "adc_bridge_0/FILLER_0_133_73/VGND" 213.65
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_134_77/VPB" 0.708266
cap "m3_n4462_73324#" "adc_bridge_0/VDD" 520.124
cap "m3_n4572_71964#" "adc_bridge_0/VDD" 498.699
cap "adc_bridge_0/FILLER_0_136_77/VPB" "m3_n4462_73324#" 2.40376
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_133_73/VGND" 6.5606
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_133_73/VGND" 50.6268
cap "m3_n4648_70604#" "adc_bridge_0/VSS" 85.5111
cap "conv_start" "adc_top_0/VSS" 23.2893
cap "adc_top_0/VSS" "adc_top_0/config_1_in[13]" 283.177
cap "adc_top_0/VDD" "rst_n" 14.4347
cap "adc_top_0/VSS" "rst_n" 92.5737
cap "conv_start" "adc_top_0/config_1_in[13]" -2.84217e-14
cap "adc_top_0/config_1_in[13]" "rst_n" -2.84217e-14
cap "adc_top_0/config_1_in[13]" "adc_top_0/fanout89/a_841_47#" 0.00210294
cap "adc_top_0/config_1_in[13]" "adc_top_0/PHY_304/VGND" 0.189909
cap "adc_top_0/config_1_in[13]" "adc_top_0/fanout89/a_381_47#" 0.00199679
cap "adc_top_0/config_1_in[13]" "adc_top_0/fanout89/a_664_47#" 0.00322293
cap "adc_top_0/config_1_in[13]" "adc_top_0/fanout89/a_558_47#" 0.00268734
cap "adc_top_0/config_1_in[14]" "adc_top_0/config_1_in[13]" -11.58
cap "adc_top_0/config_1_in[12]" "adc_top_0/config_1_in[13]" -12.562
cap "adc_top_0/config_1_in[13]" "adc_top_0/fanout89/X" 0.000985605
cap "adc_top_0/config_1_in[13]" "adc_top_0/VDD" 251.191
cap "adc_top_0/config_1_in[13]" "adc_top_0/VSS" -0.748884
cap "adc_top_0/PHY_304/VPWR" "adc_top_0/config_1_in[13]" -0.204034
cap "adc_top_0/PHY_304/VGND" "adc_top_0/PHY_304/VPWR" -0.602566
cap "adc_top_0/PHY_304/VGND" "adc_top_0/config_1_in[13]" 1.05456
cap "tie1" "adc_bridge_0/FILLER_0_137_3/VGND" 9.71332
cap "tie1" "adc_bridge_0/FILLER_0_138_3/VPB" 2.42172
cap "tie1" "adc_bridge_0/FILLER_0_134_3/VPWR" 43.4275
cap "tie1" "adc_bridge_0/VSS" 7.89411
cap "adc_bridge_0/FILLER_0_134_3/VPWR" "tie1" 0.176085
cap "adc_bridge_0/FILLER_0_135_3/VGND" "tie1" 0.144829
cap "adc_bridge_0/FILLER_0_134_61/VPWR" "adc_bridge_0/FILLER_0_135_57/VGND" -1.00461
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_134_61/VPWR" 0.720973
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_135_57/VGND" 0.85745
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_134_61/VPWR" 0.032436
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_135_57/VGND" 0.505117
cap "m3_n4462_73324#" "adc_bridge_0/VDD" 499.694
cap "m3_n4572_71964#" "adc_bridge_0/FILLER_0_135_73/VGND" 206.588
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_135_73/VGND" 14.4463
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_138_73/VPWR" 4.17512
cap "m3_n4572_71964#" "adc_bridge_0/VDD" 153.879
cap "m3_n4462_73324#" "adc_bridge_0/PHY_EDGE_ROW_138_Right_138/VPB" 1.27763
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_136_77/VPWR" -6.10099e-17
cap "m3_n4572_71964#" "adc_bridge_0/VSS" 85.51
cap "rst_n" "adc_top_0/VDD" 28.3149
cap "adc_top_0/VDD" "adc_top_0/config_1_in[15]" 2.46342
cap "rst_n" "adc_top_0/VSS" 92.5737
cap "adc_top_0/config_1_in[14]" "adc_top_0/VDD" 9.7268
cap "adc_top_0/config_1_in[14]" "conv_start" -2.84217e-14
cap "adc_top_0/config_1_in[14]" "adc_top_0/VSS" 283.171
cap "rst_n" "adc_top_0/config_1_in[14]" 0.0175104
cap "adc_top_0/VDD" "conv_start" 4.8372
cap "adc_top_0/VSS" "conv_start" 23.2893
cap "adc_top_0/fanout89/VGND" "adc_top_0/config_1_in[14]" 0.0411774
cap "adc_top_0/config_1_in[14]" "adc_top_0/config_1_in[15]" -11.572
cap "adc_top_0/config_1_in[14]" "conv_start" 0.0020467
cap "adc_top_0/config_1_in[15]" "adc_top_0/VDD" 3.15988
cap "adc_top_0/config_1_in[13]" "adc_top_0/config_1_in[14]" -11.58
cap "adc_top_0/VSS" "adc_top_0/config_1_in[14]" -0.736402
cap "adc_top_0/config_1_in[14]" "adc_top_0/ANTENNA_input7_A/VPWR" 0.0510492
cap "adc_top_0/config_1_in[14]" "rst_n" 0.00432701
cap "adc_top_0/config_1_in[14]" "adc_top_0/VDD" 264.264
cap "adc_top_0/ANTENNA_input6_A/VPWR" "adc_top_0/config_1_in[14]" 0.240719
cap "adc_top_0/ANTENNA_input6_A/VPWR" "adc_top_0/_3126_/VGND" -0.0117287
cap "adc_top_0/_3126_/VGND" "adc_top_0/config_1_in[14]" 0.0512891
cap "VDD" "adc_top_0/pmat/VDD" 0.519332
cap "VDD" "adc_top_0/pmat/VSS" 1.63037
cap "VDD" "adc_top_0/pmat/VSS" 3.73676
cap "VDD" "adc_top_0/VDD" 4.91228
cap "adc_top_0/pmat/VSS" "VDD" 22.4407
cap "VDD" "adc_top_0/pmat/VDD" 10.0369
cap "VDD" "adc_top_0/pmat/VSS" 0.0858742
cap "adc_top_0/pmat/VSS" "VDD" 0.0616469
cap "adc_top_0/pmat/VSS" "VDD" 2.0463
cap "adc_top_0/pmat/VDD" "VDD" 42.811
cap "adc_top_0/VDD" "VDD" 6.49379
cap "adc_top_0/pmat/VDD" "VDD" 5.61457
cap "VDD" "adc_top_0/pmat/VDD" 13.8635
cap "adc_top_0/pmat/VSS" "VDD" 28.4389
cap "adc_top_0/pmat/VSS" "VDD" 1.96542
cap "adc_top_0/VDD" "VDD" 6.49379
cap "adc_top_0/pmat/VDD" "VDD" 0.763373
cap "VDD" "adc_top_0/pmat/VSS" 4.60152
cap "VDD" "adc_top_0/pmat/VSS" 0.111007
cap "adc_top_0/pmat/VSS" "VDD" 0.526024
cap "adc_top_0/VDD" "VDD" 0.530392
cap "adc_top_0/pmat/VSS" "VDD" 3.81838
cap "VDD" "adc_top_0/pmat/VSS" 1.77636e-15
cap "VDD" "adc_top_0/pmat/VDD" -2.77556e-17
cap "adc_top_0/pmat/VDD" "VDD" 25.0567
cap "adc_top_0/VDD" "VDD" 2.05385
cap "adc_top_0/pmat/VSS" "VDD" 0.883238
cap "adc_top_0/pmat/VDD" "adc_top_0/VDD" -2.27374e-13
cap "adc_top_0/pmat/VDD" "VDD" 2.47424
cap "adc_top_0/pmat/VDD" "VDD" 13.5557
cap "adc_top_0/pmat/VDD" "VDD" 0.494668
cap "adc_top_0/VDD" "VDD" 3.38898
cap "adc_top_0/pmat/VSS" "VDD" 27.1463
cap "adc_top_0/pmat/VSS" "VDD" 1.43242
cap "adc_top_0/pmat/VSS" "VDD" 3.12765
cap "adc_top_0/VDD" "adc_top_0/VDD" 3.38898
cap "adc_top_0/VDD" "adc_top_0/pmat/VDD" 0.687011
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" 2.94433
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" 1.50108
cap "adc_top_0/VDD" "adc_top_0/pmat/VDD" 15.5036
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" 25.1984
cap "adc_top_0/pmat/VDD" "adc_top_0/VDD" 0.894689
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" 0.319381
cap "adc_top_0/VDD" "adc_top_0/VDD" 0.741985
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" -1.38778e-17
cap "adc_top_0/VDD" "adc_top_0/pmat/VDD" 9.06056
cap "adc_top_0/pmat/VSS" "adc_top_0/VDD" 8.88178e-16
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" 315.777
cap "adc_bridge_0/VSS" "tie1" 42.8449
cap "tie1" "adc_bridge_0/FILLER_0_138_3/VPWR" 42.3904
cap "adc_bridge_0/VSS" "adc_bridge_0/FILLER_0_138_3/VPWR" 197.739
cap "adc_bridge_0/FILLER_0_138_3/VPWR" "adc_bridge_0/rst_n" -2.44936
cap "adc_bridge_0/VDD" "adc_bridge_0/rst_n" -1.00817
cap "adc_bridge_0/FILLER_0_138_45/VPWR" "adc_bridge_0/clk" -1.27146
cap "adc_bridge_0/VDD" "adc_bridge_0/FILLER_0_137_73/VGND" 513.516
cap "m3_n4462_73324#" "adc_bridge_0/FILLER_0_137_73/VGND" 210.029
cap "m3_n4462_73324#" "adc_bridge_0/VDD" 5.96975
cap "adc_bridge_0/VSS" "m3_n4462_73324#" 85.1828
cap "adc_top_0/VSS" "adc_top_0/config_1_in[15]" 284.781
cap "adc_top_0/config_1_in[15]" "adc_top_0/VDD" 2.86738
cap "adc_top_0/VSS" "conv_start" 20.772
cap "rst_n" "adc_top_0/VSS" 182.565
cap "adc_top_0/VSS" "adc_top_0/VDD" 26.0881
cap "adc_top_0/VDD" "conv_start" 0.0250862
cap "rst_n" "adc_top_0/VDD" 9.06226
cap "adc_top_0/config_1_in[15]" "adc_top_0/VSS" 1.32317
cap "adc_top_0/VDD" "adc_top_0/config_1_in[15]" 200.905
cap "adc_top_0/VDD" "adc_top_0/VSS" 17.0796
cap "conv_start" "adc_top_0/VDD" -0.892099
cap "adc_top_0/config_1_in[14]" "adc_top_0/config_1_in[15]" -11.572
cap "adc_top_0/VDD" "rst_n" -2.10922
cap "adc_top_0/ANTENNA_input7_A/VPWR" "adc_top_0/config_1_in[15]" -0.0532013
cap "VDD" "adc_top_0/pmat/VDD" 0.539397
cap "VDD" "adc_top_0/pmat/VSS" 0.6741
cap "VDD" "adc_top_0/pmat/VDD" 10.0369
cap "VDD" "adc_top_0/pmat/VSS" 25.0246
cap "VDD" "VDD" -61.1651
cap "VDD" "adc_top_0/pmat/VSS" 2.13718
cap "VDD" "adc_top_0/VDD" 6.18397
cap "VDD" "adc_top_0/VDD" 7.65676
cap "VDD" "adc_top_0/pmat/VSS" 0.0584628
cap "VDD" "adc_top_0/pmat/VDD" 47.5076
cap "VDD" "VDD" -84.6995
cap "adc_top_0/pmat/VDD" "VDD" 0.270764
cap "VDD" "adc_top_0/pmat/VSS" 0.891703
cap "adc_top_0/pmat/VSS" "VDD" 1.70671
cap "adc_top_0/pmat/VDD" "VDD" 13.8893
cap "adc_top_0/pmat/VSS" "VDD" 2.00972
cap "adc_top_0/VDD" "VDD" 8.31187
cap "adc_top_0/pmat/VSS" "VDD" 31.7037
cap "VDD" "VDD" -84.6995
cap "VDD" "adc_top_0/pmat/VDD" 0.810161
cap "VDD" "VDD" -5.03284
cap "VDD" "adc_top_0/pmat/VSS" 4.27586
cap "adc_top_0/VDD" "VDD" 0.551365
cap "VDD" "adc_top_0/pmat/VDD" 28.5021
cap "VDD" "adc_top_0/VDD" 2.24314
cap "adc_top_0/VSS" "VDD" 0.235417
cap "VDD" "VDD" -46.961
cap "adc_top_0/pmat/VSS" "VDD" 1.92476
cap "adc_top_0/pmat/VDD" "VDD" 13.5841
cap "adc_top_0/pmat/VDD" "VDD" 0.774525
cap "VDD" "VDD" -80.6691
cap "adc_top_0/pmat/VSS" "VDD" 30.8614
cap "adc_top_0/VDD" "VDD" 4.54751
cap "adc_top_0/pmat/VSS" "VDD" 1.64091
cap "adc_top_0/pmat/VSS" "adc_top_0/VDD" 2.04657
cap "adc_top_0/VDD" "adc_top_0/pmat/VDD" 15.7998
cap "adc_top_0/pmat/VDD" "adc_top_0/VDD" 0.774525
cap "adc_top_0/pmat/VSS" "adc_top_0/VDD" 1.50548
cap "adc_top_0/VDD" "adc_top_0/pmat/VSS" 28.6456
cap "VDD" "adc_top_0/VDD" -80.6691
cap "adc_top_0/VDD" "adc_top_0/VDD" 4.54751
cap "adc_top_0/VDD" "adc_top_0/pmat/VDD" 10.3064
cap "adc_top_0/VDD" "VDD" -15.961
cap "adc_top_0/VDD" "adc_top_0/VDD" 0.809496
cap "adc_top_0/VDD" "adc_top_0/VSS" -5.37693
cap "adc_top_0/VDD" "adc_top_0/VSS" 48.5447
cap "adc_bridge_0/VSS" "adc_bridge_0/VDD" 69.8499
cap "adc_bridge_0/VSS" "tie1" 9.98426
cap "adc_bridge_0/VSS" "adc_bridge_0/VDD" 68.7521
cap "adc_bridge_0/rst_n" "adc_bridge_0/VSS" -0.188849
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" 77.6183
cap "adc_bridge_0/VDD" "adc_bridge_0/rst_n" -0.859323
cap "adc_bridge_0/VDD" "adc_bridge_0/rst_n" -0.398436
cap "adc_bridge_0/VSS" "adc_bridge_0/rst_n" 3.6457
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" 47.195
cap "adc_bridge_0/rst_n" "adc_bridge_0/VSS" 3.46299
cap "rst_n" "adc_bridge_0/VSS" 3.46299
cap "adc_bridge_0/clk" "adc_bridge_0/VDD" -0.438295
cap "rst_n" "adc_bridge_0/VSS" 2.91083
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" 124.813
cap "adc_bridge_0/clk" "adc_bridge_0/VSS" 6.88016
cap "rst_n" "adc_bridge_0/VSS" 3.77471
cap "adc_bridge_0/VDD" "adc_bridge_0/clk" 0.655939
cap "adc_bridge_0/VSS" "adc_bridge_0/clk" 18.4791
cap "clk" "adc_bridge_0/VSS" 15.4339
cap "rst_n" "adc_bridge_0/VSS" 3.10372
cap "adc_bridge_0/VDD" "adc_bridge_0/VSS" 138.602
cap "adc_bridge_0/VDD" "clk" 0.263129
cap "adc_bridge_0/VSS" "rst_n" 0.289508
cap "adc_bridge_0/VSS" "clk" 1.54654
cap "adc_top_0/VSS" "VDD" 42.2379
cap "tie1" "adc_top_0/VSS" 2.11415
cap "clk" "adc_top_0/VSS" 18.9514
cap "adc_top_0/config_1_in[15]" "adc_top_0/VSS" 1.34767
cap "conv_start" "adc_top_0/VSS" 12.0428
cap "adc_top_0/VSS" "rst_n" 123.163
cap "adc_top_0/config_1_in[15]" "adc_top_0/VSS" 1.05133
cap "VDD" "rst_n" -2.13404
cap "conv_start" "VDD" -0.984439
cap "adc_top_0/VSS" "tie1" 3.07814
cap "adc_top_0/VSS" "rst_n" 4.07147
cap "adc_top_0/VSS" "VDD" 566.712
cap "VDD" "clk" 5.21567
cap "adc_top_0/VSS" "clk" 19.8253
cap "VDD" "clk" 7.84311
cap "clk" "adc_top_0/VSS" 25.6995
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "rst_n" 4.1808
cap "clk" "adc_top_0/VDD" 8.27545
cap "adc_top_0/VSS" "tie1" 3.1608
cap "adc_top_0/VSS" "clk" 20.3576
cap "adc_top_0/VSS" "adc_top_0/VDD" 113.502
cap "adc_top_0/VSS" "adc_top_0/VDD" 11.3112
cap "clk" "adc_top_0/VDD" 6.09349
cap "rst_n" "adc_top_0/VSS" 6.12185
cap "adc_top_0/VSS" "tie1" 4.56526
cap "adc_top_0/VSS" "clk" 34.7382
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "adc_top_0/VDD" 7.47172
cap "adc_top_0/VSS" "tie1" 3.73588
cap "adc_top_0/VSS" "adc_top_0/VDD" 124.813
cap "adc_top_0/VSS" "rst_n" 5.02482
cap "clk" "adc_top_0/VSS" 29.3964
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "tie1" 3.07814
cap "adc_top_0/VSS" "adc_top_0/VDD" 124.813
cap "adc_top_0/VSS" "clk" 19.8253
cap "adc_top_0/VSS" "rst_n" 4.07147
cap "clk" "adc_top_0/VDD" 9.38296
cap "tie1" "adc_top_0/VSS" 4.64792
cap "adc_top_0/VSS" "rst_n" 6.23118
cap "clk" "adc_top_0/VSS" 35.2706
cap "adc_top_0/VDD" "clk" 6.0504
cap "adc_top_0/VSS" "clk" 25.6995
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "VDD" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "rst_n" "adc_top_0/VSS" 1.22898
cap "tie1" "adc_top_0/VSS" 0.929143
cap "VDD" "adc_top_0/VSS" 1623.98
cap "VDD" "clk" 1.82632
cap "clk" "adc_top_0/VSS" 5.9843
cap "adc_top_0/VSS" "VDD" 2024.62
cap "adc_top_0/VSS" "VDD" 2024.62
cap "adc_top_0/VSS" "tie1" 3.63677
cap "adc_top_0/VSS" "VDD" 250.125
cap "clk" "VDD" 7.14844
cap "adc_top_0/VSS" "rst_n" 4.81037
cap "clk" "adc_top_0/VSS" 23.4232
cap "adc_top_0/VSS" "tie1" 3.99018
cap "VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "clk" 10.188
cap "adc_top_0/VSS" "tie1" 1.51933
cap "rst_n" "adc_top_0/VSS" 2.01312
cap "adc_top_0/VSS" "VDD" 1285.66
cap "VDD" "clk" 3.08683
cap "adc_top_0/VSS" "VDD" 2004.23
cap "adc_top_0/VDD" "adc_top_0/VSS" 2004.23
cap "adc_top_0/VDD" "clk" 6.12323
cap "adc_top_0/VSS" "clk" 20.0639
cap "adc_top_0/VSS" "tie1" 3.04394
cap "adc_top_0/VSS" "adc_top_0/VDD" 516.04
cap "rst_n" "adc_top_0/VSS" 4.02623
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VSS" "clk" 25.6995
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "clk" 25.6995
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "clk" 25.6995
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "adc_top_0/VSS" "clk" 25.6995
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VDD" "clk" 7.84311
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "clk" "adc_top_0/VDD" 7.84311
cap "clk" "adc_top_0/VSS" 25.6995
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VSS" "clk" 25.6995
cap "adc_top_0/VSS" "tie1" 3.99018
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "tie1" "adc_top_0/VSS" 3.99018
cap "clk" "adc_top_0/VSS" 25.6995
cap "clk" "adc_top_0/VSS" 25.6995
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VDD" 7.84311
cap "tie1" "adc_top_0/VSS" 3.99018
cap "tie1" "adc_top_0/VSS" 3.99018
cap "rst_n" "adc_top_0/VSS" 5.27783
cap "adc_top_0/VDD" "clk" 7.84311
cap "adc_top_0/VSS" "clk" 25.6995
cap "clk" "adc_top_0/VDD" 7.84311
cap "adc_top_0/VSS" "rst_n" 5.27783
cap "clk" "adc_top_0/VSS" 25.6995
cap "tie1" "adc_top_0/VSS" 3.99018
cap "adc_top_0/VDD" "clk" 6.77309
cap "adc_top_0/VDD" "adc_top_0/VSS" 308.332
cap "adc_top_0/VSS" "tie1" 3.44581
cap "adc_top_0/VSS" "clk" 22.1933
cap "adc_top_0/VSS" "rst_n" 4.55779
cap "adc_top_0/VSS" "adc_top_0/VDD" 300.618
cap "adc_top_0/VSS" "clk" 21.6866
cap "adc_top_0/VSS" "rst_n" 3.44147
cap "tie1" "adc_top_0/VSS" 2.53882
cap "adc_bridge_0/rst_n" "adc_bridge_0/VSS" 3.13141
cap "adc_bridge_0/rst_n" "adc_bridge_0/VSS" 3.46005
cap "adc_bridge_0/VSS" "rst_n" 3.46005
cap "adc_bridge_0/VSS" "rst_n" 1.48535
cap "adc_top_0/VSS" "VDD" 0.0555954
merge "adc_top_0/ANTENNA_input26_A/DIODE" "adc_top_0/config_2_in[2]" -1082.38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -248520 -4142 -119356 -2502 0 0 0 0 0 0
merge "adc_top_0/config_2_in[2]" "adc_bridge_0/adc_cfg2[2]"
merge "adc_bridge_0/adc_cfg2[2]" "m2_n3682_47484#"
merge "adc_top_0/VSUBS" "adc_bridge_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "adc_bridge_0/VSUBS" "VSUBS"
merge "adc_bridge_0/adc_res[13]" "adc_top_0/result_out[13]" -1190.01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -507392 -8966 0 0 0 0 0 0
merge "adc_top_0/result_out[13]" "m3_n4516_24364#"
merge "adc_bridge_0/adc_cfg1[3]" "adc_top_0/config_1_in[3]" -344.177 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -90532 -2004 0 0 0 0 0 0
merge "adc_top_0/config_1_in[3]" "m3_n4498_37964#"
merge "adc_top_0/config_2_in[12]" "adc_bridge_0/adc_cfg2[12]" -792.683 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -385184 -6934 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[12]" "m3_n4500_61084#"
merge "adc_bridge_0/adc_res[3]" "adc_top_0/result_out[3]" -1085.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -518952 -9162 0 0 0 0 0 0
merge "adc_top_0/result_out[3]" "m3_n4488_10764#"
merge "adc_bridge_0/dat_o" "dato" -251.147 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32032 -1256 0 0 0 0 0 0 0 0
merge "adc_bridge_0/adc_res[12]" "adc_top_0/result_out[12]" -1731.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -550440 -9654 0 0 0 0 0 0
merge "adc_top_0/result_out[12]" "m3_n4516_23004#"
merge "adc_bridge_0/adc_cfg1[9]" "adc_top_0/config_1_in[9]" -430.914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -127224 -2626 0 0 0 0 0 0
merge "adc_top_0/config_1_in[9]" "m3_n4498_32524#"
merge "adc_top_0/config_2_in[1]" "adc_bridge_0/adc_cfg2[1]" -753.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -199800 -3330 -65342 -1578 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[1]" "m2_n3870_46124#"
merge "adc_bridge_0/adc_cfg1[2]" "adc_top_0/config_1_in[2]" -544.988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -119776 -3395 0 0 0 0 0 0
merge "adc_top_0/config_1_in[2]" "m3_n4522_36604#"
merge "adc_bridge_0/adc_cfg1[5]" "adc_top_0/config_1_in[5]" -354.913 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64320 -1552 0 0 0 0 0 0
merge "adc_top_0/config_1_in[5]" "m3_n4496_40684#"
merge "adc_bridge_0/adc_res[8]" "adc_top_0/result_out[8]" -1054.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -297960 -4966 -73472 -1728 0 0 0 0 0 0
merge "adc_top_0/result_out[8]" "m2_n4222_17564#"
merge "adc_top_0/config_2_in[0]" "adc_bridge_0/adc_cfg2[0]" -689.091 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -153480 -2558 -84362 -1936 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[0]" "m2_n3864_44764#"
merge "adc_top_0/inp_analog" "inp_ana" -473.003 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -133680 -2588 0 0 0 0 0 0
merge "adc_bridge_0/adc_res[11]" "adc_top_0/result_out[11]" -2030.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -405720 -6762 -117944 -2480 0 0 0 0 0 0
merge "adc_top_0/result_out[11]" "m2_n4230_21644#"
merge "adc_bridge_0/adc_cfg1[1]" "adc_top_0/config_1_in[1]" -419.346 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -122480 -2651 0 0 0 0 0 0
merge "adc_top_0/config_1_in[1]" "m3_n4434_35244#"
merge "adc_bridge_0/load" "load" -185.202 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22848 -928 0 0 0 0 0 0 0 0
merge "adc_top_0/FILLER_138_15/VPWR" "adc_top_0/ANTENNA_input7_A/VPWR" -21325.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22300612 -57557 -14397785 -60207 0 0
merge "adc_top_0/ANTENNA_input7_A/VPWR" "adc_bridge_0/FILLER_0_138_57/VPWR"
merge "adc_bridge_0/FILLER_0_138_57/VPWR" "adc_bridge_0/FILLER_0_138_45/VPWR"
merge "adc_bridge_0/FILLER_0_138_45/VPWR" "adc_bridge_0/FILLER_0_138_3/VPWR"
merge "adc_bridge_0/FILLER_0_138_3/VPWR" "adc_top_0/FILLER_136_19/VPWR"
merge "adc_top_0/FILLER_136_19/VPWR" "adc_top_0/ANTENNA_input6_A/VPWR"
merge "adc_top_0/ANTENNA_input6_A/VPWR" "adc_top_0/VDD"
merge "adc_top_0/VDD" "adc_bridge_0/FILLER_0_134_61/VPWR"
merge "adc_bridge_0/FILLER_0_134_61/VPWR" "adc_bridge_0/FILLER_0_134_45/VPWR"
merge "adc_bridge_0/FILLER_0_134_45/VPWR" "adc_bridge_0/FILLER_0_134_3/VPWR"
merge "adc_bridge_0/FILLER_0_134_3/VPWR" "adc_bridge_0/VDD"
merge "adc_bridge_0/VDD" "VDD"
merge "adc_bridge_0/clk" "adc_top_0/clk_vcm" -27994 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5154576 -184260 -167520 -3152 0 0 0 0 0 0
merge "adc_top_0/clk_vcm" "clk"
merge "adc_bridge_0/adc_res[10]" "adc_top_0/result_out[10]" -1313.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -374760 -6246 -90096 -2024 0 0 0 0 0 0
merge "adc_top_0/result_out[10]" "m2_n4230_20284#"
merge "adc_top_0/config_1_in[11]" "adc_bridge_0/adc_cfg1[11]" -1301.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -611880 -10678 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg1[11]" "m3_n4620_67884#"
merge "adc_bridge_0/adc_cfg1[0]" "adc_top_0/config_1_in[0]" -498.928 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -163352 -2945 0 0 0 0 0 0
merge "adc_top_0/config_1_in[0]" "m3_n4628_33884#"
merge "adc_bridge_0/adc_res[9]" "adc_top_0/result_out[9]" -1228.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -342360 -5706 -91832 -2040 0 0 0 0 0 0
merge "adc_top_0/result_out[9]" "m2_n4230_18924#"
merge "adc_top_0/config_1_in[12]" "adc_bridge_0/adc_cfg1[12]" -1253.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -616856 -10786 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg1[12]" "m3_n4488_69244#"
merge "adc_top_0/config_2_in[15]" "adc_bridge_0/adc_cfg2[15]" -1171.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -537188 -9450 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[15]" "m3_n4702_65164#"
merge "adc_top_0/config_2_in[4]" "adc_bridge_0/adc_cfg2[4]" -1577.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -356040 -5934 -79068 -1826 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[4]" "m2_n4634_50204#"
merge "adc_bridge_0/adc_res[6]" "adc_top_0/result_out[6]" -1069.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -361128 -6530 0 0 0 0 0 0
merge "adc_top_0/result_out[6]" "m3_n4476_14844#"
merge "adc_bridge_0/adc_res[14]" "adc_top_0/result_out[14]" -1099.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -450992 -8026 0 0 0 0 0 0
merge "adc_top_0/result_out[14]" "m3_n4458_25724#"
merge "adc_bridge_0/adc_cfg1[4]" "adc_top_0/config_1_in[4]" -362.385 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -85880 -1940 0 0 0 0 0 0
merge "adc_top_0/config_1_in[4]" "m3_n4492_39324#"
merge "adc_top_0/ANTENNA_input23_A/DIODE" "adc_top_0/config_2_in[14]" -964.388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -466680 -8258 0 0 0 0 0 0
merge "adc_top_0/config_2_in[14]" "adc_bridge_0/adc_cfg2[14]"
merge "adc_bridge_0/adc_cfg2[14]" "m3_n4428_63804#"
merge "adc_top_0/conversion_finished_out" "adc_bridge_0/adc_conv_finished" -361.323 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -85908 -1924 0 0 0 0 0 0
merge "adc_bridge_0/adc_conv_finished" "m3_n4546_42044#"
merge "adc_bridge_0/adc_res[7]" "adc_top_0/result_out[7]" -944.423 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251160 -4186 -77280 -1768 0 0 0 0 0 0
merge "adc_top_0/result_out[7]" "m2_n4224_16204#"
merge "adc_top_0/ANTENNA_input22_A/DIODE" "adc_top_0/config_2_in[13]" -953.632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -445472 -7922 0 0 0 0 0 0
merge "adc_top_0/config_2_in[13]" "adc_bridge_0/adc_cfg2[13]"
merge "adc_bridge_0/adc_cfg2[13]" "m3_n4602_62444#"
merge "adc_bridge_0/PHY_EDGE_ROW_1_Left_140/VGND" "adc_top_0/ANTENNA_genblk1\[15\].buf_n_coln_A/VGND" -30744.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6744960 -49836 -32754944 -103327 0 0
merge "adc_top_0/ANTENNA_genblk1\[15\].buf_n_coln_A/VGND" "adc_top_0/FILLER_0_118/VGND"
merge "adc_top_0/FILLER_0_118/VGND" "adc_top_0/TAP_321/VGND"
merge "adc_top_0/TAP_321/VGND" "adc_top_0/FILLER_0_95/VGND"
merge "adc_top_0/FILLER_0_95/VGND" "adc_top_0/FILLER_0_81/VGND"
merge "adc_top_0/FILLER_0_81/VGND" "adc_top_0/TAP_319/VGND"
merge "adc_top_0/TAP_319/VGND" "adc_top_0/FILLER_0_41/VGND"
merge "adc_top_0/FILLER_0_41/VGND" "adc_top_0/TAP_318/VGND"
merge "adc_top_0/TAP_318/VGND" "adc_top_0/FILLER_0_12/VGND"
merge "adc_top_0/FILLER_0_12/VGND" "adc_top_0/PHY_0/VGND"
merge "adc_top_0/PHY_0/VGND" "adc_bridge_0/ANTENNA_3/VGND"
merge "adc_bridge_0/ANTENNA_3/VGND" "adc_bridge_0/input19/VGND"
merge "adc_bridge_0/input19/VGND" "adc_bridge_0/FILLER_0_0_46/VGND"
merge "adc_bridge_0/FILLER_0_0_46/VGND" "adc_bridge_0/PHY_EDGE_ROW_0_Left_139/VGND"
merge "adc_bridge_0/PHY_EDGE_ROW_0_Left_139/VGND" "adc_top_0/VSS"
merge "adc_top_0/VSS" "adc_bridge_0/VSS"
merge "adc_bridge_0/VSS" "VSS"
merge "adc_bridge_0/adc_cfg1[8]" "adc_top_0/config_1_in[8]" -352.945 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -100126 -2298 0 0 0 0 0 0
merge "adc_top_0/config_1_in[8]" "m3_n4428_31164#"
merge "adc_bridge_0/adc_cfg1[7]" "adc_top_0/config_1_in[7]" -431.819 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130368 -2674 0 0 0 0 0 0
merge "adc_top_0/config_1_in[7]" "m3_n4492_29804#"
merge "adc_bridge_0/adc_res[5]" "adc_top_0/result_out[5]" -550.168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -363514 -7106 0 0 0 0 0 0
merge "adc_top_0/result_out[5]" "m3_n4488_13484#"
merge "adc_top_0/config_2_in[11]" "adc_bridge_0/adc_cfg2[11]" -804.713 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -369492 -6654 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[11]" "m3_n4546_59724#"
merge "adc_top_0/config_2_in[10]" "adc_bridge_0/adc_cfg2[10]" -719.258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -371060 -6674 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[10]" "m3_n4534_58364#"
merge "adc_bridge_0/adc_res[4]" "adc_top_0/output48/X" -989.162 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -473640 -8410 0 0 0 0 0 0
merge "adc_top_0/output48/X" "adc_top_0/result_out[4]"
merge "adc_top_0/result_out[4]" "m3_n4464_12124#"
merge "adc_bridge_0/adc_cfg1[6]" "adc_top_0/config_1_in[6]" -582.119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -188896 -3642 0 0 0 0 0 0
merge "adc_top_0/config_1_in[6]" "m3_n4480_28444#"
merge "adc_bridge_0/adc_res[0]" "adc_top_0/output38/X" -2235.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -690848 -12030 0 0 0 0 0 0
merge "adc_top_0/output38/X" "adc_top_0/result_out[0]"
merge "adc_top_0/result_out[0]" "m3_n4628_6684#"
merge "adc_bridge_0/adc_res[2]" "adc_top_0/output46/X" -1157.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -560936 -9882 0 0 0 0 0 0
merge "adc_top_0/output46/X" "adc_top_0/result_out[2]"
merge "adc_top_0/result_out[2]" "m3_n4514_9404#"
merge "adc_top_0/conversion_finished_osr_out" "adc_bridge_0/adc_conv_finished_osr" -343.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -84580 -1904 0 0 0 0 0 0
merge "adc_bridge_0/adc_conv_finished_osr" "m3_n4472_43404#"
merge "adc_top_0/start_conversion_in" "conv_start" -10694.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -815520 -13712 -3017160 -50526 -338020 -6112 0 0 0 0 0 0
merge "adc_bridge_0/adc_res[1]" "adc_top_0/result_out[1]" -1274.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -609096 -10678 0 0 0 0 0 0
merge "adc_top_0/result_out[1]" "m3_n4478_8044#"
merge "adc_bridge_0/rst_n" "adc_top_0/rst_n" -26196 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -982320 -16492 -8418264 -243342 -275740 -5074 0 0 0 0 0 0
merge "adc_top_0/rst_n" "rst_n"
merge "adc_top_0/inn_analog" "inn_ana" -500.717 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -141120 -2712 0 0 0 0 0 0
merge "adc_top_0/input27/A" "adc_top_0/config_2_in[3]" -1168.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -298680 -4978 -100804 -2194 0 0 0 0 0 0
merge "adc_top_0/config_2_in[3]" "adc_bridge_0/adc_cfg2[3]"
merge "adc_bridge_0/adc_cfg2[3]" "m2_n3978_48844#"
merge "adc_top_0/config_1_in[15]" "adc_bridge_0/adc_cfg1[15]" -2418.31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -747720 -12942 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg1[15]" "m3_n4462_73324#"
merge "adc_top_0/config_1_in[14]" "adc_bridge_0/adc_cfg1[14]" -1437.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -694248 -12062 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg1[14]" "m3_n4572_71964#"
merge "adc_top_0/config_2_in[8]" "adc_bridge_0/adc_cfg2[8]" -953.404 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -456612 -8134 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[8]" "m3_n4654_55644#"
merge "adc_top_0/config_2_in[5]" "adc_bridge_0/adc_cfg2[5]" -1120.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -352680 -6358 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[5]" "m3_n4446_51564#"
merge "adc_bridge_0/conv_finish" "conv_finish" -36485.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5076848 -181484 0 0 0 0 0 0 0 0
merge "adc_bridge_0/adc_res[15]" "adc_top_0/result_out[15]" -716.718 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -242824 -4542 0 0 0 0 0 0
merge "adc_top_0/result_out[15]" "m3_n4498_27084#"
merge "adc_top_0/ANTENNA_input6_A/DIODE" "adc_top_0/config_1_in[13]" -1529.57 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -713640 -12390 0 0 0 0 0 0
merge "adc_top_0/config_1_in[13]" "adc_bridge_0/adc_cfg1[13]"
merge "adc_bridge_0/adc_cfg1[13]" "m3_n4648_70604#"
merge "adc_top_0/config_2_in[9]" "adc_bridge_0/adc_cfg2[9]" -874.356 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -422504 -7534 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[9]" "m3_n4676_57004#"
merge "adc_bridge_0/tie0" "tie0" -43.6632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3136 -224 0 0 0 0 0 0 0 0
merge "adc_top_0/config_1_in[10]" "adc_bridge_0/adc_cfg1[10]" -1150.72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -546600 -9590 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg1[10]" "m3_n4506_66524#"
merge "adc_bridge_0/tie1" "tie1" -56196.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9659048 -345190 0 0 0 0 0 0 0 0
merge "adc_top_0/config_2_in[7]" "adc_bridge_0/adc_cfg2[7]" -952.216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -461536 -8186 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[7]" "m3_n4458_54284#"
merge "adc_top_0/config_2_in[6]" "adc_bridge_0/adc_cfg2[6]" -1016.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -495288 -8750 0 0 0 0 0 0
merge "adc_bridge_0/adc_cfg2[6]" "m3_n4468_52924#"
merge "adc_bridge_0/dat_i" "dati" -216.566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27216 -1084 0 0 0 0 0 0 0 0
