INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Documents/workspace/Sem-4/Embedded Systems/Lab1/Half Adder/Half Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Documents/workspace/Sem-4/Embedded Systems/stimuli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimuli
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek/Documents/workspace/Sem-4/Embedded Systems/Lab1/Half Adder/Half Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
