#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d892a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d89430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d97c50 .functor NOT 1, L_0x1dc48f0, C4<0>, C4<0>, C4<0>;
L_0x1dc4650 .functor XOR 1, L_0x1dc44f0, L_0x1dc45b0, C4<0>, C4<0>;
L_0x1dc47e0 .functor XOR 1, L_0x1dc4650, L_0x1dc4710, C4<0>, C4<0>;
v0x1dbf2e0_0 .net *"_ivl_10", 0 0, L_0x1dc4710;  1 drivers
v0x1dbf3e0_0 .net *"_ivl_12", 0 0, L_0x1dc47e0;  1 drivers
v0x1dbf4c0_0 .net *"_ivl_2", 0 0, L_0x1dc11c0;  1 drivers
v0x1dbf580_0 .net *"_ivl_4", 0 0, L_0x1dc44f0;  1 drivers
v0x1dbf660_0 .net *"_ivl_6", 0 0, L_0x1dc45b0;  1 drivers
v0x1dbf790_0 .net *"_ivl_8", 0 0, L_0x1dc4650;  1 drivers
v0x1dbf870_0 .net "a", 0 0, v0x1dbb480_0;  1 drivers
v0x1dbf910_0 .net "b", 0 0, v0x1dbb520_0;  1 drivers
v0x1dbf9b0_0 .net "c", 0 0, v0x1dbb5c0_0;  1 drivers
v0x1dbfa50_0 .var "clk", 0 0;
v0x1dbfaf0_0 .net "d", 0 0, v0x1dbb700_0;  1 drivers
v0x1dbfb90_0 .net "q_dut", 0 0, L_0x1dc41e0;  1 drivers
v0x1dbfc30_0 .net "q_ref", 0 0, L_0x1d97cc0;  1 drivers
v0x1dbfcd0_0 .var/2u "stats1", 159 0;
v0x1dbfd70_0 .var/2u "strobe", 0 0;
v0x1dbfe10_0 .net "tb_match", 0 0, L_0x1dc48f0;  1 drivers
v0x1dbfed0_0 .net "tb_mismatch", 0 0, L_0x1d97c50;  1 drivers
v0x1dbff90_0 .net "wavedrom_enable", 0 0, v0x1dbb7f0_0;  1 drivers
v0x1dc0030_0 .net "wavedrom_title", 511 0, v0x1dbb890_0;  1 drivers
L_0x1dc11c0 .concat [ 1 0 0 0], L_0x1d97cc0;
L_0x1dc44f0 .concat [ 1 0 0 0], L_0x1d97cc0;
L_0x1dc45b0 .concat [ 1 0 0 0], L_0x1dc41e0;
L_0x1dc4710 .concat [ 1 0 0 0], L_0x1d97cc0;
L_0x1dc48f0 .cmp/eeq 1, L_0x1dc11c0, L_0x1dc47e0;
S_0x1d895c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d89430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d74ea0 .functor OR 1, v0x1dbb480_0, v0x1dbb520_0, C4<0>, C4<0>;
L_0x1d89d20 .functor OR 1, v0x1dbb5c0_0, v0x1dbb700_0, C4<0>, C4<0>;
L_0x1d97cc0 .functor AND 1, L_0x1d74ea0, L_0x1d89d20, C4<1>, C4<1>;
v0x1d97ec0_0 .net *"_ivl_0", 0 0, L_0x1d74ea0;  1 drivers
v0x1d97f60_0 .net *"_ivl_2", 0 0, L_0x1d89d20;  1 drivers
v0x1d74ff0_0 .net "a", 0 0, v0x1dbb480_0;  alias, 1 drivers
v0x1d75090_0 .net "b", 0 0, v0x1dbb520_0;  alias, 1 drivers
v0x1dba900_0 .net "c", 0 0, v0x1dbb5c0_0;  alias, 1 drivers
v0x1dbaa10_0 .net "d", 0 0, v0x1dbb700_0;  alias, 1 drivers
v0x1dbaad0_0 .net "q", 0 0, L_0x1d97cc0;  alias, 1 drivers
S_0x1dbac30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d89430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1dbb480_0 .var "a", 0 0;
v0x1dbb520_0 .var "b", 0 0;
v0x1dbb5c0_0 .var "c", 0 0;
v0x1dbb660_0 .net "clk", 0 0, v0x1dbfa50_0;  1 drivers
v0x1dbb700_0 .var "d", 0 0;
v0x1dbb7f0_0 .var "wavedrom_enable", 0 0;
v0x1dbb890_0 .var "wavedrom_title", 511 0;
E_0x1d84240/0 .event negedge, v0x1dbb660_0;
E_0x1d84240/1 .event posedge, v0x1dbb660_0;
E_0x1d84240 .event/or E_0x1d84240/0, E_0x1d84240/1;
E_0x1d84490 .event posedge, v0x1dbb660_0;
E_0x1d6d9f0 .event negedge, v0x1dbb660_0;
S_0x1dbaf80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1dbac30;
 .timescale -12 -12;
v0x1dbb180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dbb280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1dbac30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dbb9f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d89430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1dc0360 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc03f0 .functor NOT 1, v0x1dbb520_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0480 .functor AND 1, L_0x1dc0360, L_0x1dc03f0, C4<1>, C4<1>;
L_0x1dc04f0 .functor NOT 1, v0x1dbb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0590 .functor AND 1, L_0x1dc0480, L_0x1dc04f0, C4<1>, C4<1>;
L_0x1dc06a0 .functor NOT 1, v0x1dbb700_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0750 .functor AND 1, L_0x1dc0590, L_0x1dc06a0, C4<1>, C4<1>;
L_0x1dc0860 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0920 .functor NOT 1, v0x1dbb520_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0990 .functor AND 1, L_0x1dc0860, L_0x1dc0920, C4<1>, C4<1>;
L_0x1dc0b00 .functor NOT 1, v0x1dbb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0b70 .functor AND 1, L_0x1dc0990, L_0x1dc0b00, C4<1>, C4<1>;
L_0x1dc0ca0 .functor AND 1, L_0x1dc0b70, v0x1dbb700_0, C4<1>, C4<1>;
L_0x1dc0d60 .functor OR 1, L_0x1dc0750, L_0x1dc0ca0, C4<0>, C4<0>;
L_0x1dc0c30 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0ef0 .functor NOT 1, v0x1dbb520_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0ff0 .functor AND 1, L_0x1dc0c30, L_0x1dc0ef0, C4<1>, C4<1>;
L_0x1dc1100 .functor AND 1, L_0x1dc0ff0, v0x1dbb5c0_0, C4<1>, C4<1>;
L_0x1dc1260 .functor NOT 1, v0x1dbb700_0, C4<0>, C4<0>, C4<0>;
L_0x1dc12d0 .functor AND 1, L_0x1dc1100, L_0x1dc1260, C4<1>, C4<1>;
L_0x1dc1490 .functor OR 1, L_0x1dc0d60, L_0x1dc12d0, C4<0>, C4<0>;
L_0x1dc15a0 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc17e0 .functor AND 1, L_0x1dc15a0, v0x1dbb520_0, C4<1>, C4<1>;
L_0x1dc19b0 .functor NOT 1, v0x1dbb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc1c00 .functor AND 1, L_0x1dc17e0, L_0x1dc19b0, C4<1>, C4<1>;
L_0x1dc1d10 .functor NOT 1, v0x1dbb700_0, C4<0>, C4<0>, C4<0>;
L_0x1dc1f70 .functor AND 1, L_0x1dc1c00, L_0x1dc1d10, C4<1>, C4<1>;
L_0x1dc2080 .functor OR 1, L_0x1dc1490, L_0x1dc1f70, C4<0>, C4<0>;
L_0x1dc2280 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc22f0 .functor AND 1, L_0x1dc2280, v0x1dbb520_0, C4<1>, C4<1>;
L_0x1dc24b0 .functor NOT 1, v0x1dbb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2520 .functor AND 1, L_0x1dc22f0, L_0x1dc24b0, C4<1>, C4<1>;
L_0x1dc2740 .functor AND 1, L_0x1dc2520, v0x1dbb700_0, C4<1>, C4<1>;
L_0x1dc2800 .functor OR 1, L_0x1dc2080, L_0x1dc2740, C4<0>, C4<0>;
L_0x1dc2a30 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2aa0 .functor AND 1, L_0x1dc2a30, v0x1dbb520_0, C4<1>, C4<1>;
L_0x1dc2c90 .functor AND 1, L_0x1dc2aa0, v0x1dbb5c0_0, C4<1>, C4<1>;
L_0x1dc2d50 .functor NOT 1, v0x1dbb700_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2f00 .functor AND 1, L_0x1dc2c90, L_0x1dc2d50, C4<1>, C4<1>;
L_0x1dc3010 .functor OR 1, L_0x1dc2800, L_0x1dc2f00, C4<0>, C4<0>;
L_0x1dc3270 .functor NOT 1, v0x1dbb480_0, C4<0>, C4<0>, C4<0>;
L_0x1dc32e0 .functor AND 1, L_0x1dc3270, v0x1dbb520_0, C4<1>, C4<1>;
L_0x1dc3500 .functor AND 1, L_0x1dc32e0, v0x1dbb5c0_0, C4<1>, C4<1>;
L_0x1dc35c0 .functor AND 1, L_0x1dc3500, v0x1dbb700_0, C4<1>, C4<1>;
L_0x1dc37f0 .functor OR 1, L_0x1dc3010, L_0x1dc35c0, C4<0>, C4<0>;
L_0x1dc3900 .functor NOT 1, v0x1dbb520_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3af0 .functor AND 1, v0x1dbb480_0, L_0x1dc3900, C4<1>, C4<1>;
L_0x1dc3bb0 .functor NOT 1, v0x1dbb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3db0 .functor AND 1, L_0x1dc3af0, L_0x1dc3bb0, C4<1>, C4<1>;
L_0x1dc3ec0 .functor NOT 1, v0x1dbb700_0, C4<0>, C4<0>, C4<0>;
L_0x1dc40d0 .functor AND 1, L_0x1dc3db0, L_0x1dc3ec0, C4<1>, C4<1>;
L_0x1dc41e0 .functor OR 1, L_0x1dc37f0, L_0x1dc40d0, C4<0>, C4<0>;
v0x1dbbce0_0 .net *"_ivl_0", 0 0, L_0x1dc0360;  1 drivers
v0x1dbbdc0_0 .net *"_ivl_10", 0 0, L_0x1dc06a0;  1 drivers
v0x1dbbea0_0 .net *"_ivl_100", 0 0, L_0x1dc40d0;  1 drivers
v0x1dbbf90_0 .net *"_ivl_12", 0 0, L_0x1dc0750;  1 drivers
v0x1dbc070_0 .net *"_ivl_14", 0 0, L_0x1dc0860;  1 drivers
v0x1dbc1a0_0 .net *"_ivl_16", 0 0, L_0x1dc0920;  1 drivers
v0x1dbc280_0 .net *"_ivl_18", 0 0, L_0x1dc0990;  1 drivers
v0x1dbc360_0 .net *"_ivl_2", 0 0, L_0x1dc03f0;  1 drivers
v0x1dbc440_0 .net *"_ivl_20", 0 0, L_0x1dc0b00;  1 drivers
v0x1dbc520_0 .net *"_ivl_22", 0 0, L_0x1dc0b70;  1 drivers
v0x1dbc600_0 .net *"_ivl_24", 0 0, L_0x1dc0ca0;  1 drivers
v0x1dbc6e0_0 .net *"_ivl_26", 0 0, L_0x1dc0d60;  1 drivers
v0x1dbc7c0_0 .net *"_ivl_28", 0 0, L_0x1dc0c30;  1 drivers
v0x1dbc8a0_0 .net *"_ivl_30", 0 0, L_0x1dc0ef0;  1 drivers
v0x1dbc980_0 .net *"_ivl_32", 0 0, L_0x1dc0ff0;  1 drivers
v0x1dbca60_0 .net *"_ivl_34", 0 0, L_0x1dc1100;  1 drivers
v0x1dbcb40_0 .net *"_ivl_36", 0 0, L_0x1dc1260;  1 drivers
v0x1dbcc20_0 .net *"_ivl_38", 0 0, L_0x1dc12d0;  1 drivers
v0x1dbcd00_0 .net *"_ivl_4", 0 0, L_0x1dc0480;  1 drivers
v0x1dbcde0_0 .net *"_ivl_40", 0 0, L_0x1dc1490;  1 drivers
v0x1dbcec0_0 .net *"_ivl_42", 0 0, L_0x1dc15a0;  1 drivers
v0x1dbcfa0_0 .net *"_ivl_44", 0 0, L_0x1dc17e0;  1 drivers
v0x1dbd080_0 .net *"_ivl_46", 0 0, L_0x1dc19b0;  1 drivers
v0x1dbd160_0 .net *"_ivl_48", 0 0, L_0x1dc1c00;  1 drivers
v0x1dbd240_0 .net *"_ivl_50", 0 0, L_0x1dc1d10;  1 drivers
v0x1dbd320_0 .net *"_ivl_52", 0 0, L_0x1dc1f70;  1 drivers
v0x1dbd400_0 .net *"_ivl_54", 0 0, L_0x1dc2080;  1 drivers
v0x1dbd4e0_0 .net *"_ivl_56", 0 0, L_0x1dc2280;  1 drivers
v0x1dbd5c0_0 .net *"_ivl_58", 0 0, L_0x1dc22f0;  1 drivers
v0x1dbd6a0_0 .net *"_ivl_6", 0 0, L_0x1dc04f0;  1 drivers
v0x1dbd780_0 .net *"_ivl_60", 0 0, L_0x1dc24b0;  1 drivers
v0x1dbd860_0 .net *"_ivl_62", 0 0, L_0x1dc2520;  1 drivers
v0x1dbd940_0 .net *"_ivl_64", 0 0, L_0x1dc2740;  1 drivers
v0x1dbdc30_0 .net *"_ivl_66", 0 0, L_0x1dc2800;  1 drivers
v0x1dbdd10_0 .net *"_ivl_68", 0 0, L_0x1dc2a30;  1 drivers
v0x1dbddf0_0 .net *"_ivl_70", 0 0, L_0x1dc2aa0;  1 drivers
v0x1dbded0_0 .net *"_ivl_72", 0 0, L_0x1dc2c90;  1 drivers
v0x1dbdfb0_0 .net *"_ivl_74", 0 0, L_0x1dc2d50;  1 drivers
v0x1dbe090_0 .net *"_ivl_76", 0 0, L_0x1dc2f00;  1 drivers
v0x1dbe170_0 .net *"_ivl_78", 0 0, L_0x1dc3010;  1 drivers
v0x1dbe250_0 .net *"_ivl_8", 0 0, L_0x1dc0590;  1 drivers
v0x1dbe330_0 .net *"_ivl_80", 0 0, L_0x1dc3270;  1 drivers
v0x1dbe410_0 .net *"_ivl_82", 0 0, L_0x1dc32e0;  1 drivers
v0x1dbe4f0_0 .net *"_ivl_84", 0 0, L_0x1dc3500;  1 drivers
v0x1dbe5d0_0 .net *"_ivl_86", 0 0, L_0x1dc35c0;  1 drivers
v0x1dbe6b0_0 .net *"_ivl_88", 0 0, L_0x1dc37f0;  1 drivers
v0x1dbe790_0 .net *"_ivl_90", 0 0, L_0x1dc3900;  1 drivers
v0x1dbe870_0 .net *"_ivl_92", 0 0, L_0x1dc3af0;  1 drivers
v0x1dbe950_0 .net *"_ivl_94", 0 0, L_0x1dc3bb0;  1 drivers
v0x1dbea30_0 .net *"_ivl_96", 0 0, L_0x1dc3db0;  1 drivers
v0x1dbeb10_0 .net *"_ivl_98", 0 0, L_0x1dc3ec0;  1 drivers
v0x1dbebf0_0 .net "a", 0 0, v0x1dbb480_0;  alias, 1 drivers
v0x1dbec90_0 .net "b", 0 0, v0x1dbb520_0;  alias, 1 drivers
v0x1dbed80_0 .net "c", 0 0, v0x1dbb5c0_0;  alias, 1 drivers
v0x1dbee70_0 .net "d", 0 0, v0x1dbb700_0;  alias, 1 drivers
v0x1dbef60_0 .net "q", 0 0, L_0x1dc41e0;  alias, 1 drivers
S_0x1dbf0c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d89430;
 .timescale -12 -12;
E_0x1d83fe0 .event anyedge, v0x1dbfd70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dbfd70_0;
    %nor/r;
    %assign/vec4 v0x1dbfd70_0, 0;
    %wait E_0x1d83fe0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dbac30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbb700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb520_0, 0;
    %assign/vec4 v0x1dbb480_0, 0;
    %wait E_0x1d6d9f0;
    %wait E_0x1d84490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbb700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb520_0, 0;
    %assign/vec4 v0x1dbb480_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d84240;
    %load/vec4 v0x1dbb480_0;
    %load/vec4 v0x1dbb520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dbb5c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dbb700_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbb700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb520_0, 0;
    %assign/vec4 v0x1dbb480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dbb280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d84240;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1dbb700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dbb520_0, 0;
    %assign/vec4 v0x1dbb480_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d89430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbfa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbfd70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d89430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dbfa50_0;
    %inv;
    %store/vec4 v0x1dbfa50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d89430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dbb660_0, v0x1dbfed0_0, v0x1dbf870_0, v0x1dbf910_0, v0x1dbf9b0_0, v0x1dbfaf0_0, v0x1dbfc30_0, v0x1dbfb90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d89430;
T_7 ;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d89430;
T_8 ;
    %wait E_0x1d84240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbfcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbfcd0_0, 4, 32;
    %load/vec4 v0x1dbfe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbfcd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbfcd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbfcd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dbfc30_0;
    %load/vec4 v0x1dbfc30_0;
    %load/vec4 v0x1dbfb90_0;
    %xor;
    %load/vec4 v0x1dbfc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbfcd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dbfcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbfcd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit3/iter0/response24/top_module.sv";
