// Seed: 1130534190
module module_0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  input wire id_3;
  output reg id_2;
  output logic [7:0] id_1;
  parameter id_13 = -1 == 1;
  wire id_14;
  always @(posedge -1) begin : LABEL_0
    if (id_13 - -1) begin : LABEL_1
      id_1[-1] <= id_11;
      id_2 <= -1 == 1;
    end
  end
endmodule
