# Test Method 3: Native GFM Markdown Tables

This method uses native GitHub Flavored Markdown tables. Note: GFM tables don't support column width control.

## Verification IP (VIP) & Testbenches

| Repository | Description | Language | Stats | Docs |
|:-----------|:------------|:---------|:------|:-----|
| [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/universal-verification-methodology/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM) | A UVM verification with a APB BFM (Bus functional model) | SystemVerilog | ![Stars](https://img.shields.io/github/stars/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=blue&labelColor=gray&label=commit) | - |
| [ethernet_10ge_mac_SV_UVM_tb](https://github.com/universal-verification-methodology/ethernet_10ge_mac_SV_UVM_tb) | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core | Verilog | ![Stars](https://img.shields.io/github/stars/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=blue&labelColor=gray&label=commit) | - |
| [apb-uart-uvm-env](https://github.com/universal-verification-methodology/apb-uart-uvm-env) | UVM environment for APB based UART (RX-FreeRunning) | SystemVerilog | ![Stars](https://img.shields.io/github/stars/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=blue&labelColor=gray&label=commit) | [ðŸ“„](./docs/apb-uart-uvm-env.md) |
| [Synchronous-FIFO-UVM-TB](https://github.com/universal-verification-methodology/Synchronous-FIFO-UVM-TB) | UVM Testbench for synchronus fifo | SystemVerilog | ![Stars](https://img.shields.io/github/stars/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=blue&labelColor=gray&label=commit) | - |
| [tvip-axi](https://github.com/universal-verification-methodology/tvip-axi) | AMBA AXI VIP | SystemVerilog | ![Stars](https://img.shields.io/github/stars/taichi-ishitani/tvip-axi?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/taichi-ishitani/tvip-axi?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/taichi-ishitani/tvip-axi?style=flat-square&color=blue&labelColor=gray&label=commit) | - |
| [UVM-APB_RAL](https://github.com/universal-verification-methodology/UVM-APB_RAL) | Example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT | SystemVerilog | ![Stars](https://img.shields.io/github/stars/JoseIuri/UVM-APB_RAL?style=flat-square&color=yellow&labelColor=gray) ![Forks](https://img.shields.io/github/forks/JoseIuri/UVM-APB_RAL?style=flat-square&color=green&labelColor=gray) ![Commit](https://img.shields.io/github/last-commit/JoseIuri/UVM-APB_RAL?style=flat-square&color=blue&labelColor=gray&label=commit) | - |
