Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri May 25 16:11:28 2018
| Host         : hal running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TDC_timing_summary_routed.rpt -rpx TDC_timing_summary_routed.rpx
| Design       : TDC
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: iStart (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: iStop (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: REG_SP/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TDL_cmp/REG_TAPS[31].REG/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TDL_cmp/REG_TAPS[32].REG/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TDL_cmp/REG_TAPS[33].REG/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UartModule_cmp/Uart_cmp/done_shifting_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UartModule_cmp/Uart_cmp/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UartModule_cmp/Uart_cmp/state_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[0].LATCH_init.LATCH_first/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[10].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[11].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[12].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[13].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[14].LATCH_next.LATCH/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[15].LATCH_next.LATCH/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[16].LATCH_next.LATCH/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[17].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[18].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[19].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[1].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[20].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[21].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[22].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[23].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[24].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[25].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[26].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[27].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[28].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[29].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[2].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[30].LATCH_next.LATCH/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[31].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[3].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[4].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[5].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[6].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[7].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[8].LATCH_next.LATCH/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VDL_cmp/LATCH_TAPS[9].LATCH_next.LATCH/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[11].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[13].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[15].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[17].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[19].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[1].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[21].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[23].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[25].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[27].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[29].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[31].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[33].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[35].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[37].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[39].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[3].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[41].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[43].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[45].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[47].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[49].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[51].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[53].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[55].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[57].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[59].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[5].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[61].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[7].REG_cmp/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: VDL_cmp/OUT_REG[9].REG_cmp/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.464        0.000                      0                  314        0.100        0.000                      0                  312        1.100        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
VirInClk              {0.000 2.500}        5.000           200.000         
clk_in1_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.523        0.000                      0                  238        0.100        0.000                      0                  238        4.600        0.000                       0                   151  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.114        0.000                      0                   74        0.315        0.000                      0                   74  
**default**                                                       0.464        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.886ns (56.306%)  route 1.464ns (43.694%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 9.045 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.618ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.790     1.068    UartModule_cmp/MuxUart_cmp/iFifoTDL[5]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.043     1.111 r  UartModule_cmp/MuxUart_cmp/oUartData[5]_INST_0/O
                         net (fo=1, routed)           0.344     1.455    UartModule_cmp/Uart_cmp/data_in[5]
    SLICE_X43Y24         LUT5 (Prop_lut5_I1_O)        0.043     1.498 r  UartModule_cmp/Uart_cmp/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.330     1.828    UartModule_cmp/Uart_cmp/data_reg[6]_i_1_n_0
    SLICE_X42Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.793     9.045    UartModule_cmp/Uart_cmp/clk
    SLICE_X42Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[6]/C
                         clock pessimism             -0.618     8.427    
                         clock uncertainty           -0.066     8.360    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)       -0.010     8.350    UartModule_cmp/Uart_cmp/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.886ns (59.645%)  route 1.276ns (40.355%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 8.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.758     1.036    UartModule_cmp/MuxUart_cmp/iFifoTDL[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I2_O)        0.043     1.079 r  UartModule_cmp/MuxUart_cmp/oUartData[2]_INST_0/O
                         net (fo=1, routed)           0.518     1.597    UartModule_cmp/Uart_cmp/data_in[2]
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.043     1.640 r  UartModule_cmp/Uart_cmp/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.640    UartModule_cmp/Uart_cmp/data_reg[3]_i_1_n_0
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.738     8.990    UartModule_cmp/Uart_cmp/clk
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[3]/C
                         clock pessimism             -0.644     8.346    
                         clock uncertainty           -0.066     8.279    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.033     8.312    UartModule_cmp/Uart_cmp/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.463ns (16.354%)  route 2.368ns (83.646%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 8.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.606ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.878    -1.606    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y22         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.223    -1.383 r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.485    -0.899    UartModule_cmp/Uart_cmp/sel0[8]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.054    -0.845 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_7/O
                         net (fo=1, routed)           0.346    -0.499    UartModule_cmp/Uart_cmp/clk_counter[9]_i_7_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.137    -0.362 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_4/O
                         net (fo=3, routed)           0.361    -0.001    UartModule_cmp/Uart_cmp/clk_counter[9]_i_4_n_0
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.049     0.048 r  UartModule_cmp/Uart_cmp/clk_counter[9]_i_1/O
                         net (fo=9, routed)           1.177     1.225    UartModule_cmp/Uart_cmp/shift_data0
    SLICE_X46Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.739     8.991    UartModule_cmp/Uart_cmp/clk
    SLICE_X46Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[1]/C
                         clock pessimism             -0.620     8.371    
                         clock uncertainty           -0.066     8.304    
    SLICE_X46Y23         FDRE (Setup_fdre_C_R)       -0.374     7.930    UartModule_cmp/Uart_cmp/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.991ns (64.017%)  route 1.119ns (35.983%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 8.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.621     0.899    UartModule_cmp/MuxUart_cmp/iFifoTDL[4]
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.053     0.952 r  UartModule_cmp/MuxUart_cmp/oUartData[4]_INST_0/O
                         net (fo=1, routed)           0.498     1.450    UartModule_cmp/Uart_cmp/data_in[4]
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.138     1.588 r  UartModule_cmp/Uart_cmp/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.588    UartModule_cmp/Uart_cmp/data_reg[5]_i_1_n_0
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.738     8.990    UartModule_cmp/Uart_cmp/clk
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[5]/C
                         clock pessimism             -0.644     8.346    
                         clock uncertainty           -0.066     8.279    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.034     8.313    UartModule_cmp/Uart_cmp/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.994ns (64.836%)  route 1.081ns (35.164%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 8.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.678     0.956    UartModule_cmp/MuxUart_cmp/iFifoTDL[3]
    SLICE_X47Y23         LUT3 (Prop_lut3_I2_O)        0.050     1.006 r  UartModule_cmp/MuxUart_cmp/oUartData[3]_INST_0/O
                         net (fo=1, routed)           0.403     1.410    UartModule_cmp/Uart_cmp/data_in[3]
    SLICE_X44Y24         LUT4 (Prop_lut4_I3_O)        0.144     1.554 r  UartModule_cmp/Uart_cmp/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.554    UartModule_cmp/Uart_cmp/data_reg[4]_i_1_n_0
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.738     8.990    UartModule_cmp/Uart_cmp/clk
    SLICE_X44Y24         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[4]/C
                         clock pessimism             -0.644     8.346    
                         clock uncertainty           -0.066     8.279    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.058     8.337    UartModule_cmp/Uart_cmp/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.886ns (63.181%)  route 1.099ns (36.819%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 8.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.750     1.028    UartModule_cmp/MuxUart_cmp/iFifoTDL[1]
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.043     1.071 r  UartModule_cmp/MuxUart_cmp/oUartData[1]_INST_0/O
                         net (fo=1, routed)           0.349     1.420    UartModule_cmp/Uart_cmp/data_in[1]
    SLICE_X47Y23         LUT4 (Prop_lut4_I3_O)        0.043     1.463 r  UartModule_cmp/Uart_cmp/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.463    UartModule_cmp/Uart_cmp/data_reg[2]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.739     8.991    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[2]/C
                         clock pessimism             -0.644     8.347    
                         clock uncertainty           -0.066     8.280    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)        0.033     8.313    UartModule_cmp/Uart_cmp/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 1.989ns (70.334%)  route 0.839ns (29.666%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 8.991 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.963    -1.522    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.278 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.607     0.885    UartModule_cmp/MuxUart_cmp/iFifoTDL[0]
    SLICE_X46Y23         LUT3 (Prop_lut3_I2_O)        0.051     0.936 r  UartModule_cmp/MuxUart_cmp/oUartData[0]_INST_0/O
                         net (fo=1, routed)           0.232     1.168    UartModule_cmp/Uart_cmp/data_in[0]
    SLICE_X47Y23         LUT4 (Prop_lut4_I3_O)        0.138     1.306 r  UartModule_cmp/Uart_cmp/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.306    UartModule_cmp/Uart_cmp/data_reg[1]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.739     8.991    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y23         FDRE                                         r  UartModule_cmp/Uart_cmp/data_reg_reg[1]/C
                         clock pessimism             -0.644     8.347    
                         clock uncertainty           -0.066     8.280    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)        0.034     8.314    UartModule_cmp/Uart_cmp/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.463ns (21.598%)  route 1.681ns (78.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.606ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.878    -1.606    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y22         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.223    -1.383 r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.485    -0.899    UartModule_cmp/Uart_cmp/sel0[8]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.054    -0.845 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_7/O
                         net (fo=1, routed)           0.346    -0.499    UartModule_cmp/Uart_cmp/clk_counter[9]_i_7_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.137    -0.362 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_4/O
                         net (fo=3, routed)           0.361    -0.001    UartModule_cmp/Uart_cmp/clk_counter[9]_i_4_n_0
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.049     0.048 r  UartModule_cmp/Uart_cmp/clk_counter[9]_i_1/O
                         net (fo=9, routed)           0.489     0.537    UartModule_cmp/Uart_cmp/shift_data0
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.741     8.993    UartModule_cmp/Uart_cmp/clk
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[2]/C
                         clock pessimism             -0.620     8.373    
                         clock uncertainty           -0.066     8.306    
    SLICE_X46Y21         FDRE (Setup_fdre_C_R)       -0.374     7.932    UartModule_cmp/Uart_cmp/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.463ns (21.598%)  route 1.681ns (78.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.606ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.878    -1.606    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y22         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.223    -1.383 r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.485    -0.899    UartModule_cmp/Uart_cmp/sel0[8]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.054    -0.845 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_7/O
                         net (fo=1, routed)           0.346    -0.499    UartModule_cmp/Uart_cmp/clk_counter[9]_i_7_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.137    -0.362 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_4/O
                         net (fo=3, routed)           0.361    -0.001    UartModule_cmp/Uart_cmp/clk_counter[9]_i_4_n_0
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.049     0.048 r  UartModule_cmp/Uart_cmp/clk_counter[9]_i_1/O
                         net (fo=9, routed)           0.489     0.537    UartModule_cmp/Uart_cmp/shift_data0
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.741     8.993    UartModule_cmp/Uart_cmp/clk
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[3]/C
                         clock pessimism             -0.620     8.373    
                         clock uncertainty           -0.066     8.306    
    SLICE_X46Y21         FDRE (Setup_fdre_C_R)       -0.374     7.932    UartModule_cmp/Uart_cmp/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/Uart_cmp/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.463ns (21.598%)  route 1.681ns (78.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.606ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.878    -1.606    UartModule_cmp/Uart_cmp/clk
    SLICE_X47Y22         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.223    -1.383 r  UartModule_cmp/Uart_cmp/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.485    -0.899    UartModule_cmp/Uart_cmp/sel0[8]
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.054    -0.845 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_7/O
                         net (fo=1, routed)           0.346    -0.499    UartModule_cmp/Uart_cmp/clk_counter[9]_i_7_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.137    -0.362 f  UartModule_cmp/Uart_cmp/clk_counter[9]_i_4/O
                         net (fo=3, routed)           0.361    -0.001    UartModule_cmp/Uart_cmp/clk_counter[9]_i_4_n_0
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.049     0.048 r  UartModule_cmp/Uart_cmp/clk_counter[9]_i_1/O
                         net (fo=9, routed)           0.489     0.537    UartModule_cmp/Uart_cmp/shift_data0
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.741     8.993    UartModule_cmp/Uart_cmp/clk
    SLICE_X46Y21         FDRE                                         r  UartModule_cmp/Uart_cmp/clk_counter_reg[4]/C
                         clock pessimism             -0.620     8.373    
                         clock uncertainty           -0.066     8.306    
    SLICE_X46Y21         FDRE (Setup_fdre_C_R)       -0.374     7.932    UartModule_cmp/Uart_cmp/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  7.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.091ns (29.652%)  route 0.216ns (70.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.819    -0.306    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y20         FDCE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.091    -0.215 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.216     0.001    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X3Y9          RAMB18E1                                     r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.107    -0.260    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y9          RAMB18E1                                     r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.013    -0.246    
    RAMB18_X3Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.147    -0.099    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.100    -0.209 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.154    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.076    -0.290    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.019    -0.309    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.049    -0.260    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.100    -0.209 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.154    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.076    -0.290    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.019    -0.309    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.047    -0.262    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.100    -0.209 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.154    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.076    -0.290    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.019    -0.309    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.047    -0.262    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.818    -0.307    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y20         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDPE (Prop_fdpe_C_Q)         0.100    -0.207 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.152    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X43Y20         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.078    -0.288    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y20         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.019    -0.307    
    SLICE_X43Y20         FDPE (Hold_fdpe_C_D)         0.047    -0.260    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.815    -0.310    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDPE (Prop_fdpe_C_Q)         0.100    -0.210 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.155    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.074    -0.292    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.018    -0.310    
    SLICE_X43Y23         FDPE (Hold_fdpe_C_D)         0.047    -0.263    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.100    -0.209 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.154    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.076    -0.290    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.019    -0.309    
    SLICE_X41Y23         FDPE (Hold_fdpe_C_D)         0.044    -0.265    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.815    -0.310    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.210 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.147    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.075    -0.291    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.019    -0.310    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.047    -0.263    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.821    -0.304    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/clk
    SLICE_X39Y21         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.204 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.141    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X39Y21         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.081    -0.285    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X39Y21         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.019    -0.304    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.047    -0.257    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 UartModule_cmp/SynchTDL_cmp/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.166%)  route 0.201ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.820    -0.305    UartModule_cmp/SynchTDL_cmp/CLK
    SLICE_X41Y19         FDCE                                         r  UartModule_cmp/SynchTDL_cmp/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.091    -0.214 r  UartModule_cmp/SynchTDL_cmp/Q_reg[4]/Q
                         net (fo=1, routed)           0.201    -0.013    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.107    -0.260    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y8          RAMB18E1                                     r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.013    -0.246    
    RAMB18_X3Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.117    -0.129    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_cmp/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y8      UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y8      UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y9      UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y9      UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16   Clk_cmp/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X40Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X42Y20     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X42Y21     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.750         10.000      9.250      SLICE_X43Y20     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y21     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y21     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y21     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y21     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y24     UartModule_cmp/Uart_cmp/data_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X40Y20     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X40Y20     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X40Y20     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X46Y22     UartModule_cmp/SynchVDL_cmp/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X46Y22     UartModule_cmp/SynchVDL_cmp/Q_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         5.000       4.650      SLICE_X40Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X40Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X40Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X40Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y24     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y24     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         5.000       4.650      SLICE_X40Y24     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y24     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X41Y24     UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         5.000       4.650      SLICE_X41Y22     UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Clk_cmp/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   Clk_cmp/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  Clk_cmp/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 UartModule_cmp/Control_cmp/r_reg[reset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/SynchTDL_cmp/oReset_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.266ns (16.395%)  route 1.356ns (83.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 9.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.881    -1.603    UartModule_cmp/Control_cmp/iClk
    SLICE_X44Y20         FDCE                                         r  UartModule_cmp/Control_cmp/r_reg[reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.223    -1.380 r  UartModule_cmp/Control_cmp/r_reg[reset]/Q
                         net (fo=32, routed)          0.969    -0.411    UartModule_cmp/SynchTDL_cmp/AR[0]
    SLICE_X39Y19         LUT2 (Prop_lut2_I1_O)        0.043    -0.368 f  UartModule_cmp/SynchTDL_cmp/oReset_i_2/O
                         net (fo=1, routed)           0.387     0.019    UartModule_cmp/SynchTDL_cmp/oReset_i_2_n_0
    SLICE_X39Y19         FDCE                                         f  UartModule_cmp/SynchTDL_cmp/oReset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.804     9.056    UartModule_cmp/SynchTDL_cmp/CLK
    SLICE_X39Y19         FDCE                                         r  UartModule_cmp/SynchTDL_cmp/oReset_reg/C
                         clock pessimism             -0.644     8.412    
                         clock uncertainty           -0.066     8.345    
    SLICE_X39Y19         FDCE (Recov_fdce_C_CLR)     -0.212     8.133    UartModule_cmp/SynchTDL_cmp/oReset_reg
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.327ns (30.676%)  route 0.739ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.992    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.123    -0.869 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383    -0.485    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y22         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.795     9.047    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.644     8.403    
                         clock uncertainty           -0.066     8.336    
    SLICE_X42Y22         FDPE (Recov_fdpe_C_PRE)     -0.187     8.149    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.330ns (30.373%)  route 0.756ns (69.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.460    -0.887    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.126    -0.761 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.296    -0.465    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.796     9.048    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.619     8.429    
                         clock uncertainty           -0.066     8.362    
    SLICE_X40Y23         FDPE (Recov_fdpe_C_PRE)     -0.187     8.175    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 UartModule_cmp/Control_cmp/r_reg[reset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/SynchVDL_cmp/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.790%)  route 0.850ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.881    -1.603    UartModule_cmp/Control_cmp/iClk
    SLICE_X44Y20         FDCE                                         r  UartModule_cmp/Control_cmp/r_reg[reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.223    -1.380 f  UartModule_cmp/Control_cmp/r_reg[reset]/Q
                         net (fo=32, routed)          0.850    -0.531    UartModule_cmp/SynchVDL_cmp/AR[0]
    SLICE_X46Y22         FDCE                                         f  UartModule_cmp/SynchVDL_cmp/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.740     8.992    UartModule_cmp/SynchVDL_cmp/CLK
    SLICE_X46Y22         FDCE                                         r  UartModule_cmp/SynchVDL_cmp/Q_reg[0]/C
                         clock pessimism             -0.620     8.372    
                         clock uncertainty           -0.066     8.305    
    SLICE_X46Y22         FDCE (Recov_fdce_C_CLR)     -0.187     8.118    UartModule_cmp/SynchVDL_cmp/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 UartModule_cmp/Control_cmp/r_reg[reset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/SynchVDL_cmp/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.790%)  route 0.850ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.881    -1.603    UartModule_cmp/Control_cmp/iClk
    SLICE_X44Y20         FDCE                                         r  UartModule_cmp/Control_cmp/r_reg[reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.223    -1.380 f  UartModule_cmp/Control_cmp/r_reg[reset]/Q
                         net (fo=32, routed)          0.850    -0.531    UartModule_cmp/SynchVDL_cmp/AR[0]
    SLICE_X46Y22         FDCE                                         f  UartModule_cmp/SynchVDL_cmp/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.740     8.992    UartModule_cmp/SynchVDL_cmp/CLK
    SLICE_X46Y22         FDCE                                         r  UartModule_cmp/SynchVDL_cmp/Q_reg[2]/C
                         clock pessimism             -0.620     8.372    
                         clock uncertainty           -0.066     8.305    
    SLICE_X46Y22         FDCE (Recov_fdce_C_CLR)     -0.187     8.118    UartModule_cmp/SynchVDL_cmp/Q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 UartModule_cmp/Control_cmp/r_reg[reset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/SynchVDL_cmp/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.223ns (20.790%)  route 0.850ns (79.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.620ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.881    -1.603    UartModule_cmp/Control_cmp/iClk
    SLICE_X44Y20         FDCE                                         r  UartModule_cmp/Control_cmp/r_reg[reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDCE (Prop_fdce_C_Q)         0.223    -1.380 f  UartModule_cmp/Control_cmp/r_reg[reset]/Q
                         net (fo=32, routed)          0.850    -0.531    UartModule_cmp/SynchVDL_cmp/AR[0]
    SLICE_X46Y22         FDCE                                         f  UartModule_cmp/SynchVDL_cmp/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.740     8.992    UartModule_cmp/SynchVDL_cmp/CLK
    SLICE_X46Y22         FDCE                                         r  UartModule_cmp/SynchVDL_cmp/Q_reg[4]/C
                         clock pessimism             -0.620     8.372    
                         clock uncertainty           -0.066     8.305    
    SLICE_X46Y22         FDCE (Recov_fdce_C_CLR)     -0.187     8.118    UartModule_cmp/SynchVDL_cmp/Q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.327ns (30.676%)  route 0.739ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.992    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.123    -0.869 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383    -0.485    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y22         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.795     9.047    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.644     8.403    
                         clock uncertainty           -0.066     8.336    
    SLICE_X42Y22         FDPE (Recov_fdpe_C_PRE)     -0.154     8.182    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.327ns (30.676%)  route 0.739ns (69.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.356    -0.992    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.123    -0.869 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383    -0.485    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y22         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.795     9.047    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.644     8.403    
                         clock uncertainty           -0.066     8.336    
    SLICE_X42Y22         FDPE (Recov_fdpe_C_PRE)     -0.154     8.182    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.330ns (30.373%)  route 0.756ns (69.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.460    -0.887    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.126    -0.761 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.296    -0.465    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.796     9.048    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.619     8.429    
                         clock uncertainty           -0.066     8.362    
    SLICE_X40Y23         FDPE (Recov_fdpe_C_PRE)     -0.154     8.208    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.330ns (30.373%)  route 0.756ns (69.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.619ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.933    -1.551    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X41Y24         FDRE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.204    -1.347 r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.460    -0.887    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.126    -0.761 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.296    -0.465    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X40Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    10.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.796     9.048    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.619     8.429    
                         clock uncertainty           -0.066     8.362    
    SLICE_X40Y23         FDPE (Recov_fdpe_C_PRE)     -0.154     8.208    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  8.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.317%)  route 0.146ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.091    -0.218 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.146    -0.071    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y24         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.075    -0.291    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y24         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.008    -0.299    
    SLICE_X40Y24         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.387    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.557%)  route 0.157ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDPE (Prop_fdpe_C_Q)         0.107    -0.202 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.045    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y22         FDCE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.078    -0.288    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y22         FDCE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.013    -0.275    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.088    -0.363    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.557%)  route 0.157ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDPE (Prop_fdpe_C_Q)         0.107    -0.202 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.045    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y22         FDCE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.078    -0.288    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y22         FDCE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.013    -0.275    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.088    -0.363    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.557%)  route 0.157ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDPE (Prop_fdpe_C_Q)         0.107    -0.202 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.045    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y22         FDCE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.078    -0.288    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y22         FDCE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.013    -0.275    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.088    -0.363    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.992%)  route 0.149ns (62.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.091    -0.218 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.149    -0.069    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.074    -0.292    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.013    -0.279    
    SLICE_X43Y23         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.389    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.992%)  route 0.149ns (62.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.091    -0.218 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.149    -0.069    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.074    -0.292    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.013    -0.279    
    SLICE_X43Y23         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.389    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.992%)  route 0.149ns (62.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.091    -0.218 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.149    -0.069    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y23         FDPE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.074    -0.292    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y23         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.013    -0.279    
    SLICE_X43Y23         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.389    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.557%)  route 0.157ns (59.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDPE (Prop_fdpe_C_Q)         0.107    -0.202 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.157    -0.045    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y22         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.078    -0.288    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.013    -0.275    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.090    -0.365    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.600%)  route 0.188ns (67.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.816    -0.309    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y23         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDPE (Prop_fdpe_C_Q)         0.091    -0.218 f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.188    -0.030    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y22         FDPE                                         f  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.080    -0.286    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y22         FDPE                                         r  UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.013    -0.273    
    SLICE_X38Y22         FDPE (Remov_fdpe_C_PRE)     -0.088    -0.361    UartModule_cmp/FifoTDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.583%)  route 0.198ns (66.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         0.822    -0.303    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y20         FDPE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDPE (Prop_fdpe_C_Q)         0.100    -0.203 f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.005    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y20         FDCE                                         f  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    Clk_cmp/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  Clk_cmp/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    Clk_cmp/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  Clk_cmp/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    Clk_cmp/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  Clk_cmp/inst/clkout1_buf/O
                         net (fo=149, routed)         1.080    -0.286    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y20         FDCE                                         r  UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.013    -0.273    
    SLICE_X41Y20         FDCE (Remov_fdce_C_CLR)     -0.069    -0.342    UartModule_cmp/FifoVDL_cmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 VDL_cmp/LATCH_TAPS[22].LATCH_next.LATCH/Q
                            (internal pin)
  Destination:            Mux_exp_cmp/oMux[0]_INST_0/O
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.536ns  (logic 0.129ns (8.397%)  route 1.407ns (91.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          LDCE                         0.000     0.000 r  VDL_cmp/LATCH_TAPS[22].LATCH_next.LATCH/Q
                         net (fo=8, routed)           0.683     0.683    Mux_exp_cmp/iSel[22]
    SLICE_X42Y3          LUT5 (Prop_lut5_I2_O)        0.043     0.726 r  Mux_exp_cmp/oMux[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.350     1.076    Mux_exp_cmp/oMux[0]_INST_0_i_14_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.043     1.119 r  Mux_exp_cmp/oMux[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.374     1.493    Mux_exp_cmp/oMux[0]_INST_0_i_6_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I5_O)        0.043     1.536 r  Mux_exp_cmp/oMux[0]_INST_0/O
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X44Y3          LUT6                         0.000     2.000    Mux_exp_cmp/oMux[0]_INST_0
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                          2.000    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 VDL_cmp/LATCH_TAPS[2].LATCH_next.LATCH/Q
                            (internal pin)
  Destination:            Mux_exp_cmp/oMux[1]_INST_0/O
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.510ns  (logic 0.129ns (8.543%)  route 1.381ns (91.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          LDCE                         0.000     0.000 r  VDL_cmp/LATCH_TAPS[2].LATCH_next.LATCH/Q
                         net (fo=7, routed)           0.623     0.623    Mux_exp_cmp/iSel[2]
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.043     0.666 r  Mux_exp_cmp/oMux[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.266     0.932    Mux_exp_cmp/oMux[1]_INST_0_i_11_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.043     0.975 r  Mux_exp_cmp/oMux[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.492     1.467    Mux_exp_cmp/oMux[1]_INST_0_i_5_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.043     1.510 r  Mux_exp_cmp/oMux[1]_INST_0/O
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X45Y3          LUT6                         0.000     2.000    Mux_exp_cmp/oMux[1]_INST_0
                         output delay                -0.000     2.000    
  -------------------------------------------------------------------
                         required time                          2.000    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  0.490    





