/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 416 184 584 200)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "Seg_in[15..0]" (rect 5 0 69 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 328 112 376 336))
)
(pin
	(input)
	(rect 464 208 632 224)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "Off_in1[15..0]" (rect 5 0 74 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 408 224 456 448))
)
(pin
	(output)
	(rect 928 184 1104 200)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "out[19..0]" (rect 90 0 137 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
	(annotation_block (location)(rect 1104 200 1152 480))
)
(symbol
	(rect 648 160 880 256)
	(text "add" (rect 5 0 22 12)(font "Arial" ))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "segment_addr[15..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "segment_addr[15..0]" (rect 21 27 122 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "offset_addr[15..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "offset_addr[15..0]" (rect 21 43 110 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "out_addr[19..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "out_addr[19..0]" (rect 137 27 211 39)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 80)(line_width 1))
	)
)
(connector
	(pt 632 208)
	(pt 632 216)
	(bus)
)
(connector
	(pt 584 192)
	(pt 648 192)
	(bus)
)
(connector
	(pt 632 208)
	(pt 648 208)
	(bus)
)
(connector
	(pt 880 192)
	(pt 928 192)
	(bus)
)
