// Seed: 4150434346
module module_0 (
    output id_0,
    output id_1
);
  always @((!id_2)) begin : id_3
    id_3 = id_2;
  end
  type_6(
      id_1, 1, id_0
  );
  logic id_4;
  assign id_2 = 1'b0;
  assign id_4 = 1;
  logic id_5;
endmodule
module module_1 (
    output reg id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input id_9
);
  always @(posedge 1) begin
    id_0 <= id_7;
  end
  assign #(id_9) id_8 = 1;
  type_15(
      "", 1'b0
  );
endmodule
