{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770536989960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770536989960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 15:49:49 2026 " "Processing started: Sun Feb  8 15:49:49 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770536989960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770536989960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770536989960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770536990217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770536990217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bit2UD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bit2UD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit2UD-rtl " "Found design unit 1: Bit2UD-rtl" {  } { { "Bit2UD.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/Bit2UD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit2UD " "Found entity 1: Bit2UD" {  } { { "Bit2UD.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/Bit2UD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770536996869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Venfing_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Venfing_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Venfing_FSM-rtl " "Found design unit 1: Venfing_FSM-rtl" {  } { { "Venfing_FSM.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/Venfing_FSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Venfing_FSM " "Found entity 1: Venfing_FSM" {  } { { "Venfing_FSM.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/Venfing_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770536996869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_0-rtl " "Found design unit 1: FSM_0-rtl" {  } { { "FSM_0.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/FSM_0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996870 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_0 " "Found entity 1: FSM_0" {  } { { "FSM_0.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/FSM_0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770536996870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBWC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PBWC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PBWC-rtl " "Found design unit 1: PBWC-rtl" {  } { { "PBWC.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/PBWC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996870 ""} { "Info" "ISGN_ENTITY_NAME" "1 PBWC " "Found entity 1: PBWC" {  } { { "PBWC.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/FSM/PBWC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770536996870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770536996870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bit2UD " "Elaborating entity \"Bit2UD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1770536996909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770536996986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 15:49:56 2026 " "Processing ended: Sun Feb  8 15:49:56 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770536996986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770536996986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770536996986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770536996986 ""}
