# Reading C:/altera/15.0/modelsim_ae/tcl/vsim/pref.tcl
# do prj1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Aluno/Desktop/PRJ1_quartus/divisor_clk.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:21:08 on Nov 21,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Desktop/PRJ1_quartus/divisor_clk.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Divisor_CLK
# -- Compiling architecture SYN of divisor_clk
# End time: 16:21:09 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
