$date
	Fri Aug 25 09:44:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple2_test $end
$var wire 1 ! D $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module M1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ! D $end
$var wire 1 ( w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1$
1'
#40
0$
0'
1#
1&
#60
1!
1(
1$
1'
#80
0(
0$
0'
0#
0&
1"
1%
#100
1$
1'
#120
0$
0'
1#
1&
#140
1(
1$
1'
#160
