// Seed: 2897031623
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri0  id_3,
    output wand  id_4,
    output wor   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    output tri   id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    input  tri1  _id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  assign id_3 = 1;
  struct packed {
    logic [id_0 : -1] id_5;
    id_6 id_7;
  } [id_0 : -1 'b0]
      id_8, id_9;
  logic id_10 = 1'b0;
  assign id_8.id_7 = id_2;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  wire id_12;
  ;
  tri id_13;
  ;
  wire id_14;
  wire [-1 : id_0] id_15;
  always @(posedge id_13) id_8 = -1;
  rtran #(-1'b0, -1) (-1, id_8.id_5, id_13);
  assign id_13 = -1'd0;
  assign id_13 = -1;
endmodule
