## Here is an abstract form of each module
### for a RISC-V multi cycle controller part
### represented in System Verilog HDL
<hr>

# Controller
<img width="1407" alt="module controller" src="https://github.com/Amirhosseinbayat/ComputerArchitecture-Course/assets/99789952/c9405f61-6163-4404-b4c1-abb77eb5fb92">
<hr>

## Decode
<img width="1198" alt="module decode" src="https://github.com/Amirhosseinbayat/ComputerArchitecture-Course/assets/99789952/1bb7dc63-a18e-4b15-a8a1-4c0d7825a5da">
<hr>

## ControlUnit
<img width="1420" alt="module ControlUnit" src="https://github.com/Amirhosseinbayat/ComputerArchitecture-Course/assets/99789952/2c5bef4b-bf95-40a3-b7e7-2a5013ce1053">

#### there is some un-implemented modules here, would be implemented in the future.
