// Seed: 2559851470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  `define pp_3 0
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    input  wand  id_0,
    output tri1  id_1,
    output wor   id_2,
    output wand  id_3,
    output uwire id_4,
    input  tri   id_5,
    output wire  id_6,
    output wand  id_7,
    output wor   id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    input  uwire id_11,
    input  uwire id_12,
    input  tri1  id_13
);
  wire id_15;
  nand primCall (id_4, id_13, id_11, id_5, id_15, id_0, id_12, id_9, id_10);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
