Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys --output-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc --report-file=bsf:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/mn_soc_host_de10_nano_soc.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA6U23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc.qsys
Progress: Loading qsys/mn_soc_host_de10_nano_soc.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 14.0]
Progress: Parameterizing module hps_0
Progress: Adding button_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module button_pio
Progress: Adding dipsw_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_mem [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module fpga_mem
Progress: Adding clk_50 [clock_source 14.0]
Progress: Parameterizing module clk_50
Progress: Adding clk_100 [clock_source 14.0]
Progress: Parameterizing module clk_100
Progress: Adding hostif_irq [altera_irq_bridge 14.0]
Progress: Parameterizing module hostif_irq
Progress: Adding lw_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module lw_bridge
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 14.0]
Progress: Parameterizing module timer_0
Progress: Adding hps_emac_interface_splitter_0 [altera_hps_emac_interface_splitter 1.0]
Progress: Parameterizing module hps_emac_interface_splitter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mn_soc_host_de10_nano_soc.mn_soc_host_de10_nano_soc: Module dependency loop involving: "hps_0" (altera_hps 14.0), "hps_emac_interface_splitter_0" (altera_hps_emac_interface_splitter 1.0)
Warning: mn_soc_host_de10_nano_soc.hps_0.fpga_interfaces.emac1_tx_reset: Associated reset sinks not declared
Warning: mn_soc_host_de10_nano_soc.hps_0.fpga_interfaces.emac1_rx_reset: Associated reset sinks not declared
Info: mn_soc_host_de10_nano_soc.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mn_soc_host_de10_nano_soc.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mn_soc_host_de10_nano_soc.hps_emac_interface_splitter_0: hps_emac_interface_splitter_0.avalon_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys --output-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/mn_soc_host_de10_nano_soc.html --report-file=sopcinfo:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc.sopcinfo --report-file=cmp:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/mn_soc_host_de10_nano_soc.cmp --report-file=qip:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/mn_soc_host_de10_nano_soc.qip --report-file=svd:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/mn_soc_host_de10_nano_soc.svd --report-file=regmap:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/mn_soc_host_de10_nano_soc.regmap --report-file=xml:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/mn_soc_host_de10_nano_soc.xml --report-file=debuginfo:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/mn_soc_host_de10_nano_soc.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA6U23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc.qsys --language=VERILOG
Progress: Loading qsys/mn_soc_host_de10_nano_soc.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 14.0]
Progress: Parameterizing module hps_0
Progress: Adding button_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module button_pio
Progress: Adding dipsw_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding fpga_mem [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module fpga_mem
Progress: Adding clk_50 [clock_source 14.0]
Progress: Parameterizing module clk_50
Progress: Adding clk_100 [clock_source 14.0]
Progress: Parameterizing module clk_100
Progress: Adding hostif_irq [altera_irq_bridge 14.0]
Progress: Parameterizing module hostif_irq
Progress: Adding lw_bridge [altera_avalon_mm_bridge 14.0]
Progress: Parameterizing module lw_bridge
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 14.0]
Progress: Parameterizing module timer_0
Progress: Adding hps_emac_interface_splitter_0 [altera_hps_emac_interface_splitter 1.0]
Progress: Parameterizing module hps_emac_interface_splitter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mn_soc_host_de10_nano_soc.mn_soc_host_de10_nano_soc: Module dependency loop involving: "hps_0" (altera_hps 14.0), "hps_emac_interface_splitter_0" (altera_hps_emac_interface_splitter 1.0)
Warning: mn_soc_host_de10_nano_soc.hps_0.fpga_interfaces.emac1_tx_reset: Associated reset sinks not declared
Warning: mn_soc_host_de10_nano_soc.hps_0.fpga_interfaces.emac1_rx_reset: Associated reset sinks not declared
Info: mn_soc_host_de10_nano_soc.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mn_soc_host_de10_nano_soc.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mn_soc_host_de10_nano_soc.hps_emac_interface_splitter_0: hps_emac_interface_splitter_0.avalon_slave must be connected to an Avalon-MM master
Info: mn_soc_host_de10_nano_soc: Generating mn_soc_host_de10_nano_soc "mn_soc_host_de10_nano_soc" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave fpga_mem.s0 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0.fpga_interfaces.emac1_tx_reset: Associated reset sinks not declared
Warning: hps_0.fpga_interfaces.emac1_rx_reset: Associated reset sinks not declared
Info: hps_0: "mn_soc_host_de10_nano_soc" instantiated altera_hps "hps_0"
Info: button_pio: Starting RTL generation for module 'mn_soc_host_de10_nano_soc_button_pio'
Info: button_pio:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mn_soc_host_de10_nano_soc_button_pio --dir=/tmp/alt7556_1898945926215311089.dir/0001_button_pio_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7556_1898945926215311089.dir/0001_button_pio_gen//mn_soc_host_de10_nano_soc_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'mn_soc_host_de10_nano_soc_button_pio'
Info: button_pio: "mn_soc_host_de10_nano_soc" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'mn_soc_host_de10_nano_soc_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mn_soc_host_de10_nano_soc_dipsw_pio --dir=/tmp/alt7556_1898945926215311089.dir/0002_dipsw_pio_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7556_1898945926215311089.dir/0002_dipsw_pio_gen//mn_soc_host_de10_nano_soc_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'mn_soc_host_de10_nano_soc_dipsw_pio'
Info: dipsw_pio: "mn_soc_host_de10_nano_soc" instantiated altera_avalon_pio "dipsw_pio"
Info: fpga_mem: "mn_soc_host_de10_nano_soc" instantiated altera_avalon_mm_bridge "fpga_mem"
Info: hostif_irq: "mn_soc_host_de10_nano_soc" instantiated altera_irq_bridge "hostif_irq"
Info: jtag_uart_0: Starting RTL generation for module 'mn_soc_host_de10_nano_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mn_soc_host_de10_nano_soc_jtag_uart_0 --dir=/tmp/alt7556_1898945926215311089.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7556_1898945926215311089.dir/0003_jtag_uart_0_gen//mn_soc_host_de10_nano_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'mn_soc_host_de10_nano_soc_jtag_uart_0'
Info: jtag_uart_0: "mn_soc_host_de10_nano_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'mn_soc_host_de10_nano_soc_timer_0'
Info: timer_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64//perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64//perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=mn_soc_host_de10_nano_soc_timer_0 --dir=/tmp/alt7556_1898945926215311089.dir/0004_timer_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7556_1898945926215311089.dir/0004_timer_0_gen//mn_soc_host_de10_nano_soc_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'mn_soc_host_de10_nano_soc_timer_0'
Info: timer_0: "mn_soc_host_de10_nano_soc" instantiated altera_avalon_timer "timer_0"
Info: hps_emac_interface_splitter_0: "mn_soc_host_de10_nano_soc" instantiated altera_hps_emac_interface_splitter "hps_emac_interface_splitter_0"
Info: mm_interconnect_0: "mn_soc_host_de10_nano_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "mn_soc_host_de10_nano_soc" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "mn_soc_host_de10_nano_soc" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mn_soc_host_de10_nano_soc" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mn_soc_host_de10_nano_soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dipsw_pio_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "dipsw_pio_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: dipsw_pio_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "dipsw_pio_s1_agent"
Info: dipsw_pio_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "dipsw_pio_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: dipsw_pio_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "dipsw_pio_s1_burst_adapter"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/ipcore/altera/qsys/mn_soc_host_de10_nano_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mn_soc_host_de10_nano_soc: Done "mn_soc_host_de10_nano_soc" with 35 modules, 91 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
