<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.16.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VGA-Link STM32: CMSIS Core Debug Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VGA-Link STM32
   </div>
   <div id="projectbrief">UART-to-VGA Graphics Command Interface for STM32F4</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.16.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('group___c_m_s_i_s__core___debug_functions.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">CMSIS Core Debug Functions <div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__definitions.html">CMSIS Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__definitions.html">CMSIS Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__register.html">CMSIS Core Register</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">CMSIS Core</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">CMSIS NVIC</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">CMSIS SCB</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">CMSIS System Control and ID Register not in the SCB</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">CMSIS SysTick</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">CMSIS ITM</a> &raquo; <a class="el" href="group___c_m_s_i_s___m_p_u.html">CMSIS MPU</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">CMSIS FPU</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">CMSIS Core Debug</a> &#124; <a class="el" href="group___c_m_s_i_s__core__definitions.html">CMSIS Core Definitions</a> &#124; <a class="el" href="group___c_m_s_i_s__core__definitions.html">CMSIS Core Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s__core__register.html">CMSIS Core Register</a> &raquo; <a class="el" href="group___c_m_s_i_s___c_o_r_e.html">CMSIS Core</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">CMSIS NVIC</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">CMSIS SCB</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html">CMSIS System Control and ID Register not in the SCB</a> &raquo; <a class="el" href="group___c_m_s_i_s___sys_tick.html">CMSIS SysTick</a> &raquo; <a class="el" href="group___c_m_s_i_s___i_t_m.html">CMSIS ITM</a> &raquo; <a class="el" href="group___c_m_s_i_s___m_p_u.html">CMSIS MPU</a> &raquo; <a class="el" href="group___c_m_s_i_s___f_p_u.html">CMSIS FPU</a> &raquo; <a class="el" href="group___c_m_s_i_s___core_debug.html">CMSIS Core Debug</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___function_interface.html">CMSIS Core Function Interface</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html">CMSIS Core NVIC Functions</a> &raquo; <a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html">CMSIS Core SysTick Functions</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-var-members" class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga95e63b571bb6aed6fa4010a69a1b0834" id="r_ga95e63b571bb6aed6fa4010a69a1b0834"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gac42eca702ea955176b1db653e9232f4c" id="r_gac42eca702ea955176b1db653e9232f4c"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga76b8eb60ca51abe5ebe38552e4c80ea2" id="r_ga76b8eb60ca51abe5ebe38552e4c80ea2"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga01193dcbff9dd19a2298fb17a26ae83a" id="r_ga01193dcbff9dd19a2298fb17a26ae83a"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga9d447ea313257da757155fd2dd0cae87" id="r_ga9d447ea313257da757155fd2dd0cae87"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga1d1298ab5e04b65bd2dd6326e10841a7" id="r_ga1d1298ab5e04b65bd2dd6326e10841a7"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga729db6891ee1670742841a40159875d2" id="r_ga729db6891ee1670742841a40159875d2"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga2e420a41696d4a778fedcb3f75f3c682" id="r_ga2e420a41696d4a778fedcb3f75f3c682"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga95e63b571bb6aed6fa4010a69a1b0834" id="r_ga95e63b571bb6aed6fa4010a69a1b0834"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gafbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a>:16&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gac42eca702ea955176b1db653e9232f4c" id="r_gac42eca702ea955176b1db653e9232f4c"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga76b8eb60ca51abe5ebe38552e4c80ea2" id="r_ga76b8eb60ca51abe5ebe38552e4c80ea2"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a>:7&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga01193dcbff9dd19a2298fb17a26ae83a" id="r_ga01193dcbff9dd19a2298fb17a26ae83a"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga9d447ea313257da757155fd2dd0cae87" id="r_ga9d447ea313257da757155fd2dd0cae87"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga1d1298ab5e04b65bd2dd6326e10841a7" id="r_ga1d1298ab5e04b65bd2dd6326e10841a7"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga729db6891ee1670742841a40159875d2" id="r_ga729db6891ee1670742841a40159875d2"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga2e420a41696d4a778fedcb3f75f3c682" id="r_ga2e420a41696d4a778fedcb3f75f3c682"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gae875cf8337843e7d946063088324d230" id="r_gae875cf8337843e7d946063088324d230"><td class="memItemLeft anonEnd">}&#160;</td><td class="memItemRight"><a class="el" href="#gae875cf8337843e7d946063088324d230">APSR_Type::b</a></td></tr>
<tr class="memitem:gae4c2ef8c9430d7b7bef5cbfbbaed3a94" id="r_gae4c2ef8c9430d7b7bef5cbfbbaed3a94"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></td></tr>
<tr class="memitem:ga01993346ea08cb99716ccc52da2cf784" id="r_ga01993346ea08cb99716ccc52da2cf784"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga620778bd72697a553f4c43e1857fa8a4" id="r_ga620778bd72697a553f4c43e1857fa8a4"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga01993346ea08cb99716ccc52da2cf784" id="r_ga01993346ea08cb99716ccc52da2cf784"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga620778bd72697a553f4c43e1857fa8a4" id="r_ga620778bd72697a553f4c43e1857fa8a4"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a>:23&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gac24c5e8dcb0e1cd18f658cbe86066afa" id="r_gac24c5e8dcb0e1cd18f658cbe86066afa"><td class="memItemLeft anonEnd">}&#160;</td><td class="memItemRight"><a class="el" href="#gac24c5e8dcb0e1cd18f658cbe86066afa">IPSR_Type::b</a></td></tr>
<tr class="memitem:ga4adca999d3a0bc1ae682d73ea7cfa879" id="r_ga4adca999d3a0bc1ae682d73ea7cfa879"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></td></tr>
<tr class="memitem:gaac4e2033bc16ba5e4f96899d0cc65e63" id="r_gaac4e2033bc16ba5e4f96899d0cc65e63"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gacc986b330df0f33b81dffe939762316c" id="r_gacc986b330df0f33b81dffe939762316c"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:7&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga6ccf6f43b94bbbc9a51a892ce1a498a6" id="r_ga6ccf6f43b94bbbc9a51a892ce1a498a6"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaee26ceafbc12dd1385778c3224da92a8" id="r_gaee26ceafbc12dd1385778c3224da92a8"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gab118cdb94b61bf4271bcc075b914ffa0" id="r_gab118cdb94b61bf4271bcc075b914ffa0"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaa840cd4e9e593fdc5dbe1855a4554af6" id="r_gaa840cd4e9e593fdc5dbe1855a4554af6"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a>:2&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gad7cb65600476a6d05d789da0206015bc" id="r_gad7cb65600476a6d05d789da0206015bc"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga79cc7b5eebb355409669c90e2b83284c" id="r_ga79cc7b5eebb355409669c90e2b83284c"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaa8ef589753c0b0419b8bc0a970d0530e" id="r_gaa8ef589753c0b0419b8bc0a970d0530e"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga1fa9a3e19dff4a01256b4c5423512fde" id="r_ga1fa9a3e19dff4a01256b4c5423512fde"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga72e2494d36f224f7c1c580cba62c2f45" id="r_ga72e2494d36f224f7c1c580cba62c2f45"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaac4e2033bc16ba5e4f96899d0cc65e63" id="r_gaac4e2033bc16ba5e4f96899d0cc65e63"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a>:9&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gacc986b330df0f33b81dffe939762316c" id="r_gacc986b330df0f33b81dffe939762316c"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gaf438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a>:7&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga6ccf6f43b94bbbc9a51a892ce1a498a6" id="r_ga6ccf6f43b94bbbc9a51a892ce1a498a6"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaee26ceafbc12dd1385778c3224da92a8" id="r_gaee26ceafbc12dd1385778c3224da92a8"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a>:4&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gab118cdb94b61bf4271bcc075b914ffa0" id="r_gab118cdb94b61bf4271bcc075b914ffa0"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaa840cd4e9e593fdc5dbe1855a4554af6" id="r_gaa840cd4e9e593fdc5dbe1855a4554af6"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a>:2&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gad7cb65600476a6d05d789da0206015bc" id="r_gad7cb65600476a6d05d789da0206015bc"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga79cc7b5eebb355409669c90e2b83284c" id="r_ga79cc7b5eebb355409669c90e2b83284c"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gaf14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaa8ef589753c0b0419b8bc0a970d0530e" id="r_gaa8ef589753c0b0419b8bc0a970d0530e"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga1fa9a3e19dff4a01256b4c5423512fde" id="r_ga1fa9a3e19dff4a01256b4c5423512fde"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga72e2494d36f224f7c1c580cba62c2f45" id="r_ga72e2494d36f224f7c1c580cba62c2f45"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga51a4f9bcd51d5790525e106f461b8484" id="r_ga51a4f9bcd51d5790525e106f461b8484"><td class="memItemLeft anonEnd">}&#160;</td><td class="memItemRight"><a class="el" href="#ga51a4f9bcd51d5790525e106f461b8484">xPSR_Type::b</a></td></tr>
<tr class="memitem:ga1a47176768f45f79076c4f5b1b534bc2" id="r_ga1a47176768f45f79076c4f5b1b534bc2"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></td></tr>
<tr class="memitem:ga2faf620fd15db4f838c4edf7d7e91e31" id="r_ga2faf620fd15db4f838c4edf7d7e91e31"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga0416aa7c7f53dc8fd221379ffa769c86" id="r_ga0416aa7c7f53dc8fd221379ffa769c86"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga0e5f243aec0a508fc22a92ed45677cce" id="r_ga0e5f243aec0a508fc22a92ed45677cce"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaecc1768df79d3f1a329b4ea5d23bbf53" id="r_gaecc1768df79d3f1a329b4ea5d23bbf53"><td class="memItemLeft anon">uint32_t&#160;&#160;&#160;<a class="el" href="#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:29&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga2faf620fd15db4f838c4edf7d7e91e31" id="r_ga2faf620fd15db4f838c4edf7d7e91e31"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga0416aa7c7f53dc8fd221379ffa769c86" id="r_ga0416aa7c7f53dc8fd221379ffa769c86"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ga8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga0e5f243aec0a508fc22a92ed45677cce" id="r_ga0e5f243aec0a508fc22a92ed45677cce"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a>:1&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:gaecc1768df79d3f1a329b4ea5d23bbf53" id="r_gaecc1768df79d3f1a329b4ea5d23bbf53"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#gaf8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a>:29&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga986a248e3f224ab20a63b4f7f3982e9c" id="r_ga986a248e3f224ab20a63b4f7f3982e9c"><td class="memItemLeft anonEnd">}&#160;</td><td class="memItemRight"><a class="el" href="#ga986a248e3f224ab20a63b4f7f3982e9c">CONTROL_Type::b</a></td></tr>
<tr class="memitem:ga6b642cca3d96da660b1198c133ca2a1f" id="r_ga6b642cca3d96da660b1198c133ca2a1f"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></td></tr>
<tr class="memitem:gaf90c80b7c2b48e248780b3781e0df80f" id="r_gaf90c80b7c2b48e248780b3781e0df80f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaf90c80b7c2b48e248780b3781e0df80f">NVIC_Type::ISER</a> [8]</td></tr>
<tr class="memitem:ga2de17698945ea49abd58a2d45bdc9c80" id="r_ga2de17698945ea49abd58a2d45bdc9c80"><td class="memItemLeft"><a id="ga2de17698945ea49abd58a2d45bdc9c80" name="ga2de17698945ea49abd58a2d45bdc9c80"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RESERVED0</b> [24]</td></tr>
<tr class="memitem:ga1965a2e68b61d2e2009621f6949211a5" id="r_ga1965a2e68b61d2e2009621f6949211a5"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga1965a2e68b61d2e2009621f6949211a5">NVIC_Type::ICER</a> [8]</td></tr>
<tr class="memitem:ga6d1daf7ab6f2ba83f57ff67ae6f571fe" id="r_ga6d1daf7ab6f2ba83f57ff67ae6f571fe"><td class="memItemLeft"><a id="ga6d1daf7ab6f2ba83f57ff67ae6f571fe" name="ga6d1daf7ab6f2ba83f57ff67ae6f571fe"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RSERVED1</b> [24]</td></tr>
<tr class="memitem:gacf8e38fc2e97316242ddeb7ea959ab90" id="r_gacf8e38fc2e97316242ddeb7ea959ab90"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gacf8e38fc2e97316242ddeb7ea959ab90">NVIC_Type::ISPR</a> [8]</td></tr>
<tr class="memitem:ga0953af43af8ec7fd5869a1d826ce5b72" id="r_ga0953af43af8ec7fd5869a1d826ce5b72"><td class="memItemLeft"><a id="ga0953af43af8ec7fd5869a1d826ce5b72" name="ga0953af43af8ec7fd5869a1d826ce5b72"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RESERVED2</b> [24]</td></tr>
<tr class="memitem:ga46241be64208436d35c9a4f8552575c5" id="r_ga46241be64208436d35c9a4f8552575c5"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga46241be64208436d35c9a4f8552575c5">NVIC_Type::ICPR</a> [8]</td></tr>
<tr class="memitem:ga9dd330835dbf21471e7b5be8692d77ab" id="r_ga9dd330835dbf21471e7b5be8692d77ab"><td class="memItemLeft"><a id="ga9dd330835dbf21471e7b5be8692d77ab" name="ga9dd330835dbf21471e7b5be8692d77ab"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RESERVED3</b> [24]</td></tr>
<tr class="memitem:ga33e917b381e08dabe4aa5eb2881a7c11" id="r_ga33e917b381e08dabe4aa5eb2881a7c11"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga33e917b381e08dabe4aa5eb2881a7c11">NVIC_Type::IABR</a> [8]</td></tr>
<tr class="memitem:ga5c0e5d507ac3c1bd5cdaaf9bbd177790" id="r_ga5c0e5d507ac3c1bd5cdaaf9bbd177790"><td class="memItemLeft"><a id="ga5c0e5d507ac3c1bd5cdaaf9bbd177790" name="ga5c0e5d507ac3c1bd5cdaaf9bbd177790"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RESERVED4</b> [56]</td></tr>
<tr class="memitem:ga6524789fedb94623822c3e0a47f3d06c" id="r_ga6524789fedb94623822c3e0a47f3d06c"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight"><a class="el" href="#ga6524789fedb94623822c3e0a47f3d06c">NVIC_Type::IP</a> [240]</td></tr>
<tr class="memitem:ga4f753b4f824270175af045ac99bc12e8" id="r_ga4f753b4f824270175af045ac99bc12e8"><td class="memItemLeft"><a id="ga4f753b4f824270175af045ac99bc12e8" name="ga4f753b4f824270175af045ac99bc12e8"></a>
uint32_t&#160;</td><td class="memItemRight"><b>NVIC_Type::RESERVED5</b> [644]</td></tr>
<tr class="memitem:ga0b0d7f3131da89c659a2580249432749" id="r_ga0b0d7f3131da89c659a2580249432749"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></td></tr>
<tr class="memitem:gafa7a9ee34dfa1da0b60b4525da285032" id="r_gafa7a9ee34dfa1da0b60b4525da285032"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gafa7a9ee34dfa1da0b60b4525da285032">SCB_Type::CPUID</a></td></tr>
<tr class="memitem:ga3e66570ab689d28aebefa7e84e85dc4a" id="r_ga3e66570ab689d28aebefa7e84e85dc4a"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga3e66570ab689d28aebefa7e84e85dc4a">SCB_Type::ICSR</a></td></tr>
<tr class="memitem:ga0faf96f964931cadfb71cfa54e051f6f" id="r_ga0faf96f964931cadfb71cfa54e051f6f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></td></tr>
<tr class="memitem:ga6ed3c9064013343ea9fd0a73a734f29d" id="r_ga6ed3c9064013343ea9fd0a73a734f29d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga6ed3c9064013343ea9fd0a73a734f29d">SCB_Type::AIRCR</a></td></tr>
<tr class="memitem:gabfad14e7b4534d73d329819625d77a16" id="r_gabfad14e7b4534d73d329819625d77a16"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gabfad14e7b4534d73d329819625d77a16">SCB_Type::SCR</a></td></tr>
<tr class="memitem:ga6d273c6b90bad15c91dfbbad0f6e92d8" id="r_ga6d273c6b90bad15c91dfbbad0f6e92d8"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga6d273c6b90bad15c91dfbbad0f6e92d8">SCB_Type::CCR</a></td></tr>
<tr class="memitem:gaf6336103f8be0cab29de51daed5a65f4" id="r_gaf6336103f8be0cab29de51daed5a65f4"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight"><a class="el" href="#gaf6336103f8be0cab29de51daed5a65f4">SCB_Type::SHP</a> [12]</td></tr>
<tr class="memitem:gae9891a59abbe51b0b2067ca507ca212f" id="r_gae9891a59abbe51b0b2067ca507ca212f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gae9891a59abbe51b0b2067ca507ca212f">SCB_Type::SHCSR</a></td></tr>
<tr class="memitem:ga2f94bf549b16fdeb172352e22309e3c4" id="r_ga2f94bf549b16fdeb172352e22309e3c4"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></td></tr>
<tr class="memitem:ga7bed53391da4f66d8a2a236a839d4c3d" id="r_ga7bed53391da4f66d8a2a236a839d4c3d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></td></tr>
<tr class="memitem:gad7d61d9525fa9162579c3da0b87bff8d" id="r_gad7d61d9525fa9162579c3da0b87bff8d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></td></tr>
<tr class="memitem:gac49b24b3f222508464f111772f2c44dd" id="r_gac49b24b3f222508464f111772f2c44dd"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></td></tr>
<tr class="memitem:ga31f79afe86c949c9862e7d5fce077c3a" id="r_ga31f79afe86c949c9862e7d5fce077c3a"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></td></tr>
<tr class="memitem:gaeb77053c84f49c261ab5b8374e8958ef" id="r_gaeb77053c84f49c261ab5b8374e8958ef"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></td></tr>
<tr class="memitem:ga3f51c43f952f3799951d0c54e76b0cb7" id="r_ga3f51c43f952f3799951d0c54e76b0cb7"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga3f51c43f952f3799951d0c54e76b0cb7">SCB_Type::PFR</a> [2]</td></tr>
<tr class="memitem:ga586a5225467262b378c0f231ccc77f86" id="r_ga586a5225467262b378c0f231ccc77f86"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></td></tr>
<tr class="memitem:gaaedf846e435ed05c68784b40d3db2bf2" id="r_gaaedf846e435ed05c68784b40d3db2bf2"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></td></tr>
<tr class="memitem:gaec2f8283d2737c6897188568a4214976" id="r_gaec2f8283d2737c6897188568a4214976"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaec2f8283d2737c6897188568a4214976">SCB_Type::MMFR</a> [4]</td></tr>
<tr class="memitem:gacee8e458f054aac964268f4fe647ea4f" id="r_gacee8e458f054aac964268f4fe647ea4f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gacee8e458f054aac964268f4fe647ea4f">SCB_Type::ISAR</a> [5]</td></tr>
<tr class="memitem:gac89a5d9901e3748d22a7090bfca2bee6" id="r_gac89a5d9901e3748d22a7090bfca2bee6"><td class="memItemLeft"><a id="gac89a5d9901e3748d22a7090bfca2bee6" name="gac89a5d9901e3748d22a7090bfca2bee6"></a>
uint32_t&#160;</td><td class="memItemRight"><b>SCB_Type::RESERVED0</b> [5]</td></tr>
<tr class="memitem:gaf460b56ce524a8e3534173f0aee78e85" id="r_gaf460b56ce524a8e3534173f0aee78e85"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaf460b56ce524a8e3534173f0aee78e85">SCB_Type::CPACR</a></td></tr>
<tr class="memitem:gafe1d5fd2966d5062716613b05c8d0ae1" id="r_gafe1d5fd2966d5062716613b05c8d0ae1"><td class="memItemLeft"><a id="gafe1d5fd2966d5062716613b05c8d0ae1" name="gafe1d5fd2966d5062716613b05c8d0ae1"></a>
uint32_t&#160;</td><td class="memItemRight"><b>SCnSCB_Type::RESERVED0</b> [1]</td></tr>
<tr class="memitem:gad99a25f5d4c163d9005ca607c24f6a98" id="r_gad99a25f5d4c163d9005ca607c24f6a98"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gad99a25f5d4c163d9005ca607c24f6a98">SCnSCB_Type::ICTR</a></td></tr>
<tr class="memitem:gaacadedade30422fed705e8dfc8e6cd8d" id="r_gaacadedade30422fed705e8dfc8e6cd8d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaacadedade30422fed705e8dfc8e6cd8d">SCnSCB_Type::ACTLR</a></td></tr>
<tr class="memitem:gaf2ad94ac83e5d40fc6e34884bc1bec5f" id="r_gaf2ad94ac83e5d40fc6e34884bc1bec5f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaf2ad94ac83e5d40fc6e34884bc1bec5f">SysTick_Type::CTRL</a></td></tr>
<tr class="memitem:gae7bc9d3eac1147f3bba8d73a8395644f" id="r_gae7bc9d3eac1147f3bba8d73a8395644f"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gae7bc9d3eac1147f3bba8d73a8395644f">SysTick_Type::LOAD</a></td></tr>
<tr class="memitem:ga0997ff20f11817f8246e8f0edac6f4e4" id="r_ga0997ff20f11817f8246e8f0edac6f4e4"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga0997ff20f11817f8246e8f0edac6f4e4">SysTick_Type::VAL</a></td></tr>
<tr class="memitem:ga9c9eda0ea6f6a7c904d2d75a6963e238" id="r_ga9c9eda0ea6f6a7c904d2d75a6963e238"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga9c9eda0ea6f6a7c904d2d75a6963e238">SysTick_Type::CALIB</a></td></tr>
<tr class="memitem:ga08f6e3035f25ee118a9bce07c684f5b0" id="r_ga08f6e3035f25ee118a9bce07c684f5b0"><td class="memItemLeft anon"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="#gabea77b06775d325e5f6f46203f582433">ITM_Type::u8</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga487affbe2b5e11676de1c1d678592926" id="r_ga487affbe2b5e11676de1c1d678592926"><td class="memItemLeft anon"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="#ga12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga84c6f57cfc54d0f9b40d1c7ed36bc84a" id="r_ga84c6f57cfc54d0f9b40d1c7ed36bc84a"><td class="memItemLeft anon"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="#ga6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">union {&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga08f6e3035f25ee118a9bce07c684f5b0" id="r_ga08f6e3035f25ee118a9bce07c684f5b0"><td class="memItemLeft anon">&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;&#160;&#160;<a class="el" href="#gabea77b06775d325e5f6f46203f582433">ITM_Type::u8</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga487affbe2b5e11676de1c1d678592926" id="r_ga487affbe2b5e11676de1c1d678592926"><td class="memItemLeft anon">&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t&#160;&#160;&#160;<a class="el" href="#ga12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga84c6f57cfc54d0f9b40d1c7ed36bc84a" id="r_ga84c6f57cfc54d0f9b40d1c7ed36bc84a"><td class="memItemLeft anon">&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="#ga6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a>&#160;</td><td class="memItemRight"></td></tr>
<tr class="memitem:ga3c0471529ddb4b034a008b4a45b99ccb" id="r_ga3c0471529ddb4b034a008b4a45b99ccb"><td class="memItemLeft anonEnd">}&#160;</td><td class="memItemRight"><a class="el" href="#ga3c0471529ddb4b034a008b4a45b99ccb">ITM_Type::PORT</a> [32]</td></tr>
<tr class="memitem:ga2c5ae30385b5f370d023468ea9914c0e" id="r_ga2c5ae30385b5f370d023468ea9914c0e"><td class="memItemLeft"><a id="ga2c5ae30385b5f370d023468ea9914c0e" name="ga2c5ae30385b5f370d023468ea9914c0e"></a>
uint32_t&#160;</td><td class="memItemRight"><b>ITM_Type::RESERVED0</b> [864]</td></tr>
<tr class="memitem:ga91a040e1b162e1128ac1e852b4a0e589" id="r_ga91a040e1b162e1128ac1e852b4a0e589"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></td></tr>
<tr class="memitem:gafffce5b93bbfedbaee85357d0b07ebce" id="r_gafffce5b93bbfedbaee85357d0b07ebce"><td class="memItemLeft"><a id="gafffce5b93bbfedbaee85357d0b07ebce" name="gafffce5b93bbfedbaee85357d0b07ebce"></a>
uint32_t&#160;</td><td class="memItemRight"><b>ITM_Type::RESERVED1</b> [15]</td></tr>
<tr class="memitem:ga93b480aac6da620bbb611212186d47fa" id="r_ga93b480aac6da620bbb611212186d47fa"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></td></tr>
<tr class="memitem:gaf56b2f07bc6b42cd3e4d17e1b27cff7b" id="r_gaf56b2f07bc6b42cd3e4d17e1b27cff7b"><td class="memItemLeft"><a id="gaf56b2f07bc6b42cd3e4d17e1b27cff7b" name="gaf56b2f07bc6b42cd3e4d17e1b27cff7b"></a>
uint32_t&#160;</td><td class="memItemRight"><b>ITM_Type::RESERVED2</b> [15]</td></tr>
<tr class="memitem:ga58f169e1aa40a9b8afb6296677c3bb45" id="r_ga58f169e1aa40a9b8afb6296677c3bb45"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></td></tr>
<tr class="memitem:ga6ae8a8c3a4909ae41447168d793608f7" id="r_ga6ae8a8c3a4909ae41447168d793608f7"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga6ae8a8c3a4909ae41447168d793608f7">MPU_Type::TYPE</a></td></tr>
<tr class="memitem:gaab33593671948b93b1c0908d78779328" id="r_gaab33593671948b93b1c0908d78779328"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaab33593671948b93b1c0908d78779328">MPU_Type::CTRL</a></td></tr>
<tr class="memitem:gafd8de96a5d574c3953e2106e782f9833" id="r_gafd8de96a5d574c3953e2106e782f9833"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gafd8de96a5d574c3953e2106e782f9833">MPU_Type::RNR</a></td></tr>
<tr class="memitem:ga3f2e2448a77aadacd9f394f6c4c708d9" id="r_ga3f2e2448a77aadacd9f394f6c4c708d9"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga3f2e2448a77aadacd9f394f6c4c708d9">MPU_Type::RBAR</a></td></tr>
<tr class="memitem:gadc65d266d15ce9ba57b3d127e8267f03" id="r_gadc65d266d15ce9ba57b3d127e8267f03"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gadc65d266d15ce9ba57b3d127e8267f03">MPU_Type::RASR</a></td></tr>
<tr class="memitem:ga4dbcffa0a71c31e521b645b34b40e639" id="r_ga4dbcffa0a71c31e521b645b34b40e639"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga4dbcffa0a71c31e521b645b34b40e639">MPU_Type::RBAR_A1</a></td></tr>
<tr class="memitem:ga94222f9a8637b5329016e18f08af7185" id="r_ga94222f9a8637b5329016e18f08af7185"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga94222f9a8637b5329016e18f08af7185">MPU_Type::RASR_A1</a></td></tr>
<tr class="memitem:ga8703a00626dba046b841c0db6c78c395" id="r_ga8703a00626dba046b841c0db6c78c395"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga8703a00626dba046b841c0db6c78c395">MPU_Type::RBAR_A2</a></td></tr>
<tr class="memitem:ga0aac7727a6225c6aa00627c36d51d014" id="r_ga0aac7727a6225c6aa00627c36d51d014"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga0aac7727a6225c6aa00627c36d51d014">MPU_Type::RASR_A2</a></td></tr>
<tr class="memitem:ga9fda17c37b85ef317c7c8688ff8c5804" id="r_ga9fda17c37b85ef317c7c8688ff8c5804"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga9fda17c37b85ef317c7c8688ff8c5804">MPU_Type::RBAR_A3</a></td></tr>
<tr class="memitem:gaced0b908173b9a4bae4f59452f0cdb0d" id="r_gaced0b908173b9a4bae4f59452f0cdb0d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaced0b908173b9a4bae4f59452f0cdb0d">MPU_Type::RASR_A3</a></td></tr>
<tr class="memitem:ga7b2967b069046c8544adbbc1db143a36" id="r_ga7b2967b069046c8544adbbc1db143a36"><td class="memItemLeft"><a id="ga7b2967b069046c8544adbbc1db143a36" name="ga7b2967b069046c8544adbbc1db143a36"></a>
uint32_t&#160;</td><td class="memItemRight"><b>FPU_Type::RESERVED0</b> [1]</td></tr>
<tr class="memitem:ga22054423086a3daf2077fb2f3fe2a8b8" id="r_ga22054423086a3daf2077fb2f3fe2a8b8"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga22054423086a3daf2077fb2f3fe2a8b8">FPU_Type::FPCCR</a></td></tr>
<tr class="memitem:gaa48253f088dc524de80c42fbc995f66b" id="r_gaa48253f088dc524de80c42fbc995f66b"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gaa48253f088dc524de80c42fbc995f66b">FPU_Type::FPCAR</a></td></tr>
<tr class="memitem:ga4d58ef3ebea69a5ec5acd8c90a9941b6" id="r_ga4d58ef3ebea69a5ec5acd8c90a9941b6"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga4d58ef3ebea69a5ec5acd8c90a9941b6">FPU_Type::FPDSCR</a></td></tr>
<tr class="memitem:ga135577b0a76bd3164be2a02f29ca46f1" id="r_ga135577b0a76bd3164be2a02f29ca46f1"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga135577b0a76bd3164be2a02f29ca46f1">FPU_Type::MVFR0</a></td></tr>
<tr class="memitem:ga776e8625853e1413c4e8330ec85c256d" id="r_ga776e8625853e1413c4e8330ec85c256d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga776e8625853e1413c4e8330ec85c256d">FPU_Type::MVFR1</a></td></tr>
<tr class="memitem:ga25c14c022c73a725a1736e903431095d" id="r_ga25c14c022c73a725a1736e903431095d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga25c14c022c73a725a1736e903431095d">CoreDebug_Type::DHCSR</a></td></tr>
<tr class="memitem:gafefa84bce7497652353a1b76d405d983" id="r_gafefa84bce7497652353a1b76d405d983"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gafefa84bce7497652353a1b76d405d983">CoreDebug_Type::DCRSR</a></td></tr>
<tr class="memitem:gab8f4bb076402b61f7be6308075a789c9" id="r_gab8f4bb076402b61f7be6308075a789c9"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#gab8f4bb076402b61f7be6308075a789c9">CoreDebug_Type::DCRDR</a></td></tr>
<tr class="memitem:ga5cdd51dbe3ebb7041880714430edd52d" id="r_ga5cdd51dbe3ebb7041880714430edd52d"><td class="memItemLeft"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ga5cdd51dbe3ebb7041880714430edd52d">CoreDebug_Type::DEMCR</a></td></tr>
<tr class="memitem:ga12e68e55a7badc271b948d6c7230b2a8" id="r_ga12e68e55a7badc271b948d6c7230b2a8"><td class="memItemLeft">volatile int32_t&#160;</td><td class="memItemRight"><a class="el" href="group___c_m_s_i_s__core__register.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></td></tr>
<tr class="memitem:gaf77f2d6fda1a08076db2c16ea02a9c68" id="r_gaf77f2d6fda1a08076db2c16ea02a9c68"><td class="memItemLeft">static __INLINE uint32_t&#160;</td><td class="memItemRight"><a class="el" href="group___c_m_s_i_s__core__register.html#gaf77f2d6fda1a08076db2c16ea02a9c68">ITM_SendChar</a> (uint32_t ch)</td></tr>
<tr class="memdesc:gaf77f2d6fda1a08076db2c16ea02a9c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Send Character.  <br /></td></tr>
<tr class="memitem:gac89cffc80908875e9478f3d14dfe7cfe" id="r_gac89cffc80908875e9478f3d14dfe7cfe"><td class="memItemLeft">static __INLINE int32_t&#160;</td><td class="memItemRight"><a class="el" href="group___c_m_s_i_s__core__register.html#gac89cffc80908875e9478f3d14dfe7cfe">ITM_ReceiveChar</a> (void)</td></tr>
<tr class="memdesc:gac89cffc80908875e9478f3d14dfe7cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Receive Character.  <br /></td></tr>
<tr class="memitem:ga68f2bfb25cee70f28a6bc68fa72e6e86" id="r_ga68f2bfb25cee70f28a6bc68fa72e6e86"><td class="memItemLeft">static __INLINE int32_t&#160;</td><td class="memItemRight"><a class="el" href="group___c_m_s_i_s__core__register.html#ga68f2bfb25cee70f28a6bc68fa72e6e86">ITM_CheckChar</a> (void)</td></tr>
<tr class="memdesc:ga68f2bfb25cee70f28a6bc68fa72e6e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITM Check Character.  <br /></td></tr>
<tr class="memitem:gaa822cb398ee022b59e9e6c5d7bbb228a" id="r_gaa822cb398ee022b59e9e6c5d7bbb228a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___c_m_s_i_s__core__register.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>&#160;&#160;&#160;0x5AA55AA5</td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"></div><a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="gaa822cb398ee022b59e9e6c5d7bbb228a" name="gaa822cb398ee022b59e9e6c5d7bbb228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa822cb398ee022b59e9e6c5d7bbb228a">&#9670;&#160;</a></span>ITM_RXBUFFER_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;0x5AA55AA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>value identifying ITM_RxBuffer is ready for next character </p>

</div>
</div>
<a name="doc-func-members" id="doc-func-members"></a><h2 id="header-doc-func-members" class="groupheader">Function Documentation</h2>
<a id="ga68f2bfb25cee70f28a6bc68fa72e6e86" name="ga68f2bfb25cee70f28a6bc68fa72e6e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f2bfb25cee70f28a6bc68fa72e6e86">&#9670;&#160;</a></span>ITM_CheckChar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">__INLINE int32_t ITM_CheckChar </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ITM Check Character. </p>
<p>This function checks external variable ITM_RxBuffer whether a character is available or not. It returns '1' if a character is available and '0' if no character is available.</p>
<dl class="section return"><dt>Returns</dt><dd>0 No character available </dd>
<dd>
1 Character available </dd></dl>

</div>
</div>
<a id="gac89cffc80908875e9478f3d14dfe7cfe" name="gac89cffc80908875e9478f3d14dfe7cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac89cffc80908875e9478f3d14dfe7cfe">&#9670;&#160;</a></span>ITM_ReceiveChar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">__INLINE int32_t ITM_ReceiveChar </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ITM Receive Character. </p>
<p>This function inputs a character via external variable ITM_RxBuffer. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.</p>
<dl class="section return"><dt>Returns</dt><dd>Received character </dd>
<dd>
-1 No character received </dd></dl>

</div>
</div>
<a id="gaf77f2d6fda1a08076db2c16ea02a9c68" name="gaf77f2d6fda1a08076db2c16ea02a9c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf77f2d6fda1a08076db2c16ea02a9c68">&#9670;&#160;</a></span>ITM_SendChar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">__INLINE uint32_t ITM_SendChar </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ch</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ITM Send Character. </p>
<p>This function transmits a character via the ITM channel 0. It just returns when no debugger is connected that has booked the output. It is blocking when a debugger is connected, but the previous character send is not transmitted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ch</td><td>Character to transmit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Character to transmit </dd></dl>

</div>
</div>
<a name="doc-var-members" id="doc-var-members"></a><h2 id="header-doc-var-members" class="groupheader">Variable Documentation</h2>
<a id="ga95e63b571bb6aed6fa4010a69a1b0834" name="ga95e63b571bb6aed6fa4010a69a1b0834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e63b571bb6aed6fa4010a69a1b0834">&#9670;&#160;</a></span>[] <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..15 Reserved </p>

</div>
</div>
<a id="gafbce95646fd514c10aa85ec0a33db728" name="gafbce95646fd514c10aa85ec0a33db728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbce95646fd514c10aa85ec0a33db728">&#9670;&#160;</a></span>_reserved0 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0..15 Reserved </p>

</div>
</div>
<a id="gaecc1768df79d3f1a329b4ea5d23bbf53" name="gaecc1768df79d3f1a329b4ea5d23bbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc1768df79d3f1a329b4ea5d23bbf53">&#9670;&#160;</a></span>[] <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved </p>

</div>
</div>
<a id="gaf8c314273a1e4970a5671bd7f8184f50" name="gaf8c314273a1e4970a5671bd7f8184f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c314273a1e4970a5671bd7f8184f50">&#9670;&#160;</a></span>_reserved0 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 3..31 Reserved </p>

</div>
</div>
<a id="ga620778bd72697a553f4c43e1857fa8a4" name="ga620778bd72697a553f4c43e1857fa8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga620778bd72697a553f4c43e1857fa8a4">&#9670;&#160;</a></span>[] <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

</div>
</div>
<a id="gad2eb0a06de4f03f58874a727716aa9aa" name="gad2eb0a06de4f03f58874a727716aa9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2eb0a06de4f03f58874a727716aa9aa">&#9670;&#160;</a></span>_reserved0 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..31 Reserved </p>

</div>
</div>
<a id="gacc986b330df0f33b81dffe939762316c" name="gacc986b330df0f33b81dffe939762316c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc986b330df0f33b81dffe939762316c">&#9670;&#160;</a></span>[] <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..15 Reserved </p>

</div>
</div>
<a id="gaf438e0f407357e914a70b5bd4d6a97c5" name="gaf438e0f407357e914a70b5bd4d6a97c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf438e0f407357e914a70b5bd4d6a97c5">&#9670;&#160;</a></span>_reserved0 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 9..15 Reserved </p>

</div>
</div>
<a id="ga76b8eb60ca51abe5ebe38552e4c80ea2" name="ga76b8eb60ca51abe5ebe38552e4c80ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76b8eb60ca51abe5ebe38552e4c80ea2">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="gac681f266e20b3b3591b961e13633ae13" name="gac681f266e20b3b3591b961e13633ae13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac681f266e20b3b3591b961e13633ae13">&#9670;&#160;</a></span>_reserved1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..26 Reserved </p>

</div>
</div>
<a id="gaee26ceafbc12dd1385778c3224da92a8" name="gaee26ceafbc12dd1385778c3224da92a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee26ceafbc12dd1385778c3224da92a8">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved </p>

</div>
</div>
<a id="ga790056bb6f20ea16cecc784b0dd19ad6" name="ga790056bb6f20ea16cecc784b0dd19ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790056bb6f20ea16cecc784b0dd19ad6">&#9670;&#160;</a></span>_reserved1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 20..23 Reserved </p>

</div>
</div>
<a id="gaacadedade30422fed705e8dfc8e6cd8d" name="gaacadedade30422fed705e8dfc8e6cd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacadedade30422fed705e8dfc8e6cd8d">&#9670;&#160;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCnSCB_Type::ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Auxiliary Control Register </p>

</div>
</div>
<a id="gaaedf846e435ed05c68784b40d3db2bf2" name="gaaedf846e435ed05c68784b40d3db2bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaedf846e435ed05c68784b40d3db2bf2">&#9670;&#160;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="gaeb77053c84f49c261ab5b8374e8958ef" name="gaeb77053c84f49c261ab5b8374e8958ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb77053c84f49c261ab5b8374e8958ef">&#9670;&#160;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

</div>
</div>
<a id="ga6ed3c9064013343ea9fd0a73a734f29d" name="ga6ed3c9064013343ea9fd0a73a734f29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ed3c9064013343ea9fd0a73a734f29d">&#9670;&#160;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

</div>
</div>
<a id="gae875cf8337843e7d946063088324d230" name="gae875cf8337843e7d946063088324d230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae875cf8337843e7d946063088324d230">&#9670;&#160;</a></span>[struct] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  APSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga986a248e3f224ab20a63b4f7f3982e9c" name="ga986a248e3f224ab20a63b4f7f3982e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986a248e3f224ab20a63b4f7f3982e9c">&#9670;&#160;</a></span>[struct] <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CONTROL_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="gac24c5e8dcb0e1cd18f658cbe86066afa" name="gac24c5e8dcb0e1cd18f658cbe86066afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac24c5e8dcb0e1cd18f658cbe86066afa">&#9670;&#160;</a></span>[struct] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga51a4f9bcd51d5790525e106f461b8484" name="ga51a4f9bcd51d5790525e106f461b8484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51a4f9bcd51d5790525e106f461b8484">&#9670;&#160;</a></span>[struct] <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  xPSR_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a id="ga31f79afe86c949c9862e7d5fce077c3a" name="ga31f79afe86c949c9862e7d5fce077c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f79afe86c949c9862e7d5fce077c3a">&#9670;&#160;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

</div>
</div>
<a id="ga1d1298ab5e04b65bd2dd6326e10841a7" name="ga1d1298ab5e04b65bd2dd6326e10841a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d1298ab5e04b65bd2dd6326e10841a7">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga86e2c5b891ecef1ab55b1edac0da79a6" name="ga86e2c5b891ecef1ab55b1edac0da79a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e2c5b891ecef1ab55b1edac0da79a6">&#9670;&#160;</a></span>C <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="gaa8ef589753c0b0419b8bc0a970d0530e" name="gaa8ef589753c0b0419b8bc0a970d0530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ef589753c0b0419b8bc0a970d0530e">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga40213a6b5620410cac83b0d89564609d" name="ga40213a6b5620410cac83b0d89564609d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40213a6b5620410cac83b0d89564609d">&#9670;&#160;</a></span>C <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 29 Carry condition code flag </p>

</div>
</div>
<a id="ga9c9eda0ea6f6a7c904d2d75a6963e238" name="ga9c9eda0ea6f6a7c904d2d75a6963e238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9eda0ea6f6a7c904d2d75a6963e238">&#9670;&#160;</a></span>CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SysTick_Type::CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/ ) SysTick Calibration Register </p>

</div>
</div>
<a id="ga6d273c6b90bad15c91dfbbad0f6e92d8" name="ga6d273c6b90bad15c91dfbbad0f6e92d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d273c6b90bad15c91dfbbad0f6e92d8">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

</div>
</div>
<a id="ga2f94bf549b16fdeb172352e22309e3c4" name="ga2f94bf549b16fdeb172352e22309e3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f94bf549b16fdeb172352e22309e3c4">&#9670;&#160;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

</div>
</div>
<a id="gaf460b56ce524a8e3534173f0aee78e85" name="gaf460b56ce524a8e3534173f0aee78e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf460b56ce524a8e3534173f0aee78e85">&#9670;&#160;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

</div>
</div>
<a id="gafa7a9ee34dfa1da0b60b4525da285032" name="gafa7a9ee34dfa1da0b60b4525da285032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa7a9ee34dfa1da0b60b4525da285032">&#9670;&#160;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

</div>
</div>
<a id="gaab33593671948b93b1c0908d78779328" name="gaab33593671948b93b1c0908d78779328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab33593671948b93b1c0908d78779328">&#9670;&#160;</a></span>CTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) MPU Control Register </p>

</div>
</div>
<a id="gaf2ad94ac83e5d40fc6e34884bc1bec5f" name="gaf2ad94ac83e5d40fc6e34884bc1bec5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ad94ac83e5d40fc6e34884bc1bec5f">&#9670;&#160;</a></span>CTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SysTick_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) SysTick Control and Status Register </p>

</div>
</div>
<a id="gab8f4bb076402b61f7be6308075a789c9" name="gab8f4bb076402b61f7be6308075a789c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8f4bb076402b61f7be6308075a789c9">&#9670;&#160;</a></span>DCRDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CoreDebug_Type::DCRDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Debug Core Register Data Register </p>

</div>
</div>
<a id="gafefa84bce7497652353a1b76d405d983" name="gafefa84bce7497652353a1b76d405d983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafefa84bce7497652353a1b76d405d983">&#9670;&#160;</a></span>DCRSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CoreDebug_Type::DCRSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 ( /W) Debug Core Register Selector Register </p>

</div>
</div>
<a id="ga5cdd51dbe3ebb7041880714430edd52d" name="ga5cdd51dbe3ebb7041880714430edd52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdd51dbe3ebb7041880714430edd52d">&#9670;&#160;</a></span>DEMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CoreDebug_Type::DEMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register </p>

</div>
</div>
<a id="ga586a5225467262b378c0f231ccc77f86" name="ga586a5225467262b378c0f231ccc77f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga586a5225467262b378c0f231ccc77f86">&#9670;&#160;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="gad7d61d9525fa9162579c3da0b87bff8d" name="gad7d61d9525fa9162579c3da0b87bff8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d61d9525fa9162579c3da0b87bff8d">&#9670;&#160;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

</div>
</div>
<a id="ga25c14c022c73a725a1736e903431095d" name="ga25c14c022c73a725a1736e903431095d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25c14c022c73a725a1736e903431095d">&#9670;&#160;</a></span>DHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CoreDebug_Type::DHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Debug Halting Control and Status Register </p>

</div>
</div>
<a id="ga0e5f243aec0a508fc22a92ed45677cce" name="ga0e5f243aec0a508fc22a92ed45677cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5f243aec0a508fc22a92ed45677cce">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag </p>

</div>
</div>
<a id="gac62cfff08e6f055e0101785bad7094cd" name="gac62cfff08e6f055e0101785bad7094cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac62cfff08e6f055e0101785bad7094cd">&#9670;&#160;</a></span>FPCA <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::FPCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 2 FP extension active flag </p>

</div>
</div>
<a id="gaa48253f088dc524de80c42fbc995f66b" name="gaa48253f088dc524de80c42fbc995f66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48253f088dc524de80c42fbc995f66b">&#9670;&#160;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPU_Type::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Floating-Point Context Address Register </p>

</div>
</div>
<a id="ga22054423086a3daf2077fb2f3fe2a8b8" name="ga22054423086a3daf2077fb2f3fe2a8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22054423086a3daf2077fb2f3fe2a8b8">&#9670;&#160;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPU_Type::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Floating-Point Context Control Register </p>

</div>
</div>
<a id="ga4d58ef3ebea69a5ec5acd8c90a9941b6" name="ga4d58ef3ebea69a5ec5acd8c90a9941b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d58ef3ebea69a5ec5acd8c90a9941b6">&#9670;&#160;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPU_Type::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Floating-Point Default Status Control Register </p>

</div>
</div>
<a id="gac42eca702ea955176b1db653e9232f4c" name="gac42eca702ea955176b1db653e9232f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac42eca702ea955176b1db653e9232f4c">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="gadcb98a5b9c93b0cb69cdb7af5638f32e" name="gadcb98a5b9c93b0cb69cdb7af5638f32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb98a5b9c93b0cb69cdb7af5638f32e">&#9670;&#160;</a></span>GE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga6ccf6f43b94bbbc9a51a892ce1a498a6" name="ga6ccf6f43b94bbbc9a51a892ce1a498a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ccf6f43b94bbbc9a51a892ce1a498a6">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga2d0ec4ccae337c1df5658f8cf4632e76" name="ga2d0ec4ccae337c1df5658f8cf4632e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0ec4ccae337c1df5658f8cf4632e76">&#9670;&#160;</a></span>GE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::GE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 16..19 Greater than or Equal flags </p>

</div>
</div>
<a id="ga7bed53391da4f66d8a2a236a839d4c3d" name="ga7bed53391da4f66d8a2a236a839d4c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bed53391da4f66d8a2a236a839d4c3d">&#9670;&#160;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

</div>
</div>
<a id="ga33e917b381e08dabe4aa5eb2881a7c11" name="ga33e917b381e08dabe4aa5eb2881a7c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e917b381e08dabe4aa5eb2881a7c11">&#9670;&#160;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVIC_Type::IABR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

</div>
</div>
<a id="ga1965a2e68b61d2e2009621f6949211a5" name="ga1965a2e68b61d2e2009621f6949211a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1965a2e68b61d2e2009621f6949211a5">&#9670;&#160;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVIC_Type::ICER[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

</div>
</div>
<a id="ga46241be64208436d35c9a4f8552575c5" name="ga46241be64208436d35c9a4f8552575c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46241be64208436d35c9a4f8552575c5">&#9670;&#160;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVIC_Type::ICPR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

</div>
</div>
<a id="ga3e66570ab689d28aebefa7e84e85dc4a" name="ga3e66570ab689d28aebefa7e84e85dc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e66570ab689d28aebefa7e84e85dc4a">&#9670;&#160;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

</div>
</div>
<a id="gad99a25f5d4c163d9005ca607c24f6a98" name="gad99a25f5d4c163d9005ca607c24f6a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99a25f5d4c163d9005ca607c24f6a98">&#9670;&#160;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCnSCB_Type::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register </p>

</div>
</div>
<a id="ga6524789fedb94623822c3e0a47f3d06c" name="ga6524789fedb94623822c3e0a47f3d06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6524789fedb94623822c3e0a47f3d06c">&#9670;&#160;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t NVIC_Type::IP[240]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="gacee8e458f054aac964268f4fe647ea4f" name="gacee8e458f054aac964268f4fe647ea4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee8e458f054aac964268f4fe647ea4f">&#9670;&#160;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::ISAR[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="gaf90c80b7c2b48e248780b3781e0df80f" name="gaf90c80b7c2b48e248780b3781e0df80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf90c80b7c2b48e248780b3781e0df80f">&#9670;&#160;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVIC_Type::ISER[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

</div>
</div>
<a id="gacf8e38fc2e97316242ddeb7ea959ab90" name="gacf8e38fc2e97316242ddeb7ea959ab90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf8e38fc2e97316242ddeb7ea959ab90">&#9670;&#160;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NVIC_Type::ISPR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

</div>
</div>
<a id="ga01993346ea08cb99716ccc52da2cf784" name="ga01993346ea08cb99716ccc52da2cf784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01993346ea08cb99716ccc52da2cf784">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5" name="gab46e5f1b2f4d17cfb9aca4fffcbb2fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5">&#9670;&#160;</a></span>ISR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gaac4e2033bc16ba5e4f96899d0cc65e63" name="gaac4e2033bc16ba5e4f96899d0cc65e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4e2033bc16ba5e4f96899d0cc65e63">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="ga3e9120dcf1a829fc8d2302b4d0673970" name="ga3e9120dcf1a829fc8d2302b4d0673970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e9120dcf1a829fc8d2302b4d0673970">&#9670;&#160;</a></span>ISR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0.. 8 Exception number </p>

</div>
</div>
<a id="gaa840cd4e9e593fdc5dbe1855a4554af6" name="gaa840cd4e9e593fdc5dbe1855a4554af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa840cd4e9e593fdc5dbe1855a4554af6">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga3200966922a194d84425e2807a7f1328" name="ga3200966922a194d84425e2807a7f1328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3200966922a194d84425e2807a7f1328">&#9670;&#160;</a></span>IT <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::IT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 25..26 saved IT state (read 0) </p>

</div>
</div>
<a id="ga12e68e55a7badc271b948d6c7230b2a8" name="ga12e68e55a7badc271b948d6c7230b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e68e55a7badc271b948d6c7230b2a8">&#9670;&#160;</a></span>ITM_RxBuffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile int32_t ITM_RxBuffer</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel extern">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>external variable to receive characters </p>

</div>
</div>
<a id="gae7bc9d3eac1147f3bba8d73a8395644f" name="gae7bc9d3eac1147f3bba8d73a8395644f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7bc9d3eac1147f3bba8d73a8395644f">&#9670;&#160;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SysTick_Type::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) SysTick Reload Value Register </p>

</div>
</div>
<a id="gac49b24b3f222508464f111772f2c44dd" name="gac49b24b3f222508464f111772f2c44dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac49b24b3f222508464f111772f2c44dd">&#9670;&#160;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

</div>
</div>
<a id="gaec2f8283d2737c6897188568a4214976" name="gaec2f8283d2737c6897188568a4214976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec2f8283d2737c6897188568a4214976">&#9670;&#160;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::MMFR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="ga135577b0a76bd3164be2a02f29ca46f1" name="ga135577b0a76bd3164be2a02f29ca46f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135577b0a76bd3164be2a02f29ca46f1">&#9670;&#160;</a></span>MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPU_Type::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/ ) Media and FP Feature Register 0 </p>

</div>
</div>
<a id="ga776e8625853e1413c4e8330ec85c256d" name="ga776e8625853e1413c4e8330ec85c256d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga776e8625853e1413c4e8330ec85c256d">&#9670;&#160;</a></span>MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FPU_Type::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/ ) Media and FP Feature Register 1 </p>

</div>
</div>
<a id="ga2e420a41696d4a778fedcb3f75f3c682" name="ga2e420a41696d4a778fedcb3f75f3c682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e420a41696d4a778fedcb3f75f3c682">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga7e7bbba9b00b0bb3283dc07f1abe37e0" name="ga7e7bbba9b00b0bb3283dc07f1abe37e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7bbba9b00b0bb3283dc07f1abe37e0">&#9670;&#160;</a></span>N <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga72e2494d36f224f7c1c580cba62c2f45" name="ga72e2494d36f224f7c1c580cba62c2f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e2494d36f224f7c1c580cba62c2f45">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga2db9a52f6d42809627d1a7a607c5dbc5" name="ga2db9a52f6d42809627d1a7a607c5dbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db9a52f6d42809627d1a7a607c5dbc5">&#9670;&#160;</a></span>N <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 31 Negative condition code flag </p>

</div>
</div>
<a id="ga2faf620fd15db4f838c4edf7d7e91e31" name="ga2faf620fd15db4f838c4edf7d7e91e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2faf620fd15db4f838c4edf7d7e91e31">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga35c1732cf153b7b5c4bd321cf1de9605" name="ga35c1732cf153b7b5c4bd321cf1de9605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c1732cf153b7b5c4bd321cf1de9605">&#9670;&#160;</a></span>nPRIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::nPRIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 0 Execution privilege in Thread mode </p>

</div>
</div>
<a id="ga3f51c43f952f3799951d0c54e76b0cb7" name="ga3f51c43f952f3799951d0c54e76b0cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f51c43f952f3799951d0c54e76b0cb7">&#9670;&#160;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SCB_Type::PFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="ga3c0471529ddb4b034a008b4a45b99ccb" name="ga3c0471529ddb4b034a008b4a45b99ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0471529ddb4b034a008b4a45b99ccb">&#9670;&#160;</a></span>[union]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O union  { ... }  ITM_Type::PORT[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port Registers </p>

</div>
</div>
<a id="ga01193dcbff9dd19a2298fb17a26ae83a" name="ga01193dcbff9dd19a2298fb17a26ae83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01193dcbff9dd19a2298fb17a26ae83a">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="ga22d10913489d24ab08bd83457daa88de" name="ga22d10913489d24ab08bd83457daa88de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d10913489d24ab08bd83457daa88de">&#9670;&#160;</a></span>Q <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gad7cb65600476a6d05d789da0206015bc" name="gad7cb65600476a6d05d789da0206015bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7cb65600476a6d05d789da0206015bc">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gadd7cbd2b0abd8954d62cd7831796ac7c" name="gadd7cbd2b0abd8954d62cd7831796ac7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7cbd2b0abd8954d62cd7831796ac7c">&#9670;&#160;</a></span>Q <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Q</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 27 Saturation condition flag </p>

</div>
</div>
<a id="gadc65d266d15ce9ba57b3d127e8267f03" name="gadc65d266d15ce9ba57b3d127e8267f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc65d266d15ce9ba57b3d127e8267f03">&#9670;&#160;</a></span>RASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RASR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) MPU Region Attribute and Size Register </p>

</div>
</div>
<a id="ga94222f9a8637b5329016e18f08af7185" name="ga94222f9a8637b5329016e18f08af7185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94222f9a8637b5329016e18f08af7185">&#9670;&#160;</a></span>RASR_A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RASR_A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register </p>

</div>
</div>
<a id="ga0aac7727a6225c6aa00627c36d51d014" name="ga0aac7727a6225c6aa00627c36d51d014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aac7727a6225c6aa00627c36d51d014">&#9670;&#160;</a></span>RASR_A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RASR_A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register </p>

</div>
</div>
<a id="gaced0b908173b9a4bae4f59452f0cdb0d" name="gaced0b908173b9a4bae4f59452f0cdb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced0b908173b9a4bae4f59452f0cdb0d">&#9670;&#160;</a></span>RASR_A3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RASR_A3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register </p>

</div>
</div>
<a id="ga3f2e2448a77aadacd9f394f6c4c708d9" name="ga3f2e2448a77aadacd9f394f6c4c708d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2e2448a77aadacd9f394f6c4c708d9">&#9670;&#160;</a></span>RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) MPU Region Base Address Register </p>

</div>
</div>
<a id="ga4dbcffa0a71c31e521b645b34b40e639" name="ga4dbcffa0a71c31e521b645b34b40e639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dbcffa0a71c31e521b645b34b40e639">&#9670;&#160;</a></span>RBAR_A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RBAR_A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register </p>

</div>
</div>
<a id="ga8703a00626dba046b841c0db6c78c395" name="ga8703a00626dba046b841c0db6c78c395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8703a00626dba046b841c0db6c78c395">&#9670;&#160;</a></span>RBAR_A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RBAR_A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register </p>

</div>
</div>
<a id="ga9fda17c37b85ef317c7c8688ff8c5804" name="ga9fda17c37b85ef317c7c8688ff8c5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fda17c37b85ef317c7c8688ff8c5804">&#9670;&#160;</a></span>RBAR_A3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RBAR_A3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register </p>

</div>
</div>
<a id="gafd8de96a5d574c3953e2106e782f9833" name="gafd8de96a5d574c3953e2106e782f9833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8de96a5d574c3953e2106e782f9833">&#9670;&#160;</a></span>RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MPU_Type::RNR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) MPU Region RNRber Register </p>

</div>
</div>
<a id="gabfad14e7b4534d73d329819625d77a16" name="gabfad14e7b4534d73d329819625d77a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfad14e7b4534d73d329819625d77a16">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

</div>
</div>
<a id="gae9891a59abbe51b0b2067ca507ca212f" name="gae9891a59abbe51b0b2067ca507ca212f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9891a59abbe51b0b2067ca507ca212f">&#9670;&#160;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

</div>
</div>
<a id="gaf6336103f8be0cab29de51daed5a65f4" name="gaf6336103f8be0cab29de51daed5a65f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6336103f8be0cab29de51daed5a65f4">&#9670;&#160;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t SCB_Type::SHP[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ga0416aa7c7f53dc8fd221379ffa769c86" name="ga0416aa7c7f53dc8fd221379ffa769c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0416aa7c7f53dc8fd221379ffa769c86">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

</div>
</div>
<a id="ga8cc085fea1c50a8bd9adea63931ee8e2" name="ga8cc085fea1c50a8bd9adea63931ee8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc085fea1c50a8bd9adea63931ee8e2">&#9670;&#160;</a></span>SPSEL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::SPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 1 Stack to be used </p>

</div>
</div>
<a id="ga0b0d7f3131da89c659a2580249432749" name="ga0b0d7f3131da89c659a2580249432749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0d7f3131da89c659a2580249432749">&#9670;&#160;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

</div>
</div>
<a id="gab118cdb94b61bf4271bcc075b914ffa0" name="gab118cdb94b61bf4271bcc075b914ffa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab118cdb94b61bf4271bcc075b914ffa0">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) </p>

</div>
</div>
<a id="ga7eed9fe24ae8d354cd76ae1c1110a658" name="ga7eed9fe24ae8d354cd76ae1c1110a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eed9fe24ae8d354cd76ae1c1110a658">&#9670;&#160;</a></span>T <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::T</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 24 Thumb bit (read 0) </p>

</div>
</div>
<a id="ga58f169e1aa40a9b8afb6296677c3bb45" name="ga58f169e1aa40a9b8afb6296677c3bb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f169e1aa40a9b8afb6296677c3bb45">&#9670;&#160;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITM_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE80 (R/W) ITM Trace Control Register </p>

</div>
</div>
<a id="ga91a040e1b162e1128ac1e852b4a0e589" name="ga91a040e1b162e1128ac1e852b4a0e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a040e1b162e1128ac1e852b4a0e589">&#9670;&#160;</a></span>TER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITM_Type::TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 (R/W) ITM Trace Enable Register </p>

</div>
</div>
<a id="ga93b480aac6da620bbb611212186d47fa" name="ga93b480aac6da620bbb611212186d47fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93b480aac6da620bbb611212186d47fa">&#9670;&#160;</a></span>TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITM_Type::TPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE40 (R/W) ITM Trace Privilege Register </p>

</div>
</div>
<a id="ga6ae8a8c3a4909ae41447168d793608f7" name="ga6ae8a8c3a4909ae41447168d793608f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae8a8c3a4909ae41447168d793608f7">&#9670;&#160;</a></span>TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MPU_Type::TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) MPU Type Register </p>

</div>
</div>
<a id="ga487affbe2b5e11676de1c1d678592926" name="ga487affbe2b5e11676de1c1d678592926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga487affbe2b5e11676de1c1d678592926">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint16_t  { ... } ::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="ga12aa4eb4d9dcb589a5d953c836f4e8f4" name="ga12aa4eb4d9dcb589a5d953c836f4e8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12aa4eb4d9dcb589a5d953c836f4e8f4">&#9670;&#160;</a></span>u16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint16_t ITM_Type::u16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </p>

</div>
</div>
<a id="ga84c6f57cfc54d0f9b40d1c7ed36bc84a" name="ga84c6f57cfc54d0f9b40d1c7ed36bc84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c6f57cfc54d0f9b40d1c7ed36bc84a">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t  { ... } ::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="ga6882fa5af67ef5c5dfb433b3b68939df" name="ga6882fa5af67ef5c5dfb433b3b68939df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6882fa5af67ef5c5dfb433b3b68939df">&#9670;&#160;</a></span>u32 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ITM_Type::u32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </p>

</div>
</div>
<a id="ga08f6e3035f25ee118a9bce07c684f5b0" name="ga08f6e3035f25ee118a9bce07c684f5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f6e3035f25ee118a9bce07c684f5b0">&#9670;&#160;</a></span>[] <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint8_t  { ... } ::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="gabea77b06775d325e5f6f46203f582433" name="gabea77b06775d325e5f6f46203f582433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea77b06775d325e5f6f46203f582433">&#9670;&#160;</a></span>u8 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t ITM_Type::u8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </p>

</div>
</div>
<a id="ga9d447ea313257da757155fd2dd0cae87" name="ga9d447ea313257da757155fd2dd0cae87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d447ea313257da757155fd2dd0cae87">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="ga8004d224aacb78ca37774c35f9156e7e" name="ga8004d224aacb78ca37774c35f9156e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8004d224aacb78ca37774c35f9156e7e">&#9670;&#160;</a></span>V <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="ga79cc7b5eebb355409669c90e2b83284c" name="ga79cc7b5eebb355409669c90e2b83284c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79cc7b5eebb355409669c90e2b83284c">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="gaf14df16ea0690070c45b95f2116b7a0a" name="gaf14df16ea0690070c45b95f2116b7a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf14df16ea0690070c45b95f2116b7a0a">&#9670;&#160;</a></span>V <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 28 Overflow condition code flag </p>

</div>
</div>
<a id="ga0997ff20f11817f8246e8f0edac6f4e4" name="ga0997ff20f11817f8246e8f0edac6f4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0997ff20f11817f8246e8f0edac6f4e4">&#9670;&#160;</a></span>VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SysTick_Type::VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) SysTick Current Value Register </p>

</div>
</div>
<a id="ga0faf96f964931cadfb71cfa54e051f6f" name="ga0faf96f964931cadfb71cfa54e051f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0faf96f964931cadfb71cfa54e051f6f">&#9670;&#160;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCB_Type::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

</div>
</div>
<a id="gae4c2ef8c9430d7b7bef5cbfbbaed3a94" name="gae4c2ef8c9430d7b7bef5cbfbbaed3a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c2ef8c9430d7b7bef5cbfbbaed3a94">&#9670;&#160;</a></span>w <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

</div>
</div>
<a id="ga6b642cca3d96da660b1198c133ca2a1f" name="ga6b642cca3d96da660b1198c133ca2a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b642cca3d96da660b1198c133ca2a1f">&#9670;&#160;</a></span>w <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CONTROL_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

</div>
</div>
<a id="ga4adca999d3a0bc1ae682d73ea7cfa879" name="ga4adca999d3a0bc1ae682d73ea7cfa879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adca999d3a0bc1ae682d73ea7cfa879">&#9670;&#160;</a></span>w <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t IPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

</div>
</div>
<a id="ga1a47176768f45f79076c4f5b1b534bc2" name="ga1a47176768f45f79076c4f5b1b534bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a47176768f45f79076c4f5b1b534bc2">&#9670;&#160;</a></span>w <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::w</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type used for word access </p>

</div>
</div>
<a id="ga729db6891ee1670742841a40159875d2" name="ga729db6891ee1670742841a40159875d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga729db6891ee1670742841a40159875d2">&#9670;&#160;</a></span>[] <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga3b04d58738b66a28ff13f23d8b0ba7e5" name="ga3b04d58738b66a28ff13f23d8b0ba7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b04d58738b66a28ff13f23d8b0ba7e5">&#9670;&#160;</a></span>Z <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t APSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga1fa9a3e19dff4a01256b4c5423512fde" name="ga1fa9a3e19dff4a01256b4c5423512fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa9a3e19dff4a01256b4c5423512fde">&#9670;&#160;</a></span>[] <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t  { ... } ::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

</div>
</div>
<a id="ga1e5d9801013d5146f2e02d9b7b3da562" name="ga1e5d9801013d5146f2e02d9b7b3da562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5d9801013d5146f2e02d9b7b3da562">&#9670;&#160;</a></span>Z <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t xPSR_Type::Z</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit: 30 Zero condition code flag </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.16.0 </li>
  </ul>
</div>
</body>
</html>
