{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541535532943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541535532943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 15:18:52 2018 " "Processing started: Tue Nov 06 15:18:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541535532943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541535532943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541535532943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541535533742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541535533742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 3 3 " "Found 3 design units, including 3 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541535567272 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_latch " "Found entity 2: d_latch" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541535567272 ""} { "Info" "ISGN_ENTITY_NAME" "3 Part3 " "Found entity 3: Part3" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541535567272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541535567272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_tb " "Found entity 1: flip_flop_tb" {  } { { "flip_flop_tb.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/flip_flop_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541535567292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541535567292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.v(15) " "Verilog HDL Instantiation warning at Part3.v(15): instance has no name" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541535567293 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.v(16) " "Verilog HDL Instantiation warning at Part3.v(16): instance has no name" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541535567293 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.v(54) " "Verilog HDL Instantiation warning at Part3.v(54): instance has no name" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541535567293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541535567382 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] Part3.v(52) " "Output port \"LEDR\[1\]\" at Part3.v(52) has no driver" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541535567383 "|Part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop d_flip_flop:comb_3 " "Elaborating entity \"d_flip_flop\" for hierarchy \"d_flip_flop:comb_3\"" {  } { { "Part3.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541535567384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_flip_flop:comb_3\|d_latch:comb_3 " "Elaborating entity \"d_latch\" for hierarchy \"d_flip_flop:comb_3\|d_latch:comb_3\"" {  } { { "Part3.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541535567389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Part3.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541535568098 "|Part3|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541535568098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541535568367 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "d_flip_flop:comb_3\|d_latch:comb_5\|S " "Logic cell \"d_flip_flop:comb_3\|d_latch:comb_5\|S\"" {  } { { "Part3.v" "S" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541535568942 ""} { "Info" "ISCL_SCL_CELL_NAME" "d_flip_flop:comb_3\|d_latch:comb_5\|R " "Logic cell \"d_flip_flop:comb_3\|d_latch:comb_5\|R\"" {  } { { "Part3.v" "R" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541535568942 ""} { "Info" "ISCL_SCL_CELL_NAME" "d_flip_flop:comb_3\|d_latch:comb_3\|S " "Logic cell \"d_flip_flop:comb_3\|d_latch:comb_3\|S\"" {  } { { "Part3.v" "S" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541535568942 ""} { "Info" "ISCL_SCL_CELL_NAME" "d_flip_flop:comb_3\|d_latch:comb_3\|R " "Logic cell \"d_flip_flop:comb_3\|d_latch:comb_3\|R\"" {  } { { "Part3.v" "R" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541535568942 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1541535568942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541535569226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541535569226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541535569309 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541535569309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541535569309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541535569309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541535569350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 15:19:29 2018 " "Processing ended: Tue Nov 06 15:19:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541535569350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541535569350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541535569350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541535569350 ""}
