// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Thu Jul 18 16:30:56 2024
// Host        : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    jtag_trst_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_tdo_o,
    jtag_tms_i,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  input jtag_trst_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  output jtag_tdo_o;
  input jtag_tms_i;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [13:2]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:14] = \^m_axi_araddr [31:14];
  assign m_axi_araddr[13:11] = \^m_axi_awaddr [13:11];
  assign m_axi_araddr[10:6] = \^m_axi_araddr [10:6];
  assign m_axi_araddr[5] = \^m_axi_awaddr [5];
  assign m_axi_araddr[4] = \^m_axi_araddr [4];
  assign m_axi_araddr[3:2] = \^m_axi_awaddr [3:2];
  assign m_axi_araddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:14] = \^m_axi_araddr [31:14];
  assign m_axi_awaddr[13:11] = \^m_axi_awaddr [13:11];
  assign m_axi_awaddr[10:6] = \^m_axi_araddr [10:6];
  assign m_axi_awaddr[5] = \^m_axi_awaddr [5];
  assign m_axi_awaddr[4] = \^m_axi_araddr [4];
  assign m_axi_awaddr[3:2] = \^m_axi_awaddr [3:2];
  assign m_axi_awaddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.clk(clk),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({\^m_axi_araddr [31:14],\^m_axi_awaddr [13:11],\^m_axi_araddr [10:6],\^m_axi_awaddr [5],\^m_axi_araddr [4],\^m_axi_awaddr [3:2],\^m_axi_araddr [1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    \cpu_d_rsp[err] ,
    \keeper_reg[halt]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[busy]_0 ,
    \keeper[busy]1__1 ,
    \arbiter[sel]__2 );
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output \cpu_d_rsp[err] ;
  output \keeper_reg[halt]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[busy]_0 ;
  input \keeper[busy]1__1 ;
  input \arbiter[sel]__2 ;

  wire \arbiter[sel]__2 ;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[busy]1__1 ;
  wire \keeper[err] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[halt]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire \main_rsp[err] ;
  wire [4:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;

  LUT2 #(
    .INIT(4'h2)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(\arbiter[sel]__2 ),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[busy]__0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [3]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [2]),
        .I4(\keeper_reg[busy]__0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .I5(\keeper_reg[cnt] [4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \keeper[err]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper[busy]1__1 ),
        .O(\keeper[err] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_3 
       (.I0(\keeper_reg[halt_n_0_] ),
        .I1(\keeper_reg[cnt] [3]),
        .I2(\keeper_reg[cnt] [4]),
        .I3(\keeper_reg[cnt] [2]),
        .I4(\keeper_reg[cnt] [0]),
        .I5(\keeper_reg[cnt] [1]),
        .O(\keeper_reg[halt]_0 ));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[err] ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[a_req]__0 ,
    \arbiter_reg[b_req]__0 ,
    \arbiter_reg[state] ,
    \arbiter_reg[a_req]0 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][1]_0 );
  output \arbiter_reg[a_req]__0 ;
  output \arbiter_reg[b_req]__0 ;
  output [1:0]\arbiter_reg[state] ;
  input \arbiter_reg[a_req]0 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \FSM_onehot_arbiter_reg[state][2]_0 ;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;

  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire clk;
  wire rstn_sys;

  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter_reg[state][1]_0 ),
        .Q(\arbiter_reg[state] [0]));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .Q(\arbiter_reg[state] [1]));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (\arbiter[sel]__2 ,
    D,
    addr,
    ADDRARDADDR,
    \wb_core[we] ,
    \fetch_engine_reg[pc][17] ,
    \fetch_engine_reg[pc][17]_0 ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][6] ,
    \fetch_engine_reg[pc][3] ,
    \execute_engine_reg[ir] ,
    m_axi_wvalid,
    \wb_core[cyc] ,
    m_axi_awvalid,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    Q,
    \fetch_engine_reg[pc][15] ,
    \fetch_engine_reg[pc][17]_1 ,
    m_axi_arready_0,
    m_axi_wready_0,
    m_axi_awready_0,
    pending_reg,
    port_sel_reg,
    \keeper_reg[busy] ,
    irq_active_reg,
    \iodev_req[12][stb] ,
    \fetch_engine_reg[pc][3]_0 ,
    \bus_req_o_reg[data][0] ,
    \bus_req_o_reg[data][31] ,
    \keeper_reg[err] ,
    \keeper_reg[err]_0 ,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0]_0 ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][16] ,
    \fetch_engine_reg[pc][17]_2 ,
    E,
    \fetch_engine_reg[pc][9] ,
    \fetch_engine_reg[pc][8] ,
    \fetch_engine_reg[pc][11] ,
    \fetch_engine_reg[pc][11]_0 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    p_21_in,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][14] ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    \dci_reg[data_reg][31] ,
    rden__0,
    \fetch_engine_reg[pc][6]_0 ,
    \fetch_engine_reg[pc][9]_0 ,
    \fetch_engine_reg[pc][2]_0 ,
    \w_pnt_reg[0] ,
    \fetch_engine_reg[pc][2]_1 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12] ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_1 ,
    \fetch_engine_reg[pc][11]_2 ,
    \fetch_engine_reg[pc][11]_3 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][14]_0 ,
    \wb_core[err] ,
    \arbiter_reg[b_req]0 ,
    \arbiter_reg[a_req]0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \FSM_onehot_arbiter_reg[state][1] ,
    pending,
    \FSM_onehot_arbiter_reg[state][1]_0 ,
    \arbiter_reg[a_req]__0 ,
    \arbiter_reg[state] ,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    m_axi_awready,
    \bus_rsp[err]0__5 ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    firq_i,
    p_3_in,
    p_2_in,
    \main_rsp[err] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3 ,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    pending_i_4,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[30] ,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \register_file_fpga.reg_file_reg_i_74 ,
    \csr_reg[we] ,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in_0);
  output \arbiter[sel]__2 ;
  output [5:0]D;
  output [12:0]addr;
  output [4:0]ADDRARDADDR;
  output \wb_core[we] ;
  output [11:0]\fetch_engine_reg[pc][17] ;
  output [4:0]\fetch_engine_reg[pc][17]_0 ;
  output \fetch_engine_reg[pc][2] ;
  output [1:0]\fetch_engine_reg[pc][6] ;
  output \fetch_engine_reg[pc][3] ;
  output [1:0]\execute_engine_reg[ir] ;
  output m_axi_wvalid;
  output \wb_core[cyc] ;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [0:0]Q;
  output \fetch_engine_reg[pc][15] ;
  output \fetch_engine_reg[pc][17]_1 ;
  output m_axi_arready_0;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output pending_reg;
  output port_sel_reg;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \iodev_req[12][stb] ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \bus_req_o_reg[data][0] ;
  output [31:0]\bus_req_o_reg[data][31] ;
  output \keeper_reg[err] ;
  output \keeper_reg[err]_0 ;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0]_0 ;
  output \irq_pending_reg[0] ;
  output [2:0]\fetch_engine_reg[pc][16] ;
  output [8:0]\fetch_engine_reg[pc][17]_2 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9] ;
  output \fetch_engine_reg[pc][8] ;
  output \fetch_engine_reg[pc][11] ;
  output \fetch_engine_reg[pc][11]_0 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output p_21_in;
  output \dci[execute_ack] ;
  output [5:0]\fetch_engine_reg[pc][14] ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  output [30:0]\dci_reg[data_reg][31] ;
  output rden__0;
  output \fetch_engine_reg[pc][6]_0 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \fetch_engine_reg[pc][2]_0 ;
  output [0:0]\w_pnt_reg[0] ;
  output [0:0]\fetch_engine_reg[pc][2]_1 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12] ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_1 ;
  output [0:0]\fetch_engine_reg[pc][11]_2 ;
  output [1:0]\fetch_engine_reg[pc][11]_3 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [16:0]m_axi_araddr;
  output [5:0]\fetch_engine_reg[pc][14]_0 ;
  output \wb_core[err] ;
  output \arbiter_reg[b_req]0 ;
  output \arbiter_reg[a_req]0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \FSM_onehot_arbiter_reg[state][1] ;
  input pending;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;
  input \arbiter_reg[a_req]__0 ;
  input [1:0]\arbiter_reg[state] ;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input m_axi_awready;
  input \bus_rsp[err]0__5 ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [2:0]firq_i;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \main_rsp[err] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3 ;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_i_4;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[30] ;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \csr_reg[we] ;
  input \dm_reg_reg[halt_req]__0 ;
  input [0:0]p_3_in_0;

  wire [4:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][1] ;
  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [12:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire \arbiter[sel]__2 ;
  wire arbiter_err;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [31:0]\bus_req_o_reg[data][31] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire \bus_rsp[err]0__5 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire [0:0]\bus_rsp_o[data][31]_i_3 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [31:0]csr_rdata;
  wire \csr_reg[we] ;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:2]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [0:0]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dmem_req[stb] ;
  wire empty;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire \fetch_engine_reg[pc][11] ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire [0:0]\fetch_engine_reg[pc][11]_1 ;
  wire [0:0]\fetch_engine_reg[pc][11]_2 ;
  wire [1:0]\fetch_engine_reg[pc][11]_3 ;
  wire \fetch_engine_reg[pc][12] ;
  wire [5:0]\fetch_engine_reg[pc][14] ;
  wire [5:0]\fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][15] ;
  wire [2:0]\fetch_engine_reg[pc][16] ;
  wire [11:0]\fetch_engine_reg[pc][17] ;
  wire [4:0]\fetch_engine_reg[pc][17]_0 ;
  wire \fetch_engine_reg[pc][17]_1 ;
  wire [8:0]\fetch_engine_reg[pc][17]_2 ;
  wire \fetch_engine_reg[pc][2] ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire [0:0]\fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][3] ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire [1:0]\fetch_engine_reg[pc][6] ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][8] ;
  wire \fetch_engine_reg[pc][9] ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire [2:0]firq_i;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire irq_active_reg;
  wire \irq_pending_reg[0] ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire [16:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_25;
  wire neorv32_cpu_control_inst_n_268;
  wire neorv32_cpu_control_inst_n_283;
  wire neorv32_cpu_control_inst_n_284;
  wire neorv32_cpu_control_inst_n_285;
  wire neorv32_cpu_control_inst_n_286;
  wire neorv32_cpu_control_inst_n_287;
  wire neorv32_cpu_control_inst_n_288;
  wire neorv32_cpu_control_inst_n_289;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_34;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_360;
  wire neorv32_cpu_control_inst_n_361;
  wire neorv32_cpu_control_inst_n_362;
  wire neorv32_cpu_control_inst_n_363;
  wire neorv32_cpu_control_inst_n_364;
  wire neorv32_cpu_control_inst_n_365;
  wire neorv32_cpu_control_inst_n_366;
  wire neorv32_cpu_control_inst_n_367;
  wire neorv32_cpu_control_inst_n_368;
  wire neorv32_cpu_control_inst_n_369;
  wire neorv32_cpu_control_inst_n_370;
  wire neorv32_cpu_control_inst_n_371;
  wire neorv32_cpu_control_inst_n_372;
  wire neorv32_cpu_control_inst_n_373;
  wire neorv32_cpu_control_inst_n_374;
  wire neorv32_cpu_control_inst_n_375;
  wire neorv32_cpu_control_inst_n_376;
  wire neorv32_cpu_control_inst_n_377;
  wire neorv32_cpu_control_inst_n_378;
  wire neorv32_cpu_control_inst_n_379;
  wire neorv32_cpu_control_inst_n_38;
  wire neorv32_cpu_control_inst_n_380;
  wire neorv32_cpu_control_inst_n_381;
  wire neorv32_cpu_control_inst_n_382;
  wire neorv32_cpu_control_inst_n_383;
  wire neorv32_cpu_control_inst_n_384;
  wire neorv32_cpu_control_inst_n_385;
  wire neorv32_cpu_control_inst_n_386;
  wire neorv32_cpu_control_inst_n_387;
  wire neorv32_cpu_control_inst_n_388;
  wire neorv32_cpu_control_inst_n_389;
  wire neorv32_cpu_control_inst_n_39;
  wire neorv32_cpu_control_inst_n_390;
  wire neorv32_cpu_control_inst_n_391;
  wire neorv32_cpu_control_inst_n_392;
  wire neorv32_cpu_control_inst_n_393;
  wire neorv32_cpu_control_inst_n_394;
  wire neorv32_cpu_control_inst_n_395;
  wire neorv32_cpu_control_inst_n_396;
  wire neorv32_cpu_control_inst_n_397;
  wire neorv32_cpu_control_inst_n_398;
  wire neorv32_cpu_control_inst_n_399;
  wire neorv32_cpu_control_inst_n_40;
  wire neorv32_cpu_control_inst_n_400;
  wire neorv32_cpu_control_inst_n_401;
  wire neorv32_cpu_control_inst_n_402;
  wire neorv32_cpu_control_inst_n_403;
  wire neorv32_cpu_control_inst_n_404;
  wire neorv32_cpu_control_inst_n_405;
  wire neorv32_cpu_control_inst_n_406;
  wire neorv32_cpu_control_inst_n_407;
  wire neorv32_cpu_control_inst_n_408;
  wire neorv32_cpu_control_inst_n_409;
  wire neorv32_cpu_control_inst_n_41;
  wire neorv32_cpu_control_inst_n_410;
  wire neorv32_cpu_control_inst_n_411;
  wire neorv32_cpu_control_inst_n_412;
  wire neorv32_cpu_control_inst_n_413;
  wire neorv32_cpu_control_inst_n_414;
  wire neorv32_cpu_control_inst_n_415;
  wire neorv32_cpu_control_inst_n_416;
  wire neorv32_cpu_control_inst_n_417;
  wire neorv32_cpu_control_inst_n_418;
  wire neorv32_cpu_control_inst_n_419;
  wire neorv32_cpu_control_inst_n_420;
  wire neorv32_cpu_control_inst_n_421;
  wire neorv32_cpu_control_inst_n_422;
  wire neorv32_cpu_control_inst_n_457;
  wire neorv32_cpu_control_inst_n_458;
  wire neorv32_cpu_control_inst_n_459;
  wire neorv32_cpu_control_inst_n_462;
  wire neorv32_cpu_control_inst_n_463;
  wire neorv32_cpu_control_inst_n_464;
  wire neorv32_cpu_control_inst_n_465;
  wire neorv32_cpu_control_inst_n_466;
  wire neorv32_cpu_control_inst_n_467;
  wire neorv32_cpu_control_inst_n_468;
  wire neorv32_cpu_control_inst_n_469;
  wire neorv32_cpu_control_inst_n_470;
  wire neorv32_cpu_control_inst_n_471;
  wire neorv32_cpu_control_inst_n_472;
  wire neorv32_cpu_control_inst_n_473;
  wire neorv32_cpu_control_inst_n_474;
  wire neorv32_cpu_control_inst_n_475;
  wire neorv32_cpu_control_inst_n_476;
  wire neorv32_cpu_control_inst_n_477;
  wire neorv32_cpu_control_inst_n_478;
  wire neorv32_cpu_control_inst_n_479;
  wire neorv32_cpu_control_inst_n_480;
  wire neorv32_cpu_control_inst_n_481;
  wire neorv32_cpu_control_inst_n_482;
  wire neorv32_cpu_control_inst_n_483;
  wire neorv32_cpu_control_inst_n_484;
  wire neorv32_cpu_control_inst_n_485;
  wire neorv32_cpu_control_inst_n_486;
  wire neorv32_cpu_control_inst_n_487;
  wire neorv32_cpu_control_inst_n_488;
  wire neorv32_cpu_control_inst_n_489;
  wire neorv32_cpu_control_inst_n_490;
  wire neorv32_cpu_control_inst_n_491;
  wire neorv32_cpu_control_inst_n_492;
  wire neorv32_cpu_control_inst_n_493;
  wire neorv32_cpu_control_inst_n_494;
  wire neorv32_cpu_control_inst_n_495;
  wire neorv32_cpu_control_inst_n_496;
  wire neorv32_cpu_control_inst_n_497;
  wire neorv32_cpu_control_inst_n_498;
  wire neorv32_cpu_control_inst_n_499;
  wire neorv32_cpu_control_inst_n_500;
  wire neorv32_cpu_control_inst_n_501;
  wire neorv32_cpu_control_inst_n_502;
  wire neorv32_cpu_control_inst_n_503;
  wire neorv32_cpu_control_inst_n_504;
  wire neorv32_cpu_control_inst_n_505;
  wire neorv32_cpu_control_inst_n_506;
  wire neorv32_cpu_control_inst_n_507;
  wire neorv32_cpu_control_inst_n_508;
  wire neorv32_cpu_control_inst_n_509;
  wire neorv32_cpu_control_inst_n_510;
  wire neorv32_cpu_control_inst_n_511;
  wire neorv32_cpu_control_inst_n_512;
  wire neorv32_cpu_control_inst_n_513;
  wire neorv32_cpu_control_inst_n_514;
  wire neorv32_cpu_control_inst_n_515;
  wire neorv32_cpu_control_inst_n_516;
  wire neorv32_cpu_control_inst_n_517;
  wire neorv32_cpu_control_inst_n_518;
  wire neorv32_cpu_control_inst_n_519;
  wire neorv32_cpu_control_inst_n_520;
  wire neorv32_cpu_control_inst_n_521;
  wire neorv32_cpu_control_inst_n_522;
  wire neorv32_cpu_control_inst_n_523;
  wire neorv32_cpu_control_inst_n_524;
  wire neorv32_cpu_control_inst_n_525;
  wire neorv32_cpu_control_inst_n_526;
  wire neorv32_cpu_control_inst_n_527;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_lsu_inst_n_8;
  wire neorv32_cpu_lsu_inst_n_82;
  wire neorv32_cpu_lsu_inst_n_9;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_90;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire p_21_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire [0:0]p_3_in_0;
  wire p_8_in;
  wire pending;
  wire pending_i_4;
  wire pending_reg;
  wire port_sel_reg;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[30] ;
  wire rden0;
  wire rden__0;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire [0:0]\w_pnt_reg[0] ;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_463,neorv32_cpu_control_inst_n_464,neorv32_cpu_control_inst_n_465,neorv32_cpu_control_inst_n_466,neorv32_cpu_control_inst_n_467,neorv32_cpu_control_inst_n_468,neorv32_cpu_control_inst_n_469,neorv32_cpu_control_inst_n_470,neorv32_cpu_control_inst_n_471,neorv32_cpu_control_inst_n_472,neorv32_cpu_control_inst_n_473,neorv32_cpu_control_inst_n_474,neorv32_cpu_control_inst_n_475,neorv32_cpu_control_inst_n_476,neorv32_cpu_control_inst_n_477,neorv32_cpu_control_inst_n_478,neorv32_cpu_control_inst_n_479,neorv32_cpu_control_inst_n_480,neorv32_cpu_control_inst_n_481,neorv32_cpu_control_inst_n_482,neorv32_cpu_control_inst_n_483,neorv32_cpu_control_inst_n_484,neorv32_cpu_control_inst_n_485,neorv32_cpu_control_inst_n_486,neorv32_cpu_control_inst_n_487,neorv32_cpu_control_inst_n_488,neorv32_cpu_control_inst_n_489,neorv32_cpu_control_inst_n_490,neorv32_cpu_control_inst_n_491,neorv32_cpu_control_inst_n_492,neorv32_cpu_control_inst_n_493,neorv32_cpu_control_inst_n_494}),
        .DI(neorv32_cpu_control_inst_n_41),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_357),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_358),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_496,neorv32_cpu_control_inst_n_497,neorv32_cpu_control_inst_n_498,neorv32_cpu_control_inst_n_499,neorv32_cpu_control_inst_n_500,neorv32_cpu_control_inst_n_501,neorv32_cpu_control_inst_n_502,neorv32_cpu_control_inst_n_503,neorv32_cpu_control_inst_n_504,neorv32_cpu_control_inst_n_505,neorv32_cpu_control_inst_n_506,neorv32_cpu_control_inst_n_507,neorv32_cpu_control_inst_n_508,neorv32_cpu_control_inst_n_509,neorv32_cpu_control_inst_n_510,neorv32_cpu_control_inst_n_511,neorv32_cpu_control_inst_n_512,neorv32_cpu_control_inst_n_513,neorv32_cpu_control_inst_n_514,neorv32_cpu_control_inst_n_515,neorv32_cpu_control_inst_n_516,neorv32_cpu_control_inst_n_517,neorv32_cpu_control_inst_n_518,neorv32_cpu_control_inst_n_519,neorv32_cpu_control_inst_n_520,neorv32_cpu_control_inst_n_521,neorv32_cpu_control_inst_n_522,neorv32_cpu_control_inst_n_523,neorv32_cpu_control_inst_n_524,neorv32_cpu_control_inst_n_525,neorv32_cpu_control_inst_n_526,neorv32_cpu_control_inst_n_527}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_90),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354}),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0] (neorv32_cpu_control_inst_n_39),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371,neorv32_cpu_control_inst_n_372,neorv32_cpu_control_inst_n_373,neorv32_cpu_control_inst_n_374,neorv32_cpu_control_inst_n_375,neorv32_cpu_control_inst_n_376,neorv32_cpu_control_inst_n_377,neorv32_cpu_control_inst_n_378,neorv32_cpu_control_inst_n_379,neorv32_cpu_control_inst_n_380,neorv32_cpu_control_inst_n_381,neorv32_cpu_control_inst_n_382,neorv32_cpu_control_inst_n_383,neorv32_cpu_control_inst_n_384,neorv32_cpu_control_inst_n_385,neorv32_cpu_control_inst_n_386,neorv32_cpu_control_inst_n_387,neorv32_cpu_control_inst_n_388,neorv32_cpu_control_inst_n_389,neorv32_cpu_control_inst_n_390,neorv32_cpu_control_inst_n_391,neorv32_cpu_control_inst_n_392,neorv32_cpu_control_inst_n_393,neorv32_cpu_control_inst_n_394,neorv32_cpu_control_inst_n_395,neorv32_cpu_control_inst_n_396,neorv32_cpu_control_inst_n_397,neorv32_cpu_control_inst_n_398,neorv32_cpu_control_inst_n_399,neorv32_cpu_control_inst_n_400,neorv32_cpu_control_inst_n_401,neorv32_cpu_control_inst_n_402,neorv32_cpu_control_inst_n_403,neorv32_cpu_control_inst_n_404,neorv32_cpu_control_inst_n_405,neorv32_cpu_control_inst_n_406,neorv32_cpu_control_inst_n_407,neorv32_cpu_control_inst_n_408,neorv32_cpu_control_inst_n_409,neorv32_cpu_control_inst_n_410,neorv32_cpu_control_inst_n_411,neorv32_cpu_control_inst_n_412,neorv32_cpu_control_inst_n_413,neorv32_cpu_control_inst_n_414,neorv32_cpu_control_inst_n_415,neorv32_cpu_control_inst_n_416,neorv32_cpu_control_inst_n_417,neorv32_cpu_control_inst_n_418,neorv32_cpu_control_inst_n_419,neorv32_cpu_control_inst_n_420,neorv32_cpu_control_inst_n_421,neorv32_cpu_control_inst_n_422}),
        .\register_file_fpga.reg_file_reg_i_205 (neorv32_cpu_control_inst_n_40),
        .\register_file_fpga.reg_file_reg_i_211 (neorv32_cpu_control_inst_n_38),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_459),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_458),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_457),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR({ADDRARDADDR[3],ADDRARDADDR[0]}),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D(D),
        .DI(neorv32_cpu_control_inst_n_41),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(E),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_357),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_execute_engine_reg[state][3]_0 (\ctrl[lsu_mo_we] ),
        .\FSM_sequential_fetch_engine[state][1]_i_2 (neorv32_cpu_lsu_inst_n_8),
        .\FSM_sequential_fetch_engine[state][1]_i_2_0 (neorv32_cpu_lsu_inst_n_9),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(WEA),
        .addr({addr[12:8],addr[3:2]}),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[a_req] (neorv32_cpu_control_inst_n_25),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req] (\arbiter[sel]__2 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg(neorv32_cpu_lsu_inst_n_2),
        .\bus_req_o_reg[ben][0] (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1] (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2] (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[data][0] (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3 (\bus_rsp_o[data][31]_i_3 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\csr_reg[we]_0 (\csr_reg[we] ),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_495),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_462),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_289),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\dci_reg[data_reg][31] ),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (p_21_in),
        .\debug_mode_enable.debug_ctrl_reg[running]_1 (\debug_mode_enable.debug_ctrl_reg[running] ),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_235),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_284),
        .\execute_engine_reg[ir][12]_2 ({neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288}),
        .\execute_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_496,neorv32_cpu_control_inst_n_497,neorv32_cpu_control_inst_n_498,neorv32_cpu_control_inst_n_499,neorv32_cpu_control_inst_n_500,neorv32_cpu_control_inst_n_501,neorv32_cpu_control_inst_n_502,neorv32_cpu_control_inst_n_503,neorv32_cpu_control_inst_n_504,neorv32_cpu_control_inst_n_505,neorv32_cpu_control_inst_n_506,neorv32_cpu_control_inst_n_507,neorv32_cpu_control_inst_n_508,neorv32_cpu_control_inst_n_509,neorv32_cpu_control_inst_n_510,neorv32_cpu_control_inst_n_511,neorv32_cpu_control_inst_n_512,neorv32_cpu_control_inst_n_513,neorv32_cpu_control_inst_n_514,neorv32_cpu_control_inst_n_515,neorv32_cpu_control_inst_n_516,neorv32_cpu_control_inst_n_517,neorv32_cpu_control_inst_n_518,neorv32_cpu_control_inst_n_519,neorv32_cpu_control_inst_n_520,neorv32_cpu_control_inst_n_521,neorv32_cpu_control_inst_n_522,neorv32_cpu_control_inst_n_523,neorv32_cpu_control_inst_n_524,neorv32_cpu_control_inst_n_525,neorv32_cpu_control_inst_n_526,neorv32_cpu_control_inst_n_527}),
        .\execute_engine_reg[ir][13]_0 (neorv32_cpu_control_inst_n_268),
        .\execute_engine_reg[ir][13]_1 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\execute_engine_reg[ir][13]_2 (neorv32_cpu_control_inst_n_283),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_38),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_40),
        .\execute_engine_reg[ir][14]_rep__1_0 (neorv32_cpu_control_inst_n_39),
        .\execute_engine_reg[ir][14]_rep__1_1 (neorv32_cpu_control_inst_n_358),
        .\execute_engine_reg[ir][14]_rep__1_2 ({neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371,neorv32_cpu_control_inst_n_372,neorv32_cpu_control_inst_n_373,neorv32_cpu_control_inst_n_374,neorv32_cpu_control_inst_n_375,neorv32_cpu_control_inst_n_376,neorv32_cpu_control_inst_n_377,neorv32_cpu_control_inst_n_378,neorv32_cpu_control_inst_n_379,neorv32_cpu_control_inst_n_380,neorv32_cpu_control_inst_n_381,neorv32_cpu_control_inst_n_382,neorv32_cpu_control_inst_n_383,neorv32_cpu_control_inst_n_384,neorv32_cpu_control_inst_n_385,neorv32_cpu_control_inst_n_386,neorv32_cpu_control_inst_n_387,neorv32_cpu_control_inst_n_388,neorv32_cpu_control_inst_n_389,neorv32_cpu_control_inst_n_390,neorv32_cpu_control_inst_n_391,neorv32_cpu_control_inst_n_392,neorv32_cpu_control_inst_n_393,neorv32_cpu_control_inst_n_394,neorv32_cpu_control_inst_n_395,neorv32_cpu_control_inst_n_396,neorv32_cpu_control_inst_n_397,neorv32_cpu_control_inst_n_398,neorv32_cpu_control_inst_n_399,neorv32_cpu_control_inst_n_400,neorv32_cpu_control_inst_n_401,neorv32_cpu_control_inst_n_402,neorv32_cpu_control_inst_n_403,neorv32_cpu_control_inst_n_404,neorv32_cpu_control_inst_n_405,neorv32_cpu_control_inst_n_406,neorv32_cpu_control_inst_n_407,neorv32_cpu_control_inst_n_408,neorv32_cpu_control_inst_n_409,neorv32_cpu_control_inst_n_410,neorv32_cpu_control_inst_n_411,neorv32_cpu_control_inst_n_412,neorv32_cpu_control_inst_n_413,neorv32_cpu_control_inst_n_414,neorv32_cpu_control_inst_n_415,neorv32_cpu_control_inst_n_416,neorv32_cpu_control_inst_n_417,neorv32_cpu_control_inst_n_418,neorv32_cpu_control_inst_n_419,neorv32_cpu_control_inst_n_420,neorv32_cpu_control_inst_n_421,neorv32_cpu_control_inst_n_422}),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][10]_0 (\fetch_engine_reg[pc][17] [4]),
        .\fetch_engine_reg[pc][11]_0 (ADDRARDADDR[4]),
        .\fetch_engine_reg[pc][11]_1 (\fetch_engine_reg[pc][17]_2 [5]),
        .\fetch_engine_reg[pc][11]_2 (\fetch_engine_reg[pc][11] ),
        .\fetch_engine_reg[pc][11]_3 (\fetch_engine_reg[pc][11]_0 ),
        .\fetch_engine_reg[pc][11]_4 (\fetch_engine_reg[pc][11]_1 ),
        .\fetch_engine_reg[pc][11]_5 (\fetch_engine_reg[pc][11]_2 ),
        .\fetch_engine_reg[pc][11]_6 (\fetch_engine_reg[pc][11]_3 ),
        .\fetch_engine_reg[pc][12]_0 (rden__0),
        .\fetch_engine_reg[pc][12]_1 (\fetch_engine_reg[pc][12] ),
        .\fetch_engine_reg[pc][14]_0 (\fetch_engine_reg[pc][14]_0 ),
        .\fetch_engine_reg[pc][14]_1 (\fetch_engine_reg[pc][14] [5:2]),
        .\fetch_engine_reg[pc][15]_0 (\fetch_engine_reg[pc][15] ),
        .\fetch_engine_reg[pc][16]_0 (\fetch_engine_reg[pc][16] [2]),
        .\fetch_engine_reg[pc][17]_0 (\fetch_engine_reg[pc][17]_1 ),
        .\fetch_engine_reg[pc][17]_1 ({\fetch_engine_reg[pc][17] [11:5],\fetch_engine_reg[pc][17] [3:1]}),
        .\fetch_engine_reg[pc][17]_2 ({\fetch_engine_reg[pc][17]_2 [8:6],\fetch_engine_reg[pc][17]_2 [4:0]}),
        .\fetch_engine_reg[pc][17]_3 (\fetch_engine_reg[pc][17]_0 [4:1]),
        .\fetch_engine_reg[pc][2]_0 (addr[0]),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2] ),
        .\fetch_engine_reg[pc][2]_2 (neorv32_cpu_control_inst_n_34),
        .\fetch_engine_reg[pc][2]_3 (\fetch_engine_reg[pc][2]_0 ),
        .\fetch_engine_reg[pc][2]_4 (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_5 (\fetch_engine_reg[pc][14] [0]),
        .\fetch_engine_reg[pc][3]_0 (addr[1]),
        .\fetch_engine_reg[pc][3]_1 (\fetch_engine_reg[pc][17]_0 [0]),
        .\fetch_engine_reg[pc][3]_2 (\fetch_engine_reg[pc][3] ),
        .\fetch_engine_reg[pc][3]_3 (\fetch_engine_reg[pc][3]_0 ),
        .\fetch_engine_reg[pc][4]_0 (ADDRARDADDR[1]),
        .\fetch_engine_reg[pc][4]_1 (\fetch_engine_reg[pc][6] [0]),
        .\fetch_engine_reg[pc][5]_0 (\fetch_engine_reg[pc][17] [0]),
        .\fetch_engine_reg[pc][5]_1 (ADDRARDADDR[2]),
        .\fetch_engine_reg[pc][6]_0 (addr[4]),
        .\fetch_engine_reg[pc][6]_1 (\fetch_engine_reg[pc][6] [1]),
        .\fetch_engine_reg[pc][6]_2 (\fetch_engine_reg[pc][6]_0 ),
        .\fetch_engine_reg[pc][7]_0 (addr[5]),
        .\fetch_engine_reg[pc][7]_1 (\fetch_engine_reg[pc][14] [1]),
        .\fetch_engine_reg[pc][8]_0 (addr[6]),
        .\fetch_engine_reg[pc][8]_1 (\iodev_req[12][stb] ),
        .\fetch_engine_reg[pc][8]_2 (\fetch_engine_reg[pc][16] [0]),
        .\fetch_engine_reg[pc][8]_3 (\fetch_engine_reg[pc][8] ),
        .\fetch_engine_reg[pc][9]_0 (addr[7]),
        .\fetch_engine_reg[pc][9]_1 (\fetch_engine_reg[pc][16] [1]),
        .\fetch_engine_reg[pc][9]_2 (\fetch_engine_reg[pc][9] ),
        .\fetch_engine_reg[pc][9]_3 (\fetch_engine_reg[pc][9]_0 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_459),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_458),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_457),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .irq_active_reg(irq_active_reg),
        .\irq_pending_reg[0] (\irq_pending_reg[0] ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\keeper_reg[busy] ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .m_axi_araddr(m_axi_araddr[16:2]),
        .\m_axi_araddr[31] ({\cpu_d_req[addr] [31:2],Q,\cpu_d_req[addr] [0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\axi_ctrl_reg[wadr_received] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_rready(m_axi_rready),
        .m_axi_rready_0(\wb_core[we] ),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(\axi_ctrl_reg[wdat_received] ),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\nclr_pending_reg[0] (\bus_req_o_reg[data][31] [0]),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .p_3_in_0(p_3_in_0),
        .pending(pending),
        .pending_reg(\wb_core[cyc] ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[23] ),
        .rden0(rden0),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_463,neorv32_cpu_control_inst_n_464,neorv32_cpu_control_inst_n_465,neorv32_cpu_control_inst_n_466,neorv32_cpu_control_inst_n_467,neorv32_cpu_control_inst_n_468,neorv32_cpu_control_inst_n_469,neorv32_cpu_control_inst_n_470,neorv32_cpu_control_inst_n_471,neorv32_cpu_control_inst_n_472,neorv32_cpu_control_inst_n_473,neorv32_cpu_control_inst_n_474,neorv32_cpu_control_inst_n_475,neorv32_cpu_control_inst_n_476,neorv32_cpu_control_inst_n_477,neorv32_cpu_control_inst_n_478,neorv32_cpu_control_inst_n_479,neorv32_cpu_control_inst_n_480,neorv32_cpu_control_inst_n_481,neorv32_cpu_control_inst_n_482,neorv32_cpu_control_inst_n_483,neorv32_cpu_control_inst_n_484,neorv32_cpu_control_inst_n_485,neorv32_cpu_control_inst_n_486,neorv32_cpu_control_inst_n_487,neorv32_cpu_control_inst_n_488,neorv32_cpu_control_inst_n_489,neorv32_cpu_control_inst_n_490,neorv32_cpu_control_inst_n_491,neorv32_cpu_control_inst_n_492,neorv32_cpu_control_inst_n_493,neorv32_cpu_control_inst_n_494}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl[exc_buf][1]_i_11_0 (\register_file_fpga.reg_file_reg_i_74 ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][1]_1 (rf_we),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\FSM_onehot_arbiter_reg[state][1] ),
        .\w_pnt_reg[0]_1 (\FSM_onehot_arbiter_reg[state][1]_0 ),
        .\w_pnt_reg[0]_2 (neorv32_cpu_lsu_inst_n_82));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_arbiter_reg[state][1] (\FSM_onehot_arbiter_reg[state][1] ),
        .\FSM_onehot_arbiter_reg[state][1]_0 (\FSM_onehot_arbiter_reg[state][1]_0 ),
        .Q({\cpu_d_req[addr] [31:2],Q,\cpu_d_req[addr] [0]}),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_289),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][3]_0 ({neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288}),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][31]_0 (\bus_req_o_reg[data][31] ),
        .\bus_req_o_reg[data][31]_1 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .bus_rw_reg(\arbiter[sel]__2 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\irq_enable_reg[0] (neorv32_cpu_control_inst_n_34),
        .\keeper_reg[err] (\keeper_reg[err] ),
        .\keeper_reg[err]_0 (\keeper_reg[err]_0 ),
        .m_axi_araddr(m_axi_araddr[1:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_0(\wb_core[cyc] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bresp_0_sp_1(neorv32_cpu_lsu_inst_n_8),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_0_sp_1(neorv32_cpu_lsu_inst_n_9),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[31]_0 (alu_add),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_235),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_i_4(pending_i_4),
        .pending_reg(pending_reg),
        .pending_reg_0(neorv32_cpu_lsu_inst_n_82),
        .pending_reg_1(neorv32_cpu_control_inst_n_25),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_284),
        .\rdata_o_reg[15]_0 (\execute_engine_reg[ir] ),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_283),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[31]_1 (neorv32_cpu_control_inst_n_38),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_268),
        .rstn_sys(rstn_sys),
        .\wb_core[err] (\wb_core[err] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (opa),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_12 (rf_we),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_regfile_inst_n_90),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_495),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_462),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_211 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_205 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_211 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_205 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul_reg[prod][0] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_205 ;
  wire \register_file_fpga.reg_file_reg_i_211 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0]_0 (\multiplier_core_serial.mul_reg[prod][0] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_205_0 (\register_file_fpga.reg_file_reg_i_205 ),
        .\register_file_fpga.reg_file_reg_i_211_0 (\register_file_fpga.reg_file_reg_i_211 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \arbiter_reg[b_req] ,
    D,
    \fetch_engine_reg[pc][8]_0 ,
    \fetch_engine_reg[pc][11]_0 ,
    \fetch_engine_reg[pc][9]_0 ,
    \arbiter_reg[a_req] ,
    \fetch_engine_reg[pc][2]_0 ,
    \fetch_engine_reg[pc][4]_0 ,
    \fetch_engine_reg[pc][5]_0 ,
    \fetch_engine_reg[pc][3]_0 ,
    \fetch_engine_reg[pc][7]_0 ,
    \fetch_engine_reg[pc][6]_0 ,
    \fetch_engine_reg[pc][3]_1 ,
    \fetch_engine_reg[pc][2]_1 ,
    \fetch_engine_reg[pc][2]_2 ,
    \fetch_engine_reg[pc][5]_1 ,
    \fetch_engine_reg[pc][4]_1 ,
    \fetch_engine_reg[pc][3]_2 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__1_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    DI,
    m_axi_wvalid,
    pending_reg,
    m_axi_awvalid,
    WEA,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    addr,
    \fetch_engine_reg[pc][15]_0 ,
    \fetch_engine_reg[pc][17]_0 ,
    \keeper_reg[busy] ,
    irq_active_reg,
    \fetch_engine_reg[pc][8]_1 ,
    \fetch_engine_reg[pc][3]_3 ,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0] ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][8]_2 ,
    \fetch_engine_reg[pc][9]_1 ,
    \fetch_engine_reg[pc][10]_0 ,
    \fetch_engine_reg[pc][11]_1 ,
    E,
    \fetch_engine_reg[pc][9]_2 ,
    \fetch_engine_reg[pc][8]_3 ,
    \fetch_engine_reg[pc][11]_2 ,
    \fetch_engine_reg[pc][11]_3 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][17]_1 ,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][7]_1 ,
    \fetch_engine_reg[pc][6]_1 ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_1 ,
    \dci_reg[data_reg][31] ,
    \fetch_engine_reg[pc][12]_0 ,
    \fetch_engine_reg[pc][17]_2 ,
    \fetch_engine_reg[pc][6]_2 ,
    \fetch_engine_reg[pc][9]_3 ,
    \fetch_engine_reg[pc][2]_3 ,
    \w_pnt_reg[0] ,
    \fetch_engine_reg[pc][2]_4 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12]_1 ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_4 ,
    \fetch_engine_reg[pc][11]_5 ,
    \fetch_engine_reg[pc][11]_6 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][2]_5 ,
    \fetch_engine_reg[pc][14]_0 ,
    port_sel_reg,
    \fetch_engine_reg[pc][16]_0 ,
    \arbiter_reg[b_req]0 ,
    \arbiter_reg[a_req]0 ,
    \fetch_engine_reg[pc][17]_3 ,
    \fetch_engine_reg[pc][14]_1 ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_0 ,
    \execute_engine_reg[ir][13]_1 ,
    \execute_engine_reg[ir][13]_2 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][12]_2 ,
    \ctrl_reg[lsu_req]_0 ,
    \FSM_sequential_execute_engine_reg[state][3]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_rep__1_1 ,
    \execute_engine_reg[ir][14]_rep__1_2 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    \trap_ctrl_reg[exc_buf][1]_1 ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_0 ,
    pending,
    \w_pnt_reg[0]_1 ,
    m_axi_rready_0,
    \arbiter_reg[a_req]__0 ,
    misaligned,
    \arbiter_reg[state] ,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    m_axi_wvalid_0,
    m_axi_awvalid_0,
    m_axi_wstrb,
    \m_axi_araddr[31] ,
    \main_rsp[ack] ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    \trap_ctrl_reg[irq_pnd][11]_0 ,
    p_3_in,
    p_2_in,
    \FSM_sequential_fetch_engine[state][1]_i_2 ,
    \FSM_sequential_fetch_engine[state][1]_i_2_0 ,
    \nclr_pending_reg[0] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3 ,
    \main_rsp[err] ,
    \arbiter_reg[b_req]__0 ,
    arbiter_req_reg,
    \main_rsp[data] ,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    \w_pnt_reg[0]_2 ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \trap_ctrl[exc_buf][1]_i_11_0 ,
    \csr_reg[we]_0 ,
    arbiter_err,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in_0,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S);
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \arbiter_reg[b_req] ;
  output [5:0]D;
  output \fetch_engine_reg[pc][8]_0 ;
  output \fetch_engine_reg[pc][11]_0 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \arbiter_reg[a_req] ;
  output \fetch_engine_reg[pc][2]_0 ;
  output \fetch_engine_reg[pc][4]_0 ;
  output \fetch_engine_reg[pc][5]_0 ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \fetch_engine_reg[pc][7]_0 ;
  output \fetch_engine_reg[pc][6]_0 ;
  output \fetch_engine_reg[pc][3]_1 ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \fetch_engine_reg[pc][2]_2 ;
  output \fetch_engine_reg[pc][5]_1 ;
  output \fetch_engine_reg[pc][4]_1 ;
  output \fetch_engine_reg[pc][3]_2 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__1_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output [0:0]DI;
  output m_axi_wvalid;
  output pending_reg;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [6:0]addr;
  output \fetch_engine_reg[pc][15]_0 ;
  output \fetch_engine_reg[pc][17]_0 ;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \fetch_engine_reg[pc][8]_1 ;
  output \fetch_engine_reg[pc][3]_3 ;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0] ;
  output \irq_pending_reg[0] ;
  output \fetch_engine_reg[pc][8]_2 ;
  output \fetch_engine_reg[pc][9]_1 ;
  output \fetch_engine_reg[pc][10]_0 ;
  output \fetch_engine_reg[pc][11]_1 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9]_2 ;
  output \fetch_engine_reg[pc][8]_3 ;
  output \fetch_engine_reg[pc][11]_2 ;
  output \fetch_engine_reg[pc][11]_3 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output \debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output [1:0]ADDRARDADDR;
  output [9:0]\fetch_engine_reg[pc][17]_1 ;
  output \dci[execute_ack] ;
  output \fetch_engine_reg[pc][7]_1 ;
  output \fetch_engine_reg[pc][6]_1 ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_1 ;
  output [30:0]\dci_reg[data_reg][31] ;
  output \fetch_engine_reg[pc][12]_0 ;
  output [7:0]\fetch_engine_reg[pc][17]_2 ;
  output \fetch_engine_reg[pc][6]_2 ;
  output \fetch_engine_reg[pc][9]_3 ;
  output \fetch_engine_reg[pc][2]_3 ;
  output [0:0]\w_pnt_reg[0] ;
  output [0:0]\fetch_engine_reg[pc][2]_4 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12]_1 ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_4 ;
  output [0:0]\fetch_engine_reg[pc][11]_5 ;
  output [1:0]\fetch_engine_reg[pc][11]_6 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [14:0]m_axi_araddr;
  output \fetch_engine_reg[pc][2]_5 ;
  output [5:0]\fetch_engine_reg[pc][14]_0 ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][16]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \arbiter_reg[a_req]0 ;
  output [3:0]\fetch_engine_reg[pc][17]_3 ;
  output [3:0]\fetch_engine_reg[pc][14]_1 ;
  output \execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_0 ;
  output [13:0]\execute_engine_reg[ir][13]_1 ;
  output \execute_engine_reg[ir][13]_2 ;
  output \execute_engine_reg[ir][12]_1 ;
  output [3:0]\execute_engine_reg[ir][12]_2 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]\FSM_sequential_execute_engine_reg[state][3]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_rep__1_1 ;
  output [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_3 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_1 ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_0 ;
  input pending;
  input \w_pnt_reg[0]_1 ;
  input m_axi_rready_0;
  input \arbiter_reg[a_req]__0 ;
  input misaligned;
  input [1:0]\arbiter_reg[state] ;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input m_axi_wvalid_0;
  input m_axi_awvalid_0;
  input [3:0]m_axi_wstrb;
  input [31:0]\m_axi_araddr[31] ;
  input \main_rsp[ack] ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \FSM_sequential_fetch_engine[state][1]_i_2 ;
  input \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  input [0:0]\nclr_pending_reg[0] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3 ;
  input \main_rsp[err] ;
  input \arbiter_reg[b_req]__0 ;
  input arbiter_req_reg;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input \w_pnt_reg[0]_2 ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \trap_ctrl[exc_buf][1]_i_11_0 ;
  input \csr_reg[we]_0 ;
  input arbiter_err;
  input \dm_reg_reg[halt_req]__0 ;
  input [0:0]p_3_in_0;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire [0:0]\FSM_sequential_execute_engine_reg[state][3]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [6:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire [0:0]\bus_rsp_o[data][31]_i_3 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire cp_valid_1;
  wire cpu_debug;
  wire [31:2]\cpu_i_req[addr] ;
  wire \cpu_i_rsp[err] ;
  wire \csr[dcsr_cause] ;
  wire \csr[dcsr_cause][0]_i_1_n_0 ;
  wire \csr[dcsr_cause][1]_i_1_n_0 ;
  wire \csr[dcsr_cause][2]_i_1_n_0 ;
  wire \csr[dcsr_ebreakm]_i_1_n_0 ;
  wire \csr[dcsr_step]_i_1_n_0 ;
  wire [31:1]\csr[dpc] ;
  wire \csr[dpc][31]_i_4_n_0 ;
  wire \csr[dpc][31]_i_5_n_0 ;
  wire \csr[dscratch0][31]_i_1_n_0 ;
  wire \csr[dscratch0][31]_i_2_n_0 ;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][31]_i_5_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_2_n_0 ;
  wire \csr[mscratch][31]_i_3_n_0 ;
  wire \csr[mscratch][31]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][11]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][16]_i_1_n_0 ;
  wire \csr[mtvec][17]_i_1_n_0 ;
  wire \csr[mtvec][18]_i_1_n_0 ;
  wire \csr[mtvec][19]_i_1_n_0 ;
  wire \csr[mtvec][20]_i_1_n_0 ;
  wire \csr[mtvec][21]_i_1_n_0 ;
  wire \csr[mtvec][22]_i_1_n_0 ;
  wire \csr[mtvec][23]_i_1_n_0 ;
  wire \csr[mtvec][24]_i_1_n_0 ;
  wire \csr[mtvec][25]_i_1_n_0 ;
  wire \csr[mtvec][26]_i_1_n_0 ;
  wire \csr[mtvec][27]_i_1_n_0 ;
  wire \csr[mtvec][28]_i_1_n_0 ;
  wire \csr[mtvec][29]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][30]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][7]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][10]_i_4_n_0 ;
  wire \csr[rdata][10]_i_5_n_0 ;
  wire \csr[rdata][11]_i_10_n_0 ;
  wire \csr[rdata][11]_i_11_n_0 ;
  wire \csr[rdata][11]_i_12_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][11]_i_5_n_0 ;
  wire \csr[rdata][11]_i_6_n_0 ;
  wire \csr[rdata][11]_i_7_n_0 ;
  wire \csr[rdata][11]_i_8_n_0 ;
  wire \csr[rdata][11]_i_9_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][13]_i_4_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][14]_i_4_n_0 ;
  wire \csr[rdata][14]_i_5_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][17]_i_4_n_0 ;
  wire \csr[rdata][17]_i_5_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_2_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][20]_i_5_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][21]_i_4_n_0 ;
  wire \csr[rdata][21]_i_5_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][22]_i_4_n_0 ;
  wire \csr[rdata][22]_i_5_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][23]_i_5_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][25]_i_4_n_0 ;
  wire \csr[rdata][25]_i_5_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][26]_i_5_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][27]_i_4_n_0 ;
  wire \csr[rdata][27]_i_5_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][28]_i_5_n_0 ;
  wire \csr[rdata][29]_i_10_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][29]_i_5_n_0 ;
  wire \csr[rdata][29]_i_6_n_0 ;
  wire \csr[rdata][29]_i_7_n_0 ;
  wire \csr[rdata][29]_i_8_n_0 ;
  wire \csr[rdata][29]_i_9_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][2]_i_5_n_0 ;
  wire \csr[rdata][2]_i_6_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][30]_i_9_n_0 ;
  wire \csr[rdata][31]_i_10_n_0 ;
  wire \csr[rdata][31]_i_11_n_0 ;
  wire \csr[rdata][31]_i_12_n_0 ;
  wire \csr[rdata][31]_i_13_n_0 ;
  wire \csr[rdata][31]_i_14_n_0 ;
  wire \csr[rdata][31]_i_15_n_0 ;
  wire \csr[rdata][31]_i_16_n_0 ;
  wire \csr[rdata][31]_i_17_n_0 ;
  wire \csr[rdata][31]_i_18_n_0 ;
  wire \csr[rdata][31]_i_19_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_20_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][31]_i_7_n_0 ;
  wire \csr[rdata][31]_i_8_n_0 ;
  wire \csr[rdata][31]_i_9_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][5]_i_4_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][6]_i_4_n_0 ;
  wire \csr[rdata][6]_i_5_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][7]_i_5_n_0 ;
  wire \csr[rdata][7]_i_6_n_0 ;
  wire \csr[rdata][7]_i_7_n_0 ;
  wire \csr[rdata][7]_i_8_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][8]_i_7_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[rdata][9]_i_4_n_0 ;
  wire \csr[re]_i_2_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[tdata1_action]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_2_n_0 ;
  wire \csr[tdata1_dmode]_i_3_n_0 ;
  wire \csr[tdata1_dmode]_i_4_n_0 ;
  wire \csr[tdata1_execute]_i_1_n_0 ;
  wire \csr[tdata1_execute]_i_2_n_0 ;
  wire [27:2]\csr[tdata1_rd] ;
  wire \csr[tdata2][1]_i_1_n_0 ;
  wire \csr[tdata2][2]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_2_n_0 ;
  wire \csr[tdata2][31]_i_3_n_0 ;
  wire \csr[tdata2][31]_i_4_n_0 ;
  wire \csr[tdata2][4]_i_1_n_0 ;
  wire \csr[tdata2][5]_i_1_n_0 ;
  wire \csr[tdata2][6]_i_1_n_0 ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire [2:0]\csr_reg[dcsr_cause] ;
  wire \csr_reg[dcsr_ebreakm]__0 ;
  wire \csr_reg[dcsr_prv]__0 ;
  wire \csr_reg[dcsr_step]__0 ;
  wire [31:1]\csr_reg[dpc] ;
  wire \csr_reg[dpc]0 ;
  wire [31:0]\csr_reg[dscratch0] ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][11]_i_2_n_0 ;
  wire \csr_reg[rdata][2]_i_3_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire [31:1]\csr_reg[tdata2] ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we]_0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][0]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_sub]_i_3_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_wb_en]_i_5_n_0 ;
  wire \ctrl[rf_wb_en]_i_6_n_0 ;
  wire \ctrl[rf_wb_en]_i_7_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [0:0]data2;
  wire [31:0]data5;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire \debug_mode_enable.debug_ctrl[running]_i_1_n_0 ;
  wire \debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_1 ;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dmem_req[stb] ;
  wire empty;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_2_n_0 ;
  wire \execute_engine[next_pc][10]_i_3_n_0 ;
  wire \execute_engine[next_pc][11]_i_2_n_0 ;
  wire \execute_engine[next_pc][11]_i_3_n_0 ;
  wire \execute_engine[next_pc][12]_i_2_n_0 ;
  wire \execute_engine[next_pc][12]_i_3_n_0 ;
  wire \execute_engine[next_pc][13]_i_2_n_0 ;
  wire \execute_engine[next_pc][13]_i_3_n_0 ;
  wire \execute_engine[next_pc][14]_i_2_n_0 ;
  wire \execute_engine[next_pc][14]_i_3_n_0 ;
  wire \execute_engine[next_pc][15]_i_2_n_0 ;
  wire \execute_engine[next_pc][15]_i_3_n_0 ;
  wire \execute_engine[next_pc][16]_i_2_n_0 ;
  wire \execute_engine[next_pc][16]_i_3_n_0 ;
  wire \execute_engine[next_pc][17]_i_2_n_0 ;
  wire \execute_engine[next_pc][17]_i_3_n_0 ;
  wire \execute_engine[next_pc][18]_i_2_n_0 ;
  wire \execute_engine[next_pc][18]_i_3_n_0 ;
  wire \execute_engine[next_pc][19]_i_2_n_0 ;
  wire \execute_engine[next_pc][19]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_3_n_0 ;
  wire \execute_engine[next_pc][21]_i_2_n_0 ;
  wire \execute_engine[next_pc][21]_i_3_n_0 ;
  wire \execute_engine[next_pc][22]_i_2_n_0 ;
  wire \execute_engine[next_pc][22]_i_3_n_0 ;
  wire \execute_engine[next_pc][23]_i_2_n_0 ;
  wire \execute_engine[next_pc][23]_i_3_n_0 ;
  wire \execute_engine[next_pc][24]_i_2_n_0 ;
  wire \execute_engine[next_pc][24]_i_3_n_0 ;
  wire \execute_engine[next_pc][25]_i_2_n_0 ;
  wire \execute_engine[next_pc][25]_i_3_n_0 ;
  wire \execute_engine[next_pc][26]_i_2_n_0 ;
  wire \execute_engine[next_pc][26]_i_3_n_0 ;
  wire \execute_engine[next_pc][27]_i_2_n_0 ;
  wire \execute_engine[next_pc][27]_i_3_n_0 ;
  wire \execute_engine[next_pc][28]_i_2_n_0 ;
  wire \execute_engine[next_pc][28]_i_3_n_0 ;
  wire \execute_engine[next_pc][29]_i_2_n_0 ;
  wire \execute_engine[next_pc][29]_i_3_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][2]_i_3_n_0 ;
  wire \execute_engine[next_pc][30]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][31]_i_6_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][3]_i_4_n_0 ;
  wire \execute_engine[next_pc][3]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_6_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_3_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_4_n_0 ;
  wire \execute_engine[next_pc][6]_i_5_n_0 ;
  wire \execute_engine[next_pc][7]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_3_n_0 ;
  wire \execute_engine[next_pc][8]_i_2_n_0 ;
  wire \execute_engine[next_pc][8]_i_3_n_0 ;
  wire \execute_engine[next_pc][9]_i_2_n_0 ;
  wire \execute_engine[next_pc][9]_i_3_n_0 ;
  wire \execute_engine[pc][31]_i_2_n_0 ;
  wire \execute_engine[pc_we] ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire [3:0]\execute_engine_reg[ir][12]_2 ;
  wire [31:0]\execute_engine_reg[ir][12]_3 ;
  wire \execute_engine_reg[ir][13]_0 ;
  wire [13:0]\execute_engine_reg[ir][13]_1 ;
  wire \execute_engine_reg[ir][13]_2 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_1 ;
  wire [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][10]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][12]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][13]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][14]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][16]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][17]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][18]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][20]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][21]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][22]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][24]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][25]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][26]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][28]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][29]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][2]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][30]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_3 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][4]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][5]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][6]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][8]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][9]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc_n_0_][10] ;
  wire \execute_engine_reg[next_pc_n_0_][11] ;
  wire \execute_engine_reg[next_pc_n_0_][12] ;
  wire \execute_engine_reg[next_pc_n_0_][13] ;
  wire \execute_engine_reg[next_pc_n_0_][14] ;
  wire \execute_engine_reg[next_pc_n_0_][15] ;
  wire \execute_engine_reg[next_pc_n_0_][16] ;
  wire \execute_engine_reg[next_pc_n_0_][17] ;
  wire \execute_engine_reg[next_pc_n_0_][18] ;
  wire \execute_engine_reg[next_pc_n_0_][19] ;
  wire \execute_engine_reg[next_pc_n_0_][20] ;
  wire \execute_engine_reg[next_pc_n_0_][21] ;
  wire \execute_engine_reg[next_pc_n_0_][22] ;
  wire \execute_engine_reg[next_pc_n_0_][23] ;
  wire \execute_engine_reg[next_pc_n_0_][24] ;
  wire \execute_engine_reg[next_pc_n_0_][25] ;
  wire \execute_engine_reg[next_pc_n_0_][26] ;
  wire \execute_engine_reg[next_pc_n_0_][27] ;
  wire \execute_engine_reg[next_pc_n_0_][28] ;
  wire \execute_engine_reg[next_pc_n_0_][29] ;
  wire \execute_engine_reg[next_pc_n_0_][2] ;
  wire \execute_engine_reg[next_pc_n_0_][30] ;
  wire \execute_engine_reg[next_pc_n_0_][31] ;
  wire \execute_engine_reg[next_pc_n_0_][3] ;
  wire \execute_engine_reg[next_pc_n_0_][4] ;
  wire \execute_engine_reg[next_pc_n_0_][5] ;
  wire \execute_engine_reg[next_pc_n_0_][6] ;
  wire \execute_engine_reg[next_pc_n_0_][7] ;
  wire \execute_engine_reg[next_pc_n_0_][8] ;
  wire \execute_engine_reg[next_pc_n_0_][9] ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][10]_0 ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire \fetch_engine_reg[pc][11]_1 ;
  wire \fetch_engine_reg[pc][11]_2 ;
  wire \fetch_engine_reg[pc][11]_3 ;
  wire [0:0]\fetch_engine_reg[pc][11]_4 ;
  wire [0:0]\fetch_engine_reg[pc][11]_5 ;
  wire [1:0]\fetch_engine_reg[pc][11]_6 ;
  wire \fetch_engine_reg[pc][12]_0 ;
  wire \fetch_engine_reg[pc][12]_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire [5:0]\fetch_engine_reg[pc][14]_0 ;
  wire [3:0]\fetch_engine_reg[pc][14]_1 ;
  wire \fetch_engine_reg[pc][15]_0 ;
  wire \fetch_engine_reg[pc][16]_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][17]_0 ;
  wire [9:0]\fetch_engine_reg[pc][17]_1 ;
  wire [7:0]\fetch_engine_reg[pc][17]_2 ;
  wire [3:0]\fetch_engine_reg[pc][17]_3 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][2]_2 ;
  wire \fetch_engine_reg[pc][2]_3 ;
  wire [0:0]\fetch_engine_reg[pc][2]_4 ;
  wire \fetch_engine_reg[pc][2]_5 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire \fetch_engine_reg[pc][3]_1 ;
  wire \fetch_engine_reg[pc][3]_2 ;
  wire \fetch_engine_reg[pc][3]_3 ;
  wire \fetch_engine_reg[pc][4]_0 ;
  wire \fetch_engine_reg[pc][4]_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][5]_0 ;
  wire \fetch_engine_reg[pc][5]_1 ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][6]_1 ;
  wire \fetch_engine_reg[pc][6]_2 ;
  wire \fetch_engine_reg[pc][7]_0 ;
  wire \fetch_engine_reg[pc][7]_1 ;
  wire \fetch_engine_reg[pc][8]_0 ;
  wire \fetch_engine_reg[pc][8]_1 ;
  wire \fetch_engine_reg[pc][8]_2 ;
  wire \fetch_engine_reg[pc][8]_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire \fetch_engine_reg[pc][9]_1 ;
  wire \fetch_engine_reg[pc][9]_2 ;
  wire \fetch_engine_reg[pc][9]_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in37;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[3][stb] ;
  wire [1:0]\ipb[we] ;
  wire irq_active_reg;
  wire \irq_pending_reg[0] ;
  wire \issue_engine[ack]2 ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire [14:0]m_axi_araddr;
  wire [31:0]\m_axi_araddr[31] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \m_axi_araddr[31]_INST_0_i_5_n_0 ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire m_axi_rready;
  wire m_axi_rready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_2_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_3_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire [0:0]\nclr_pending_reg[0] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [0:0]p_0_in;
  wire p_0_in151_in;
  wire p_0_in23_in;
  wire p_0_in53_in;
  wire p_0_in__0;
  wire p_10_in51_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in55_in;
  wire p_14_in56_in;
  wire p_15_in;
  wire p_16_in;
  wire p_16_in60_in;
  wire p_16_in9_in;
  wire p_17_in;
  wire [8:5]p_17_out;
  wire p_19_in64_in;
  wire p_1_in;
  wire p_1_in28_in;
  wire p_22_in;
  wire p_25_in70_in;
  wire p_28_in;
  wire [0:0]p_2_in;
  wire p_2_in54_in;
  wire p_2_in_0;
  wire [31:1]p_2_in__0;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire [0:0]p_3_in;
  wire p_3_in39_in;
  wire [0:0]p_3_in_0;
  wire p_3_in_1;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [20:0]p_55_out;
  wire p_5_in;
  wire p_5_in43_in;
  wire p_6_in;
  wire p_6_in6_in;
  wire pending;
  wire pending_reg;
  wire [31:2]plusOp;
  wire port_sel_reg;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_18 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_20 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_10 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_16 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_236 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_237 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_238 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_239 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_240 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_241 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_243 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_245 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_246 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_247 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_248 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_249 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_250 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_251 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_252 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_253 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_254 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_255 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_256 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_257 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_258 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_259 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_260 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_261 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_262 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_263 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_264 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_265 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_266 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_267 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_268 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_269 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_270 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_271 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_272 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_273 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_274 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_275 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_276 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_277 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_278 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_279 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_281 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_282 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_283 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [0:0]r_nxt;
  wire [15:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire rden0;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_101_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_103_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_105_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_107_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_109_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_111_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_113_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_115_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_117_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_119_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_121_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_123_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_125_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_127_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_129_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_131_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_133_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_135_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_169_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_75_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_77_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_79_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_81_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_83_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_85_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_87_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_89_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_91_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_93_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_95_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_97_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_99_n_0 ;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][0]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_4_n_0 ;
  wire \trap_ctrl[cause][1]_i_5_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_3_n_0 ;
  wire \trap_ctrl[cause][5]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_2_n_0 ;
  wire \trap_ctrl[env_entered]_i_1_n_0 ;
  wire \trap_ctrl[env_pending] ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_3_n_0 ;
  wire \trap_ctrl[env_pending]_i_4_n_0 ;
  wire \trap_ctrl[env_pending]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_24_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_25_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_26_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_27_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_28_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_29_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_30_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_31_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_32_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_33_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_34_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_entered]__0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_1 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[exc_buf_n_0_][9] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trigger_module_enable.hw_trigger_fired_i_1_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_2_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_3_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_4_n_0 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire [0:0]\w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0FFF00F007F705F5)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I5(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFFFFFF00)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0A20AAAA8AA8)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0CF00A0F00000000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [0]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00C100CDFC3F3033)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEAEAAAA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_execute_engine[state][2]_i_4 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DCAA2FD5)) 
    \FSM_sequential_execute_engine[state][2]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_execute_engine[state][2]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA8A8A88AAAA8)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_execute_engine[state][3]_i_11 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_execute_engine[state][3]_i_12 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(p_1_in),
        .I2(p_2_in_0),
        .I3(p_3_in_1),
        .I4(p_4_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_14 
       (.I0(p_6_in6_in),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I5(p_16_in9_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .O(\execute_engine[state_nxt] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \FSM_sequential_execute_engine[state][3]_i_21 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF00FF50CFF00)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\execute_engine_reg[state] [2]),
        .I4(cpu_debug),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h5515554555555545)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_246 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_247 ),
        .Q(\fetch_engine_reg[state] [1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \arbiter[a_req]_i_1 
       (.I0(\ctrl[lsu_req] ),
        .I1(misaligned),
        .I2(\arbiter_reg[a_req]__0 ),
        .I3(\arbiter_reg[state] [0]),
        .O(\arbiter_reg[a_req]0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\FSM_sequential_execute_engine_reg[state][3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][0]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [0]),
        .O(\csr[dcsr_cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][1]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [1]),
        .O(\csr[dcsr_cause][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][2]_i_1 
       (.I0(p_1_in28_in),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [2]),
        .O(\csr[dcsr_cause][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_ebreakm]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\csr[dcsr_ebreakm]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_step]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\csr[dcsr_step]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][10] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[10]),
        .O(\csr[dpc] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][11]_i_1 
       (.I0(\csr[mtvec][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][11] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[11]),
        .O(\csr[dpc] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][12] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[12]),
        .O(\csr[dpc] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][13] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[13]),
        .O(\csr[dpc] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][14] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[14]),
        .O(\csr[dpc] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][15] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[15]),
        .O(\csr[dpc] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][16]_i_1 
       (.I0(\csr[mtvec][16]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][16] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[16]),
        .O(\csr[dpc] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][17]_i_1 
       (.I0(\csr[mtvec][17]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][17] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[17]),
        .O(\csr[dpc] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][18]_i_1 
       (.I0(\csr[mtvec][18]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][18] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[18]),
        .O(\csr[dpc] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][19]_i_1 
       (.I0(\csr[mtvec][19]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][19] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[19]),
        .O(\csr[dpc] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in151_in),
        .I4(curr_pc[1]),
        .O(\csr[dpc] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][20]_i_1 
       (.I0(\csr[mtvec][20]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][20] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[20]),
        .O(\csr[dpc] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][21]_i_1 
       (.I0(\csr[mtvec][21]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][21] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[21]),
        .O(\csr[dpc] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][22]_i_1 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][22] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[22]),
        .O(\csr[dpc] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][23]_i_1 
       (.I0(\csr[mtvec][23]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][23] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[23]),
        .O(\csr[dpc] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][24]_i_1 
       (.I0(\csr[mtvec][24]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][24] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[24]),
        .O(\csr[dpc] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][25]_i_1 
       (.I0(\csr[mtvec][25]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][25] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[25]),
        .O(\csr[dpc] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][26]_i_1 
       (.I0(\csr[mtvec][26]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][26] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[26]),
        .O(\csr[dpc] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][27]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][27] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[27]),
        .O(\csr[dpc] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][28]_i_1 
       (.I0(\csr[mtvec][28]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][28] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[28]),
        .O(\csr[dpc] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][29]_i_1 
       (.I0(\csr[mtvec][29]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][29] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[29]),
        .O(\csr[dpc] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][2] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[2]),
        .O(\csr[dpc] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][30]_i_1 
       (.I0(\csr[mtvec][30]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][30] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[30]),
        .O(\csr[dpc] [30]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \csr[dpc][31]_i_1 
       (.I0(\csr[dcsr_cause] ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr[dpc][31]_i_5_n_0 ),
        .O(\csr_reg[dpc]0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][31]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][31] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[31]),
        .O(\csr[dpc] [31]));
  LUT4 #(
    .INIT(16'h0040)) 
    \csr[dpc][31]_i_3 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\ctrl[cpu_trap] ),
        .I3(\csr_reg[we_n_0_] ),
        .O(\csr[dcsr_cause] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \csr[dpc][31]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[6]),
        .O(\csr[dpc][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \csr[dpc][31]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[dpc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][3] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[3]),
        .O(\csr[dpc] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][4] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[4]),
        .O(\csr[dpc] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][5]_i_1 
       (.I0(\csr[tdata2][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][5] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[5]),
        .O(\csr[dpc] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][6]_i_1 
       (.I0(\csr[tdata2][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][6] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[6]),
        .O(\csr[dpc] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][7]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][7] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[7]),
        .O(\csr[dpc] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][8] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[8]),
        .O(\csr[dpc] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][9] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[9]),
        .O(\csr[dpc] [9]));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[dscratch0][31]_i_1 
       (.I0(\csr[dscratch0][31]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[dscratch0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A800000000)) 
    \csr[dscratch0][31]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[dscratch0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in28_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in151_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[4]),
        .O(\csr_reg[mepc]0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[mepc][31]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[mepc][31]_i_5_n_0 ),
        .O(\csr[mepc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mepc][31]_i_3 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mepc][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr[mepc][31]_i_5 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mepc][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[3]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[0]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mscratch][31]_i_2_n_0 ),
        .I1(\csr[mscratch][31]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr[mscratch][31]_i_4_n_0 ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[mscratch][31]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[7]),
        .O(\csr[mscratch][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\csr[mscratch][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mscratch][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF10FF10)) 
    \csr[mstatus_mie]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mie]_i_3_n_0 ),
        .I3(\csr[mtval] ),
        .I4(\csr[mstatus_mie]_i_4_n_0 ),
        .I5(\csr[mstatus_mie]_i_5_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr[mstatus_mie]_i_6_n_0 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mstatus_mie]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002C0000000C)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in151_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\m_axi_araddr[31] [0]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \csr[mtval][31]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(cpu_debug),
        .I3(p_0_in23_in),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\m_axi_araddr[31] [31]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[tdata2][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mtvec][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][16]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mtvec][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][17]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mtvec][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][18]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mtvec][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][19]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mtvec][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][20]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mtvec][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][21]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mtvec][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][22]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mtvec][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][23]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mtvec][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][24]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mtvec][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][25]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mtvec][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][26]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mtvec][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][27]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mtvec][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][28]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mtvec][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][29]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mtvec][29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][30]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mtvec][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[6]),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mtvec][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0E0E000E000E0)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr_reg[re]__0 ),
        .I3(\csr[rdata][0]_i_4_n_0 ),
        .I4(\csr[rdata][0]_i_5_n_0 ),
        .I5(\csr_reg[dscratch0] [0]),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B080000FFFFFFFF)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [0]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \csr[rdata][0]_i_3 
       (.I0(\csr[rdata][0]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][0]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr_reg[mtval] [0]),
        .I1(data5[0]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [0]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000BBBF)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][10]_i_3_n_0 ),
        .I4(\csr[rdata][10]_i_4_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [10]),
        .I5(p_2_in__0[10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F035FFFFF035FF)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr_reg[mtinst] [10]),
        .I1(\csr_reg[mtval] [10]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \csr[rdata][10]_i_4 
       (.I0(\csr_reg[tdata2] [10]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [10]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \csr[rdata][10]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[rdata][30]_i_9_n_0 ),
        .I3(\csr[dpc][31]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCC88C088)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr_reg[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[re]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][11]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_5_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_10 
       (.I0(\csr_reg[mtinst] [11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_5_in43_in),
        .O(\csr[rdata][11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_11 
       (.I0(p_2_in__0[11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [11]),
        .O(\csr[rdata][11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hBEAABE3A)) 
    \csr[rdata][11]_i_12 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \csr[rdata][11]_i_3 
       (.I0(\csr[rdata][11]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_9_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr[dpc][31]_i_4_n_0 ),
        .I1(\csr[rdata][30]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \csr[rdata][11]_i_5 
       (.I0(\csr_reg[tdata2] [11]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC00BB33FC008800)) 
    \csr[rdata][11]_i_6 
       (.I0(\csr_reg[dpc] [11]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_10_n_0 ),
        .O(\csr[rdata][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3E32FCF03E323C30)) 
    \csr[rdata][11]_i_7 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_11_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtvec_n_0_][11] ),
        .O(\csr[rdata][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7EFE7E)) 
    \csr[rdata][11]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][11]_i_12_n_0 ),
        .O(\csr[rdata][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC4CFFFFFFFF)) 
    \csr[rdata][11]_i_9 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[rdata][11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][12]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][12]_i_3_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][12]_i_2 
       (.I0(\csr_reg[tdata2] [12]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [12]),
        .I4(\csr_reg[dscratch0] [12]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1F111F1F)) 
    \csr[rdata][12]_i_3 
       (.I0(\csr[rdata][12]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(\csr[rdata][12]_i_5_n_0 ),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr_reg[mtval] [12]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][12]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(p_2_in__0[12]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][12]_i_5 
       (.I0(\csr_reg[mtinst] [12]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [12]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][13]_i_2_n_0 ),
        .I2(\csr[rdata][13]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][13]_i_4_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [13]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [13]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [13]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][13]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [13]),
        .I5(p_2_in__0[13]),
        .O(\csr[rdata][13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][14]_i_2_n_0 ),
        .I2(\csr[rdata][14]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][14]_i_4_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [14]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [14]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [14]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][14]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[14]),
        .I5(\csr_reg[mscratch] [14]),
        .O(\csr[rdata][14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \csr[rdata][14]_i_5 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [15]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [15]),
        .I5(\csr[rdata][15]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [15]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][15]_i_3_n_0 ),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .I5(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00A0C00000A0C0)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr_reg[dpc] [15]),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][15]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[15]),
        .I5(\csr_reg[mscratch] [15]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][16]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][16]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [16]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [16]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFBABFBABFB0000)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr[rdata][31]_i_9_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][0] ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][16]_i_4_n_0 ),
        .I4(\csr[rdata][16]_i_5_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][16]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[16]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [16]),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0344FFFF0377FFFF)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[dpc] [16]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [16]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtinst] [16]),
        .O(\csr[rdata][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][17]_i_2_n_0 ),
        .I2(\csr[rdata][17]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][17]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][17]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [17]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][17]_i_3 
       (.I0(\csr[rdata][17]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_10_in51_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][17]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [17]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [17]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [17]),
        .O(\csr[rdata][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][17]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[17]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [18]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [18]),
        .I5(\csr[rdata][18]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][18]_i_2 
       (.I0(\csr[rdata][18]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_13_in55_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[18]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [18]),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][18]_i_5_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CACA0F00)) 
    \csr[rdata][18]_i_5 
       (.I0(\csr_reg[mtinst] [18]),
        .I1(\csr_reg[dpc] [18]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(p_14_in56_in),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [19]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [19]),
        .I5(\csr[rdata][19]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr[rdata][19]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_16_in60_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][19]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [19]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][19]_i_4 
       (.I0(\csr[rdata][19]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [19]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][19]_i_5 
       (.I0(\csr_reg[mtval] [19]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_17_in),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr[rdata][1]_i_2_n_0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][1]_i_3_n_0 ),
        .I3(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \csr[rdata][1]_i_2 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr_reg[mscratch] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[1]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00330FAAAAAAAA)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr[rdata][1]_i_5_n_0 ),
        .I1(\csr_reg[dpc] [1]),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC470000FFFFFFFF)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr_reg[dscratch0] [1]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \csr[rdata][1]_i_5 
       (.I0(data5[1]),
        .I1(\csr_reg[mtinst] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtval] [1]),
        .O(\csr[rdata][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][20]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [20]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr[rdata][20]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_19_in64_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][20]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [20]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [20]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [20]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][20]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[20]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][21]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][21]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_4_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][21]_i_5_n_0 ),
        .I2(p_2_in__0[21]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_22_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][21]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [21]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [21]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [21]),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][21]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [21]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [21]),
        .O(\csr[rdata][21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][21]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [21]),
        .O(\csr[rdata][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA080008AA082208)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][22]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][22]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_4_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h50F35FF3)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\csr_reg[tdata2] [22]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [22]),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr[rdata][22]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_25_in70_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][22]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [22]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [22]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [22]),
        .O(\csr[rdata][22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][22]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[22]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [22]),
        .O(\csr[rdata][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][23]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr_reg[tdata2] [23]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[dscratch0] [23]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88880080)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr[rdata][23]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr_reg[mtval] [23]),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555500CFFFFFFFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr[rdata][23]_i_5_n_0 ),
        .I1(p_28_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][23]_i_4 
       (.I0(\csr_reg[mtinst] [23]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [23]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \csr[rdata][23]_i_5 
       (.I0(p_2_in__0[23]),
        .I1(\csr_reg[mscratch] [23]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][23] ),
        .O(\csr[rdata][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][24]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][24]_i_3_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hA1F1FFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[tdata2] [24]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [24]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(p_31_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][24]_i_4 
       (.I0(\csr[rdata][24]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [24]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [24]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][24]_i_6 
       (.I0(\csr_reg[mtval] [24]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_32_in),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][25]_i_2_n_0 ),
        .I2(\csr[rdata][25]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][25]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [25]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [25]),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr[rdata][25]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_34_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][25]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [25]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [25]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [25]),
        .O(\csr[rdata][25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][25]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[25]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [25]),
        .O(\csr[rdata][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888AAAAA88888888)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][26]_i_3_n_0 ),
        .I4(\csr[rdata][26]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [26]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [26]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [26]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \csr[rdata][26]_i_4 
       (.I0(\csr[rdata][26]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_37_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0505000F03030)) 
    \csr[rdata][26]_i_5 
       (.I0(p_2_in__0[26]),
        .I1(\csr_reg[mscratch] [26]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][27]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][27]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][27]_i_5_n_0 ),
        .I2(p_2_in__0[27]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_40_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [27]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [27]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [27]),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][27]_i_4 
       (.I0(\csr_reg[tdata2] [27]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr_reg[dscratch0] [27]),
        .I5(\csr[rdata][0]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][27]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [27]),
        .O(\csr[rdata][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][28]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [28]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][28]_i_5_n_0 ),
        .I2(p_2_in__0[28]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_43_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][28]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [28]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [28]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [28]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][28]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][29]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEA8FEAAFFFD)) 
    \csr[rdata][29]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1010111010100100)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[tdata2] [29]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [29]),
        .O(\csr[rdata][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][29]_i_3 
       (.I0(\csr[rdata][29]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_46_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \csr[rdata][29]_i_4 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][29]_i_5 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [29]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [29]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [29]),
        .O(\csr[rdata][29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][29]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[29]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [29]),
        .O(\csr[rdata][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004900)) 
    \csr[rdata][29]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\csr[rdata][29]_i_9_n_0 ),
        .I5(\csr[rdata][29]_i_10_n_0 ),
        .O(\csr[rdata][29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \csr[rdata][29]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFF6FFCFF)) 
    \csr[rdata][29]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[7]),
        .O(\csr[rdata][29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hA0A20002)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][2]_i_2_n_0 ),
        .I4(\csr_reg[rdata][2]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h5030503F)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\csr_reg[dscratch0] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[tdata2] [2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[dcsr_step]__0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][2]_i_6_n_0 ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \csr[rdata][2]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[2]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [2]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][2]_i_6 
       (.I0(\csr_reg[mtval] [2]),
        .I1(data5[2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [2]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [30]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [30]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0CCC4CCCC)) 
    \csr[rdata][30]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][30]_i_6_n_0 ),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mtinst] [30]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr[rdata][30]_i_9_n_0 ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC4C7F4F7FFFFFFFF)) 
    \csr[rdata][30]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [30]),
        .I4(p_2_in__0[30]),
        .I5(\csr[rdata][14]_i_5_n_0 ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAAAAA08)) 
    \csr[rdata][30]_i_7 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_49_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF38083030)) 
    \csr[rdata][30]_i_8 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [30]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFBFBBD)) 
    \csr[rdata][30]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \csr[rdata][31]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr_reg[tdata2] [31]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [31]),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][31]_i_10 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_16_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [31]),
        .O(\csr[rdata][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA888AAAAAA8AA)) 
    \csr[rdata][31]_i_11 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF77EE77EE)) 
    \csr[rdata][31]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFAEFFA)) 
    \csr[rdata][31]_i_13 
       (.I0(\csr[rdata][31]_i_18_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][31]_i_19_n_0 ),
        .O(\csr[rdata][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0100FFFFFF0001)) 
    \csr[rdata][31]_i_14 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCFCC8888CFCC8F88)) 
    \csr[rdata][31]_i_15 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CACA0F000000)) 
    \csr[rdata][31]_i_16 
       (.I0(\csr_reg[mtinst] [31]),
        .I1(\csr_reg[dpc] [31]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(data5[31]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_17 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\csr[rdata][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF8FFFFFFF8FF)) 
    \csr[rdata][31]_i_18 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF0F8F88880088)) 
    \csr[rdata][31]_i_19 
       (.I0(Q[4]),
        .I1(\csr[rdata][31]_i_20_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBEAEB)) 
    \csr[rdata][31]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_20 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][31]_i_4 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mie_firq_n_0_][15] ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFEFEFE)) 
    \csr[rdata][31]_i_5 
       (.I0(\csr[rdata][31]_i_11_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr[tdata2][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFFFE)) 
    \csr[rdata][31]_i_7 
       (.I0(\csr[rdata][31]_i_13_n_0 ),
        .I1(\csr[rdata][31]_i_14_n_0 ),
        .I2(\csr[rdata][31]_i_15_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][31]_i_8 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[31]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [31]),
        .O(\csr[rdata][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \csr[rdata][31]_i_9 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000822088808AA08)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][3]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_3_n_0 ),
        .I5(\csr[rdata][3]_i_4_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \csr[rdata][3]_i_2 
       (.I0(\csr_reg[dscratch0] [3]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[tdata2] [3]),
        .O(\csr[rdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr_reg[dpc] [3]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][3]_i_5_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00070077FF77FF77)) 
    \csr[rdata][3]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mstatus_mie]__0 ),
        .I5(\csr[rdata][3]_i_6_n_0 ),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mtval] [3]),
        .I1(data5[3]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [3]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .O(\csr[rdata][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AAF0CCFFAAFFFF)) 
    \csr[rdata][3]_i_6 
       (.I0(p_2_in__0[3]),
        .I1(\csr_reg[mscratch] [3]),
        .I2(\csr_reg[mtvec_n_0_][3] ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][4]_i_2_n_0 ),
        .I2(\csr[rdata][4]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][4]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [4]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [4]),
        .O(\csr[rdata][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][4]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][4] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [4]),
        .I5(p_2_in__0[4]),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC44FC7730333033)) 
    \csr[rdata][4]_i_4 
       (.I0(\csr_reg[dpc] [4]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][4]_i_5_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [4]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr_reg[mtval] [4]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(data5[4]),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA02AA02AA02)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][5]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][5]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][5]_i_4_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF53FFFFFF53FF)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mtval] [5]),
        .I1(\csr_reg[mtinst] [5]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AA800A80A080008)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mscratch] [5]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(p_2_in__0[5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][5]_i_4 
       (.I0(\csr_reg[dscratch0] [5]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [5]),
        .O(\csr[rdata][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][6]_i_2_n_0 ),
        .I2(\csr[rdata][6]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][6]_i_4_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF44CF77FF77FF77)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][6]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][6]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][6] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [6]),
        .I5(p_2_in__0[6]),
        .O(\csr[rdata][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][6]_i_5 
       (.I0(\csr_reg[dpc] [6]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dcsr_cause] [0]),
        .O(\csr[rdata][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [7]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [7]),
        .I5(\csr[rdata][7]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D555D5)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][7]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr_reg[mie_mti]__0 ),
        .I4(\csr[rdata][7]_i_4_n_0 ),
        .I5(\csr[rdata][7]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB0F0F00FFFFFF)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][7] ),
        .I2(\csr[rdata][7]_i_6_n_0 ),
        .I3(\csr_reg[mstatus_mpie]__0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][7]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000220AAAAA)) 
    \csr[rdata][7]_i_5 
       (.I0(\csr[rdata][7]_i_7_n_0 ),
        .I1(\csr_reg[dpc] [7]),
        .I2(\csr_reg[dcsr_cause] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][7]_i_8_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][7]_i_6 
       (.I0(p_2_in__0[7]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [7]),
        .O(\csr[rdata][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \csr[rdata][7]_i_7 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(p_3_in39_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mtinst] [7]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [7]),
        .O(\csr[rdata][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][7]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAE00A400)) 
    \csr[rdata][8]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[dcsr_cause] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[dpc] [8]),
        .I5(\csr[rdata][8]_i_5_n_0 ),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55041100FFFFFFFF)) 
    \csr[rdata][8]_i_3 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(\csr[rdata][8]_i_6_n_0 ),
        .I4(\csr[rdata][8]_i_7_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [8]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33333333BF33B333)) 
    \csr[rdata][8]_i_5 
       (.I0(\csr_reg[mtval] [8]),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mtinst] [8]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_6 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \csr[rdata][8]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[8]),
        .O(\csr[rdata][8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][9]_i_2_n_0 ),
        .I2(\csr[rdata][9]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][9]_i_4_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [9]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [9]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [9]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][9]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[9]),
        .I5(\csr_reg[mscratch] [9]),
        .O(\csr[rdata][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC04CC844CC0000C0)) 
    \csr[re]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[re]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\csr[re]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_action]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [12]),
        .O(\csr[tdata1_action]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \csr[tdata1_dmode]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr[tdata1_dmode]_i_2_n_0 ),
        .I2(\csr[tdata1_dmode]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .I5(\csr[tdata1_rd] [27]),
        .O(\csr[tdata1_dmode]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \csr[tdata1_dmode]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(\csr[tdata2][31]_i_3_n_0 ),
        .O(\csr[tdata1_dmode]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \csr[tdata1_dmode]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[tdata1_dmode]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \csr[tdata1_dmode]_i_4 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr[tdata1_dmode]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_execute]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\csr[tdata1_execute]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \csr[tdata1_execute]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(cpu_debug),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .O(\csr[tdata1_execute]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[1]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[tdata2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[2]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[tdata2][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000808)) 
    \csr[tdata2][31]_i_1 
       (.I0(\csr[tdata2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I2(\csr[tdata2][31]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [27]),
        .O(\csr[tdata2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \csr[tdata2][31]_i_2 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\csr[tdata2][31]_i_4_n_0 ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[tdata2][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \csr[tdata2][31]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[tdata2][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[tdata2][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[tdata2][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[4]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[tdata2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[tdata2][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[tdata2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\csr_reg[we]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[dcsr_cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][0]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [0]));
  FDCE \csr_reg[dcsr_cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][1]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [1]));
  FDCE \csr_reg[dcsr_cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][2]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [2]));
  FDCE \csr_reg[dcsr_ebreakm] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_ebreakm]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_ebreakm]__0 ));
  FDPE \csr_reg[dcsr_prv] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rstn_sys),
        .Q(\csr_reg[dcsr_prv]__0 ));
  FDCE \csr_reg[dcsr_step] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_step]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_step]__0 ));
  FDCE \csr_reg[dpc][10] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(\csr_reg[dpc] [10]));
  FDCE \csr_reg[dpc][11] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(\csr_reg[dpc] [11]));
  FDCE \csr_reg[dpc][12] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(\csr_reg[dpc] [12]));
  FDCE \csr_reg[dpc][13] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(\csr_reg[dpc] [13]));
  FDCE \csr_reg[dpc][14] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [14]),
        .Q(\csr_reg[dpc] [14]));
  FDCE \csr_reg[dpc][15] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [15]),
        .Q(\csr_reg[dpc] [15]));
  FDCE \csr_reg[dpc][16] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [16]),
        .Q(\csr_reg[dpc] [16]));
  FDCE \csr_reg[dpc][17] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [17]),
        .Q(\csr_reg[dpc] [17]));
  FDCE \csr_reg[dpc][18] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [18]),
        .Q(\csr_reg[dpc] [18]));
  FDCE \csr_reg[dpc][19] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [19]),
        .Q(\csr_reg[dpc] [19]));
  FDCE \csr_reg[dpc][1] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(\csr_reg[dpc] [1]));
  FDCE \csr_reg[dpc][20] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [20]),
        .Q(\csr_reg[dpc] [20]));
  FDCE \csr_reg[dpc][21] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [21]),
        .Q(\csr_reg[dpc] [21]));
  FDCE \csr_reg[dpc][22] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [22]),
        .Q(\csr_reg[dpc] [22]));
  FDCE \csr_reg[dpc][23] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [23]),
        .Q(\csr_reg[dpc] [23]));
  FDCE \csr_reg[dpc][24] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [24]),
        .Q(\csr_reg[dpc] [24]));
  FDCE \csr_reg[dpc][25] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [25]),
        .Q(\csr_reg[dpc] [25]));
  FDCE \csr_reg[dpc][26] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [26]),
        .Q(\csr_reg[dpc] [26]));
  FDCE \csr_reg[dpc][27] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [27]),
        .Q(\csr_reg[dpc] [27]));
  FDCE \csr_reg[dpc][28] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [28]),
        .Q(\csr_reg[dpc] [28]));
  FDCE \csr_reg[dpc][29] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [29]),
        .Q(\csr_reg[dpc] [29]));
  FDCE \csr_reg[dpc][2] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(\csr_reg[dpc] [2]));
  FDCE \csr_reg[dpc][30] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [30]),
        .Q(\csr_reg[dpc] [30]));
  FDCE \csr_reg[dpc][31] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [31]),
        .Q(\csr_reg[dpc] [31]));
  FDCE \csr_reg[dpc][3] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(\csr_reg[dpc] [3]));
  FDCE \csr_reg[dpc][4] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(\csr_reg[dpc] [4]));
  FDCE \csr_reg[dpc][5] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(\csr_reg[dpc] [5]));
  FDCE \csr_reg[dpc][6] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(\csr_reg[dpc] [6]));
  FDCE \csr_reg[dpc][7] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(\csr_reg[dpc] [7]));
  FDCE \csr_reg[dpc][8] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(\csr_reg[dpc] [8]));
  FDCE \csr_reg[dpc][9] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(\csr_reg[dpc] [9]));
  FDCE \csr_reg[dscratch0][0] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [0]));
  FDCE \csr_reg[dscratch0][10] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [10]));
  FDCE \csr_reg[dscratch0][11] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [11]));
  FDCE \csr_reg[dscratch0][12] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [12]));
  FDCE \csr_reg[dscratch0][13] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [13]));
  FDCE \csr_reg[dscratch0][14] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [14]));
  FDCE \csr_reg[dscratch0][15] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [15]));
  FDCE \csr_reg[dscratch0][16] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [16]));
  FDCE \csr_reg[dscratch0][17] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [17]));
  FDCE \csr_reg[dscratch0][18] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [18]));
  FDCE \csr_reg[dscratch0][19] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [19]));
  FDCE \csr_reg[dscratch0][1] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [1]));
  FDCE \csr_reg[dscratch0][20] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [20]));
  FDCE \csr_reg[dscratch0][21] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [21]));
  FDCE \csr_reg[dscratch0][22] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [22]));
  FDCE \csr_reg[dscratch0][23] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [23]));
  FDCE \csr_reg[dscratch0][24] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [24]));
  FDCE \csr_reg[dscratch0][25] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [25]));
  FDCE \csr_reg[dscratch0][26] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [26]));
  FDCE \csr_reg[dscratch0][27] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [27]));
  FDCE \csr_reg[dscratch0][28] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [28]));
  FDCE \csr_reg[dscratch0][29] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [29]));
  FDCE \csr_reg[dscratch0][2] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [2]));
  FDCE \csr_reg[dscratch0][30] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [30]));
  FDCE \csr_reg[dscratch0][31] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [31]));
  FDCE \csr_reg[dscratch0][3] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [3]));
  FDCE \csr_reg[dscratch0][4] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [4]));
  FDCE \csr_reg[dscratch0][5] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [5]));
  FDCE \csr_reg[dscratch0][6] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [6]));
  FDCE \csr_reg[dscratch0][7] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [7]));
  FDCE \csr_reg[dscratch0][8] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [8]));
  FDCE \csr_reg[dscratch0][9] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [9]));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(p_2_in__0[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(p_2_in__0[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(p_2_in__0[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(p_2_in__0[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [14]),
        .Q(p_2_in__0[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [15]),
        .Q(p_2_in__0[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [16]),
        .Q(p_2_in__0[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [17]),
        .Q(p_2_in__0[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [18]),
        .Q(p_2_in__0[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [19]),
        .Q(p_2_in__0[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(p_2_in__0[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [20]),
        .Q(p_2_in__0[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [21]),
        .Q(p_2_in__0[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [22]),
        .Q(p_2_in__0[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [23]),
        .Q(p_2_in__0[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [24]),
        .Q(p_2_in__0[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [25]),
        .Q(p_2_in__0[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [26]),
        .Q(p_2_in__0[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [27]),
        .Q(p_2_in__0[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [28]),
        .Q(p_2_in__0[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [29]),
        .Q(p_2_in__0[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(p_2_in__0[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [30]),
        .Q(p_2_in__0[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [31]),
        .Q(p_2_in__0[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(p_2_in__0[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(p_2_in__0[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(p_2_in__0[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(p_2_in__0[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(p_2_in__0[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(p_2_in__0[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(p_2_in__0[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(p_10_in51_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(p_13_in55_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(p_16_in60_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(p_19_in64_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(p_25_in70_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  MUXF7 \csr_reg[rdata][11]_i_2 
       (.I0(\csr[rdata][11]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_7_n_0 ),
        .O(\csr_reg[rdata][11]_i_2_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  MUXF7 \csr_reg[rdata][2]_i_3 
       (.I0(\csr[rdata][2]_i_4_n_0 ),
        .I1(\csr[rdata][2]_i_5_n_0 ),
        .O(\csr_reg[rdata][2]_i_3_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[tdata1_action] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_action]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [12]));
  FDCE \csr_reg[tdata1_dmode] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_dmode]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [27]));
  FDCE \csr_reg[tdata1_execute] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_execute]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [2]));
  FDCE \csr_reg[tdata2][10] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [10]));
  FDCE \csr_reg[tdata2][11] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [11]));
  FDCE \csr_reg[tdata2][12] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [12]));
  FDCE \csr_reg[tdata2][13] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [13]));
  FDCE \csr_reg[tdata2][14] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [14]));
  FDCE \csr_reg[tdata2][15] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [15]));
  FDCE \csr_reg[tdata2][16] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [16]));
  FDCE \csr_reg[tdata2][17] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [17]));
  FDCE \csr_reg[tdata2][18] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [18]));
  FDCE \csr_reg[tdata2][19] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [19]));
  FDCE \csr_reg[tdata2][1] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [1]));
  FDCE \csr_reg[tdata2][20] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [20]));
  FDCE \csr_reg[tdata2][21] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [21]));
  FDCE \csr_reg[tdata2][22] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [22]));
  FDCE \csr_reg[tdata2][23] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [23]));
  FDCE \csr_reg[tdata2][24] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [24]));
  FDCE \csr_reg[tdata2][25] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [25]));
  FDCE \csr_reg[tdata2][26] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [26]));
  FDCE \csr_reg[tdata2][27] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [27]));
  FDCE \csr_reg[tdata2][28] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [28]));
  FDCE \csr_reg[tdata2][29] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [29]));
  FDCE \csr_reg[tdata2][2] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [2]));
  FDCE \csr_reg[tdata2][30] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [30]));
  FDCE \csr_reg[tdata2][31] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [31]));
  FDCE \csr_reg[tdata2][3] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [3]));
  FDCE \csr_reg[tdata2][4] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [4]));
  FDCE \csr_reg[tdata2][5] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [5]));
  FDCE \csr_reg[tdata2][6] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [6]));
  FDCE \csr_reg[tdata2][7] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [7]));
  FDCE \csr_reg[tdata2][8] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [8]));
  FDCE \csr_reg[tdata2][9] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [9]));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_3_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4104)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFFFFFFF)) 
    \ctrl[alu_cp_trig][0]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\csr[re]_i_2_n_0 ),
        .O(\ctrl[alu_cp_trig][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008880000)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT5 #(
    .INIT(32'hBBBAAAAA)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\monitor[cnt][9]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [1]));
  LUT6 #(
    .INIT(64'hFFF200F200000000)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h404044A7)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\ctrl[alu_sub]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\ctrl[alu_sub]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I1(Q[1]),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_sub]_i_3 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .O(\ctrl[alu_sub]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(Q[1]),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\ctrl[rf_wb_en]_i_5_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I2(\ctrl[rf_wb_en]_i_6_n_0 ),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDDCFCCCCDDCCCC)) 
    \ctrl[rf_wb_en]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\ctrl[rf_wb_en]_i_7_n_0 ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[rf_wb_en]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ctrl[rf_wb_en]_i_6 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[rf_wb_en]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ctrl[rf_wb_en]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .O(\ctrl[rf_wb_en]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_3 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hF0F000F0F8F0F0F0)) 
    \debug_mode_enable.debug_ctrl[running]_i_1 
       (.I0(p_0_in23_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ));
  FDCE \debug_mode_enable.debug_ctrl_reg[running] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ),
        .Q(cpu_debug));
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\execute_engine[link_pc] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][10]_i_2 
       (.I0(alu_add[10]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [10]),
        .I3(cpu_debug),
        .I4(p_2_in__0[10]),
        .O(\execute_engine[next_pc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][10]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[10]),
        .O(\execute_engine[next_pc][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][11]_i_2 
       (.I0(alu_add[11]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [11]),
        .I3(cpu_debug),
        .I4(p_2_in__0[11]),
        .O(\execute_engine[next_pc][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][11]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][11] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[11]),
        .O(\execute_engine[next_pc][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][12]_i_2 
       (.I0(alu_add[12]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [12]),
        .I3(cpu_debug),
        .I4(p_2_in__0[12]),
        .O(\execute_engine[next_pc][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][12]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[12]),
        .O(\execute_engine[next_pc][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][13]_i_2 
       (.I0(alu_add[13]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [13]),
        .I3(cpu_debug),
        .I4(p_2_in__0[13]),
        .O(\execute_engine[next_pc][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][13]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[13]),
        .O(\execute_engine[next_pc][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][14]_i_2 
       (.I0(alu_add[14]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [14]),
        .I3(cpu_debug),
        .I4(p_2_in__0[14]),
        .O(\execute_engine[next_pc][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][14]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[14]),
        .O(\execute_engine[next_pc][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][15]_i_2 
       (.I0(alu_add[15]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [15]),
        .I3(cpu_debug),
        .I4(p_2_in__0[15]),
        .O(\execute_engine[next_pc][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][15]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[15]),
        .O(\execute_engine[next_pc][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][16]_i_2 
       (.I0(alu_add[16]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [16]),
        .I3(cpu_debug),
        .I4(p_2_in__0[16]),
        .O(\execute_engine[next_pc][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][16]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][16] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[16]),
        .O(\execute_engine[next_pc][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][17]_i_2 
       (.I0(alu_add[17]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [17]),
        .I3(cpu_debug),
        .I4(p_2_in__0[17]),
        .O(\execute_engine[next_pc][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][17]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][17] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[17]),
        .O(\execute_engine[next_pc][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][18]_i_2 
       (.I0(alu_add[18]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [18]),
        .I3(cpu_debug),
        .I4(p_2_in__0[18]),
        .O(\execute_engine[next_pc][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][18]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][18] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[18]),
        .O(\execute_engine[next_pc][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][19]_i_2 
       (.I0(alu_add[19]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [19]),
        .I3(cpu_debug),
        .I4(p_2_in__0[19]),
        .O(\execute_engine[next_pc][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][19]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][19] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[19]),
        .O(\execute_engine[next_pc][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in37[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine[next_pc][1]_i_2_n_0 ),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[next_pc][1]_i_2 
       (.I0(\csr_reg[dpc] [1]),
        .I1(cpu_debug),
        .I2(p_2_in__0[1]),
        .O(\execute_engine[next_pc][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][20]_i_2 
       (.I0(alu_add[20]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [20]),
        .I3(cpu_debug),
        .I4(p_2_in__0[20]),
        .O(\execute_engine[next_pc][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][20]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][20] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[20]),
        .O(\execute_engine[next_pc][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][21]_i_2 
       (.I0(alu_add[21]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [21]),
        .I3(cpu_debug),
        .I4(p_2_in__0[21]),
        .O(\execute_engine[next_pc][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][21]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][21] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[21]),
        .O(\execute_engine[next_pc][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][22]_i_2 
       (.I0(alu_add[22]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [22]),
        .I3(cpu_debug),
        .I4(p_2_in__0[22]),
        .O(\execute_engine[next_pc][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][22]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][22] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[22]),
        .O(\execute_engine[next_pc][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][23]_i_2 
       (.I0(alu_add[23]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [23]),
        .I3(cpu_debug),
        .I4(p_2_in__0[23]),
        .O(\execute_engine[next_pc][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][23]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[23]),
        .O(\execute_engine[next_pc][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][24]_i_2 
       (.I0(alu_add[24]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [24]),
        .I3(cpu_debug),
        .I4(p_2_in__0[24]),
        .O(\execute_engine[next_pc][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][24]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][24] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[24]),
        .O(\execute_engine[next_pc][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][25]_i_2 
       (.I0(alu_add[25]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [25]),
        .I3(cpu_debug),
        .I4(p_2_in__0[25]),
        .O(\execute_engine[next_pc][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][25]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][25] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[25]),
        .O(\execute_engine[next_pc][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][26]_i_2 
       (.I0(alu_add[26]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [26]),
        .I3(cpu_debug),
        .I4(p_2_in__0[26]),
        .O(\execute_engine[next_pc][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][26]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][26] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[26]),
        .O(\execute_engine[next_pc][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][27]_i_2 
       (.I0(alu_add[27]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [27]),
        .I3(cpu_debug),
        .I4(p_2_in__0[27]),
        .O(\execute_engine[next_pc][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][27]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][27] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[27]),
        .O(\execute_engine[next_pc][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][28]_i_2 
       (.I0(alu_add[28]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [28]),
        .I3(cpu_debug),
        .I4(p_2_in__0[28]),
        .O(\execute_engine[next_pc][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][28]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][28] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[28]),
        .O(\execute_engine[next_pc][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][29]_i_2 
       (.I0(alu_add[29]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [29]),
        .I3(cpu_debug),
        .I4(p_2_in__0[29]),
        .O(\execute_engine[next_pc][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][29]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][29] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[29]),
        .O(\execute_engine[next_pc][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(alu_add[2]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(cpu_debug),
        .I4(p_2_in__0[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][2]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[2]),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][2] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][30]_i_2 
       (.I0(alu_add[30]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [30]),
        .I3(cpu_debug),
        .I4(p_2_in__0[30]),
        .O(\execute_engine[next_pc][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][30]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[30]),
        .O(\execute_engine[next_pc][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B00330)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc] ));
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_3 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(alu_add[31]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [31]),
        .I3(cpu_debug),
        .I4(p_2_in__0[31]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][31] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[31]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_6 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(in37[3]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine[next_pc][3]_i_4_n_0 ),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBAAAAAAA)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(p_0_in23_in),
        .I1(cpu_debug),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .I3(p_0_in151_in),
        .I4(\csr_reg[mtvec_n_0_][0] ),
        .I5(\csr_reg[mtvec_n_0_][3] ),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][3]_i_4 
       (.I0(alu_add[3]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [3]),
        .I3(cpu_debug),
        .I4(p_2_in__0[3]),
        .O(\execute_engine[next_pc][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][3]_i_5 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][3]_i_6 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(alu_add[4]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [4]),
        .I3(cpu_debug),
        .I4(p_2_in__0[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][4]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[4]),
        .I2(p_1_in28_in),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][4] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(alu_add[5]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [5]),
        .I3(cpu_debug),
        .I4(p_2_in__0[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][5]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[5]),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(alu_add[6]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [6]),
        .I3(cpu_debug),
        .I4(p_2_in__0[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][6]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[6]),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][6] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[next_pc][6]_i_4 
       (.I0(p_0_in151_in),
        .I1(\csr_reg[mtvec_n_0_][0] ),
        .O(\execute_engine[next_pc][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    \execute_engine[next_pc][6]_i_5 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .O(\execute_engine[next_pc][6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][7]_i_2 
       (.I0(alu_add[7]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [7]),
        .I3(cpu_debug),
        .I4(p_2_in__0[7]),
        .O(\execute_engine[next_pc][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \execute_engine[next_pc][7]_i_3 
       (.I0(in37[7]),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .O(\execute_engine[next_pc][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][8]_i_2 
       (.I0(alu_add[8]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [8]),
        .I3(cpu_debug),
        .I4(p_2_in__0[8]),
        .O(\execute_engine[next_pc][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][8]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][8] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[8]),
        .O(\execute_engine[next_pc][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][9]_i_2 
       (.I0(alu_add[9]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [9]),
        .I3(cpu_debug),
        .I4(p_2_in__0[9]),
        .O(\execute_engine[next_pc][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][9]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[9]),
        .O(\execute_engine[next_pc][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \execute_engine[pc][31]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\execute_engine[pc][31]_i_2_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_279 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_269 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_268 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_267 ),
        .Q(Q[0]));
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_266 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_265 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_281 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_282 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__1 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_283 ),
        .Q(\execute_engine_reg[ir][14]_rep__1_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_264 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_263 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_262 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_261 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_260 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_278 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_259 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_258 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_257 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_256 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_255 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_254 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_253 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_252 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_251 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_250 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_277 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_249 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_248 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_276 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_275 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_274 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_273 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_272 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_271 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_270 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDCE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDCE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDCE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDCE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDCE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDCE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDCE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDCE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDCE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDCE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDCE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDCE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDCE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDCE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDCE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDCE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDCE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDCE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][10] ));
  MUXF7 \execute_engine_reg[next_pc][10]_i_1 
       (.I0(\execute_engine[next_pc][10]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][10]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][11] ));
  MUXF7 \execute_engine_reg[next_pc][11]_i_1 
       (.I0(\execute_engine[next_pc][11]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][11]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_4 
       (.CI(\execute_engine_reg[next_pc][7]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_4_n_0 ,\execute_engine_reg[next_pc][11]_i_4_n_1 ,\execute_engine_reg[next_pc][11]_i_4_n_2 ,\execute_engine_reg[next_pc][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][12] ));
  MUXF7 \execute_engine_reg[next_pc][12]_i_1 
       (.I0(\execute_engine[next_pc][12]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][12]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][13] ));
  MUXF7 \execute_engine_reg[next_pc][13]_i_1 
       (.I0(\execute_engine[next_pc][13]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][13]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][14] ));
  MUXF7 \execute_engine_reg[next_pc][14]_i_1 
       (.I0(\execute_engine[next_pc][14]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][14]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][15] ));
  MUXF7 \execute_engine_reg[next_pc][15]_i_1 
       (.I0(\execute_engine[next_pc][15]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][15]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_4 
       (.CI(\execute_engine_reg[next_pc][11]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_4_n_0 ,\execute_engine_reg[next_pc][15]_i_4_n_1 ,\execute_engine_reg[next_pc][15]_i_4_n_2 ,\execute_engine_reg[next_pc][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[15:12]),
        .S(curr_pc[15:12]));
  FDCE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][16] ));
  MUXF7 \execute_engine_reg[next_pc][16]_i_1 
       (.I0(\execute_engine[next_pc][16]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][16]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][17] ));
  MUXF7 \execute_engine_reg[next_pc][17]_i_1 
       (.I0(\execute_engine[next_pc][17]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][17]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][18] ));
  MUXF7 \execute_engine_reg[next_pc][18]_i_1 
       (.I0(\execute_engine[next_pc][18]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][18]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][19] ));
  MUXF7 \execute_engine_reg[next_pc][19]_i_1 
       (.I0(\execute_engine[next_pc][19]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][19]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_4 
       (.CI(\execute_engine_reg[next_pc][15]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_4_n_0 ,\execute_engine_reg[next_pc][19]_i_4_n_1 ,\execute_engine_reg[next_pc][19]_i_4_n_2 ,\execute_engine_reg[next_pc][19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][20] ));
  MUXF7 \execute_engine_reg[next_pc][20]_i_1 
       (.I0(\execute_engine[next_pc][20]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][20]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][21] ));
  MUXF7 \execute_engine_reg[next_pc][21]_i_1 
       (.I0(\execute_engine[next_pc][21]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][21]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][22] ));
  MUXF7 \execute_engine_reg[next_pc][22]_i_1 
       (.I0(\execute_engine[next_pc][22]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][22]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][23] ));
  MUXF7 \execute_engine_reg[next_pc][23]_i_1 
       (.I0(\execute_engine[next_pc][23]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][23]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_4 
       (.CI(\execute_engine_reg[next_pc][19]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_4_n_0 ,\execute_engine_reg[next_pc][23]_i_4_n_1 ,\execute_engine_reg[next_pc][23]_i_4_n_2 ,\execute_engine_reg[next_pc][23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[23:20]),
        .S(curr_pc[23:20]));
  FDCE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][24] ));
  MUXF7 \execute_engine_reg[next_pc][24]_i_1 
       (.I0(\execute_engine[next_pc][24]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][24]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][25] ));
  MUXF7 \execute_engine_reg[next_pc][25]_i_1 
       (.I0(\execute_engine[next_pc][25]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][25]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][26] ));
  MUXF7 \execute_engine_reg[next_pc][26]_i_1 
       (.I0(\execute_engine[next_pc][26]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][26]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][27] ));
  MUXF7 \execute_engine_reg[next_pc][27]_i_1 
       (.I0(\execute_engine[next_pc][27]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][27]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_4 
       (.CI(\execute_engine_reg[next_pc][23]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_4_n_0 ,\execute_engine_reg[next_pc][27]_i_4_n_1 ,\execute_engine_reg[next_pc][27]_i_4_n_2 ,\execute_engine_reg[next_pc][27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[27:24]),
        .S(curr_pc[27:24]));
  FDCE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][28] ));
  MUXF7 \execute_engine_reg[next_pc][28]_i_1 
       (.I0(\execute_engine[next_pc][28]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][28]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][29] ));
  MUXF7 \execute_engine_reg[next_pc][29]_i_1 
       (.I0(\execute_engine[next_pc][29]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][29]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][2] ));
  MUXF7 \execute_engine_reg[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][2]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][30] ));
  MUXF7 \execute_engine_reg[next_pc][30]_i_1 
       (.I0(\execute_engine[next_pc][30]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][30]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][31] ));
  MUXF7 \execute_engine_reg[next_pc][31]_i_2 
       (.I0(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I1(\execute_engine[next_pc][31]_i_5_n_0 ),
        .O(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_7 
       (.CI(\execute_engine_reg[next_pc][27]_i_4_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_7_n_1 ,\execute_engine_reg[next_pc][31]_i_7_n_2 ,\execute_engine_reg[next_pc][31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][3]_i_3 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][3]_i_3_n_0 ,\execute_engine_reg[next_pc][3]_i_3_n_1 ,\execute_engine_reg[next_pc][3]_i_3_n_2 ,\execute_engine_reg[next_pc][3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in37[3:1],\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][3]_i_5_n_0 ,\execute_engine[next_pc][3]_i_6_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][4] ));
  MUXF7 \execute_engine_reg[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][4]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][5] ));
  MUXF7 \execute_engine_reg[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][5]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][6] ));
  MUXF7 \execute_engine_reg[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][6]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][7] ));
  MUXF7 \execute_engine_reg[next_pc][7]_i_1 
       (.I0(\execute_engine[next_pc][7]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][7]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_4 
       (.CI(\execute_engine_reg[next_pc][3]_i_3_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_4_n_0 ,\execute_engine_reg[next_pc][7]_i_4_n_1 ,\execute_engine_reg[next_pc][7]_i_4_n_2 ,\execute_engine_reg[next_pc][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][8] ));
  MUXF7 \execute_engine_reg[next_pc][8]_i_1 
       (.I0(\execute_engine[next_pc][8]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][8]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][9] ));
  MUXF7 \execute_engine_reg[next_pc][9]_i_1 
       (.I0(\execute_engine[next_pc][9]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][9]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(curr_pc[13]));
  FDCE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .Q(curr_pc[14]));
  FDCE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .Q(curr_pc[15]));
  FDCE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .Q(curr_pc[16]));
  FDCE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .Q(curr_pc[17]));
  FDCE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .Q(curr_pc[18]));
  FDCE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDCE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .Q(curr_pc[20]));
  FDCE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .Q(curr_pc[21]));
  FDCE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .Q(curr_pc[22]));
  FDCE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .Q(curr_pc[23]));
  FDCE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .Q(curr_pc[24]));
  FDCE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .Q(curr_pc[25]));
  FDCE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .Q(curr_pc[26]));
  FDCE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .Q(curr_pc[27]));
  FDCE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .Q(curr_pc[28]));
  FDCE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(curr_pc[2]));
  FDCE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .Q(curr_pc[30]));
  FDCE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][10] ),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][11] ),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][12] ),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][13] ),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][14] ),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][15] ),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][16] ),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][17] ),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][18] ),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][19] ),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][20] ),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][21] ),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][22] ),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][23] ),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][24] ),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][25] ),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][26] ),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][27] ),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][28] ),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][29] ),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][2] ),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][30] ),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][31] ),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][3] ),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][4] ),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\cpu_i_req[addr] [2]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][5] ),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][6] ),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][7] ),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][8] ),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][9] ),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [10]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [11]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\cpu_i_req[addr] [12:9]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [13]));
  FDCE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [14]));
  FDCE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [15]));
  FDCE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\cpu_i_req[addr] [16:13]));
  FDCE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [17]));
  FDCE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [18]));
  FDCE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [19]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDCE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\cpu_i_req[addr] [20:17]));
  FDCE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [21]));
  FDCE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [22]));
  FDCE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [23]));
  FDCE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\cpu_i_req[addr] [24:21]));
  FDCE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [25]));
  FDCE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [26]));
  FDCE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [27]));
  FDCE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\cpu_i_req[addr] [28:25]));
  FDCE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [29]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [2]));
  FDCE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [30]));
  FDCE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .Q(\cpu_i_req[addr] [31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\cpu_i_req[addr] [31:29]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [3]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cpu_i_req[addr] [2],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\cpu_i_req[addr] [4:3],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [5]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [6]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [7]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\cpu_i_req[addr] [8:5]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [9]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_rep__1_1 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(Q[1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_38 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(\ctrl[lsu_req] ),
        .I1(misaligned),
        .I2(\arbiter_reg[a_req]__0 ),
        .I3(\arbiter_reg[state] [0]),
        .O(\m_axi_araddr[31]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000060000000000)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\monitor_reg[cnt_n_0_][4] ),
        .I5(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAAAAAA)) 
    \monitor[cnt][5]_i_1 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \monitor[cnt][5]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor[cnt][9]_i_2_n_0 ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][0] ),
        .I4(\monitor_reg[cnt_n_0_][2] ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor[cnt][9]_i_3_n_0 ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\monitor_reg[cnt_n_0_][7] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h60A0A0A0A0A0A0A0)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .I5(\monitor[cnt][9]_i_3_n_0 ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \monitor[cnt][9]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \monitor[cnt][9]_i_3 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_3_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [32]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [33]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [34]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [35]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [36]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [37]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [38]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [39]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [40]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [41]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [43]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [44]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [45]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [46]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [47]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [48]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [49]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [50]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [51]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [52]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [53]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [55]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [56]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [57]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [58]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [59]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [60]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [61]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [62]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [63]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.CO(\issue_engine[ack]2 ),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_1 ),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .E(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_3 (\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .Q(\execute_engine_reg[state] ),
        .clk(clk),
        .clk_0(rdata_o),
        .clk_1(\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\csr[tdata1_rd] ({\csr[tdata1_rd] [22],\csr[tdata1_rd] [2]}),
        .\execute_engine[ir][25]_i_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_243 ),
        .\execute_engine[ir][26]_i_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_38 ),
        .\execute_engine_reg[pc][1] (\execute_engine[pc][31]_i_2_n_0 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\ipb[we] (\ipb[we] ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_14 (\prefetch_buffer[1].prefetch_buffer_inst_n_240 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt[1]_i_2_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .\r_pnt_reg[0]_0 (r_nxt),
        .\r_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_241 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][0] (\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .\trigger_module_enable.hw_trigger_fired_reg (\execute_engine[pc_we] ),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_245 ),
        .\w_pnt_reg[1]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\w_pnt_reg[1]_1 (\fetch_engine_reg[pc_n_0_][1] ),
        .wdata_i({\cpu_i_rsp[err] ,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(\issue_engine[ack]2 ),
        .D(r_nxt),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .E(E),
        .\FSM_sequential_execute_engine[state][3]_i_8_0 ({p_16_in,\trap_ctrl_reg[exc_buf_n_0_][9] ,p_1_in,p_2_in_0,p_3_in_1,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\FSM_sequential_execute_engine_reg[state][0] (\FSM_sequential_execute_engine[state][3]_i_12_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .\FSM_sequential_execute_engine_reg[state][3] (\execute_engine_reg[state] ),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ({\execute_engine_reg[next_pc_n_0_][31] ,\execute_engine_reg[next_pc_n_0_][30] ,\execute_engine_reg[next_pc_n_0_][29] ,\execute_engine_reg[next_pc_n_0_][28] ,\execute_engine_reg[next_pc_n_0_][27] ,\execute_engine_reg[next_pc_n_0_][26] ,\execute_engine_reg[next_pc_n_0_][25] ,\execute_engine_reg[next_pc_n_0_][24] ,\execute_engine_reg[next_pc_n_0_][23] ,\execute_engine_reg[next_pc_n_0_][22] ,\execute_engine_reg[next_pc_n_0_][21] ,\execute_engine_reg[next_pc_n_0_][20] ,\execute_engine_reg[next_pc_n_0_][19] ,\execute_engine_reg[next_pc_n_0_][18] ,\execute_engine_reg[next_pc_n_0_][17] ,\execute_engine_reg[next_pc_n_0_][16] ,\execute_engine_reg[next_pc_n_0_][15] ,\execute_engine_reg[next_pc_n_0_][14] ,\execute_engine_reg[next_pc_n_0_][13] ,\execute_engine_reg[next_pc_n_0_][12] ,\execute_engine_reg[next_pc_n_0_][11] ,\execute_engine_reg[next_pc_n_0_][10] ,\execute_engine_reg[next_pc_n_0_][9] ,\execute_engine_reg[next_pc_n_0_][8] ,\execute_engine_reg[next_pc_n_0_][7] ,\execute_engine_reg[next_pc_n_0_][6] ,\execute_engine_reg[next_pc_n_0_][5] ,\execute_engine_reg[next_pc_n_0_][4] ,\execute_engine_reg[next_pc_n_0_][3] ,\execute_engine_reg[next_pc_n_0_][2] ,p_0_in}),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_1 (\csr_reg[tdata2] ),
        .\FSM_sequential_fetch_engine[state][1]_i_2_0 (\FSM_sequential_fetch_engine[state][1]_i_2 ),
        .\FSM_sequential_fetch_engine[state][1]_i_2_1 (\FSM_sequential_fetch_engine[state][1]_i_2_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_246 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_247 ),
        .Q(\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .WEA(WEA),
        .addr(addr),
        .\arbiter_reg[a_req] (\arbiter_reg[a_req] ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg(\ctrl[lsu_req] ),
        .arbiter_req_reg_0(\ctrl[cpu_trap] ),
        .arbiter_req_reg_1(arbiter_req_reg),
        .\bus_req_o_reg[ben][0] (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1] (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2] (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[data][0] (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3_0 (\bus_rsp_o[data][31]_i_3 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .clk(clk),
        .cpu_debug(cpu_debug),
        .\ctrl_nxt[rf_wb_en] (\ctrl_nxt[rf_wb_en] ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[lsu_req] (\ctrl_reg[lsu_req]_0 ),
        .\ctrl_reg[rf_wb_en] (\ctrl[rf_wb_en]_i_2_n_0 ),
        .\ctrl_reg[rf_wb_en]_0 (\ctrl[rf_wb_en]_i_4_n_0 ),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\dci_reg[data_reg][31] ),
        .\debug_mode_enable.debug_ctrl_reg[running] (\debug_mode_enable.debug_ctrl_reg[running]_0 ),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (\debug_mode_enable.debug_ctrl_reg[running]_1 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine[ir][12]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\execute_engine[ir][15]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][25]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][26]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine[ir][26]_i_2_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine[ir][7]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[ir][12] (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][15] (rdata_o),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\execute_engine_reg[ir][30] (\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .\execute_engine_reg[ir][30]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\fetch_engine_reg[pc][10] (\fetch_engine_reg[pc][10]_0 ),
        .\fetch_engine_reg[pc][11] (\fetch_engine_reg[pc][11]_0 ),
        .\fetch_engine_reg[pc][11]_0 (\fetch_engine_reg[pc][11]_1 ),
        .\fetch_engine_reg[pc][11]_1 (\fetch_engine_reg[pc][11]_2 ),
        .\fetch_engine_reg[pc][11]_2 (\fetch_engine_reg[pc][11]_3 ),
        .\fetch_engine_reg[pc][11]_3 (\fetch_engine_reg[pc][11]_4 ),
        .\fetch_engine_reg[pc][11]_4 (\fetch_engine_reg[pc][11]_5 ),
        .\fetch_engine_reg[pc][11]_5 (\fetch_engine_reg[pc][11]_6 ),
        .\fetch_engine_reg[pc][12] (\fetch_engine_reg[pc][12]_0 ),
        .\fetch_engine_reg[pc][12]_0 (\fetch_engine_reg[pc][12]_1 ),
        .\fetch_engine_reg[pc][14] (\fetch_engine_reg[pc][14]_0 ),
        .\fetch_engine_reg[pc][14]_0 (\fetch_engine_reg[pc][14]_1 ),
        .\fetch_engine_reg[pc][15] (\fetch_engine_reg[pc][15]_0 ),
        .\fetch_engine_reg[pc][16] (\fetch_engine_reg[pc][16]_0 ),
        .\fetch_engine_reg[pc][17] (\fetch_engine_reg[pc][17]_0 ),
        .\fetch_engine_reg[pc][17]_0 (\fetch_engine_reg[pc][17]_1 ),
        .\fetch_engine_reg[pc][17]_1 (\fetch_engine_reg[pc][17]_2 ),
        .\fetch_engine_reg[pc][17]_2 (\fetch_engine_reg[pc][17]_3 ),
        .\fetch_engine_reg[pc][2] (\fetch_engine_reg[pc][2]_0 ),
        .\fetch_engine_reg[pc][2]_0 (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2]_2 ),
        .\fetch_engine_reg[pc][2]_2 (\fetch_engine_reg[pc][2]_3 ),
        .\fetch_engine_reg[pc][2]_3 (\fetch_engine_reg[pc][2]_4 ),
        .\fetch_engine_reg[pc][2]_4 (\fetch_engine_reg[pc][2]_5 ),
        .\fetch_engine_reg[pc][3] (\fetch_engine_reg[pc][3]_0 ),
        .\fetch_engine_reg[pc][3]_0 (\fetch_engine_reg[pc][3]_1 ),
        .\fetch_engine_reg[pc][3]_1 (\fetch_engine_reg[pc][3]_2 ),
        .\fetch_engine_reg[pc][3]_2 (\fetch_engine_reg[pc][3]_3 ),
        .\fetch_engine_reg[pc][4] (\fetch_engine_reg[pc][4]_0 ),
        .\fetch_engine_reg[pc][4]_0 (\fetch_engine_reg[pc][4]_1 ),
        .\fetch_engine_reg[pc][5] (\fetch_engine_reg[pc][5]_0 ),
        .\fetch_engine_reg[pc][5]_0 (\fetch_engine_reg[pc][5]_1 ),
        .\fetch_engine_reg[pc][6] (\fetch_engine_reg[pc][6]_0 ),
        .\fetch_engine_reg[pc][6]_0 (\fetch_engine_reg[pc][6]_1 ),
        .\fetch_engine_reg[pc][6]_1 (\fetch_engine_reg[pc][6]_2 ),
        .\fetch_engine_reg[pc][7] (\fetch_engine_reg[pc][7]_0 ),
        .\fetch_engine_reg[pc][7]_0 (\fetch_engine_reg[pc][7]_1 ),
        .\fetch_engine_reg[pc][8] (D),
        .\fetch_engine_reg[pc][8]_0 (\fetch_engine_reg[pc][8]_0 ),
        .\fetch_engine_reg[pc][8]_1 (\fetch_engine_reg[pc][8]_1 ),
        .\fetch_engine_reg[pc][8]_2 (\fetch_engine_reg[pc][8]_2 ),
        .\fetch_engine_reg[pc][8]_3 (\fetch_engine_reg[pc][8]_3 ),
        .\fetch_engine_reg[pc][9] (\fetch_engine_reg[pc][9]_0 ),
        .\fetch_engine_reg[pc][9]_0 (\fetch_engine_reg[pc][9]_1 ),
        .\fetch_engine_reg[pc][9]_1 (\fetch_engine_reg[pc][9]_2 ),
        .\fetch_engine_reg[pc][9]_2 (\fetch_engine_reg[pc][9]_3 ),
        .\fetch_engine_reg[restart] (\prefetch_buffer[1].prefetch_buffer_inst_n_245 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\ipb[we] (\ipb[we] ),
        .irq_active_reg(irq_active_reg),
        .irq_active_reg_0(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .\irq_pending_reg[0] (\irq_pending_reg[0] ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_243 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 ({\prefetch_buffer[1].prefetch_buffer_inst_n_248 ,\prefetch_buffer[1].prefetch_buffer_inst_n_249 ,\prefetch_buffer[1].prefetch_buffer_inst_n_250 ,\prefetch_buffer[1].prefetch_buffer_inst_n_251 ,\prefetch_buffer[1].prefetch_buffer_inst_n_252 ,\prefetch_buffer[1].prefetch_buffer_inst_n_253 ,\prefetch_buffer[1].prefetch_buffer_inst_n_254 ,\prefetch_buffer[1].prefetch_buffer_inst_n_255 ,\prefetch_buffer[1].prefetch_buffer_inst_n_256 ,\prefetch_buffer[1].prefetch_buffer_inst_n_257 ,\prefetch_buffer[1].prefetch_buffer_inst_n_258 ,\prefetch_buffer[1].prefetch_buffer_inst_n_259 ,\prefetch_buffer[1].prefetch_buffer_inst_n_260 ,\prefetch_buffer[1].prefetch_buffer_inst_n_261 ,\prefetch_buffer[1].prefetch_buffer_inst_n_262 ,\prefetch_buffer[1].prefetch_buffer_inst_n_263 ,\prefetch_buffer[1].prefetch_buffer_inst_n_264 ,\prefetch_buffer[1].prefetch_buffer_inst_n_265 ,\prefetch_buffer[1].prefetch_buffer_inst_n_266 ,\prefetch_buffer[1].prefetch_buffer_inst_n_267 ,\prefetch_buffer[1].prefetch_buffer_inst_n_268 ,\prefetch_buffer[1].prefetch_buffer_inst_n_269 ,\prefetch_buffer[1].prefetch_buffer_inst_n_270 ,\prefetch_buffer[1].prefetch_buffer_inst_n_271 ,\prefetch_buffer[1].prefetch_buffer_inst_n_272 ,\prefetch_buffer[1].prefetch_buffer_inst_n_273 ,\prefetch_buffer[1].prefetch_buffer_inst_n_274 ,\prefetch_buffer[1].prefetch_buffer_inst_n_275 ,\prefetch_buffer[1].prefetch_buffer_inst_n_276 ,\prefetch_buffer[1].prefetch_buffer_inst_n_277 ,\prefetch_buffer[1].prefetch_buffer_inst_n_278 ,\prefetch_buffer[1].prefetch_buffer_inst_n_279 }),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_281 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_282 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_283 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\keeper_reg[busy] ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\fetch_engine[pc] ),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[31] ({\cpu_i_req[addr] ,\fetch_engine_reg[pc_n_0_][1] }),
        .\m_axi_araddr[31]_0 (\m_axi_araddr[31] [31:2]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_rready(m_axi_rready),
        .m_axi_rready_0(m_axi_rready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(m_axi_wvalid_0),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(misaligned),
        .\nclr_pending_reg[0] (\nclr_pending_reg[0] ),
        .p_0_in__0(p_0_in__0),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .pending_reg_0(pending_reg),
        .port_sel_reg(port_sel_reg),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_240 ),
        .\r_pnt_reg[1]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\trap_ctrl_reg[env_pending] (\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][4] (\prefetch_buffer[1].prefetch_buffer_inst_n_238 ),
        .\trap_ctrl_reg[exc_buf][5] (\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_241 ),
        .\w_pnt_reg[0]_2 (\w_pnt_reg[0]_0 ),
        .\w_pnt_reg[0]_3 (\w_pnt_reg[0]_1 ),
        .\w_pnt_reg[0]_4 (\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .\w_pnt_reg[0]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\w_pnt_reg[0]_6 (\m_axi_araddr[31]_INST_0_i_5_n_0 ),
        .\w_pnt_reg[0]_7 (\w_pnt_reg[0]_2 ),
        .\w_pnt_reg[0]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_2 ),
        .I1(\rdata_o_reg[30] ),
        .I2(Q[0]),
        .I3(\m_axi_araddr[31] [0]),
        .I4(\rdata_o_reg[30]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(Q[1]),
        .I1(arbiter_req_reg),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\execute_engine_reg[ir][13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\m_axi_araddr[31] [0]),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(Q[1]),
        .I1(arbiter_req_reg),
        .I2(\m_axi_araddr[31] [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_135_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_136 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_136_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_169_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I5(\ctrl[rf_zero_we] ),
        .O(\trap_ctrl_reg[exc_buf][1]_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_75_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_77_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_79_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_81_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_83_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_85_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_87_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_89_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_91_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_93_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_95_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_97_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_99_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_101_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_103_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_105_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_107_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_109_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_111_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_113_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_115_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_117_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_119_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_121_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_123_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_125_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_127_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_129_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_131_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_133_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_135_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEFFFF)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I1(p_3_in_1),
        .I2(p_4_in),
        .I3(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \trap_ctrl[cause][0]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_1_in),
        .I3(p_0_in53_in),
        .I4(p_2_in_0),
        .O(\trap_ctrl[cause][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\trap_ctrl[cause][1]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\trap_ctrl[cause][1]_i_4_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_16_in9_in),
        .I3(\trap_ctrl[cause][1]_i_5_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    \trap_ctrl[cause][1]_i_4 
       (.I0(p_1_in),
        .I1(p_0_in53_in),
        .I2(p_16_in),
        .I3(p_2_in_0),
        .I4(p_3_in_1),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][1]_i_5 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in6_in),
        .O(\trap_ctrl[cause][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(p_16_in9_in),
        .I4(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I5(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_6_in6_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_2_in54_in),
        .I1(p_0_in53_in),
        .I2(p_1_in),
        .I3(p_16_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_6_in),
        .I3(\trap_ctrl[cause][3]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(p_6_in6_in),
        .I5(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h22222220)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_11_in),
        .I3(p_12_in),
        .I4(p_6_in6_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_3 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I4(p_16_in),
        .O(\trap_ctrl[cause][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \trap_ctrl[cause][5]_i_1 
       (.I0(p_0_in53_in),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_0_in53_in),
        .I3(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I3(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3FF00000200)) 
    \trap_ctrl[env_entered]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .I5(\trap_ctrl_reg[env_entered]__0 ),
        .O(\trap_ctrl[env_entered]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEAEEEE)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl[env_pending] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \trap_ctrl[env_pending]_i_2 
       (.I0(\trap_ctrl[env_pending]_i_3_n_0 ),
        .I1(\trap_ctrl[env_pending]_i_4_n_0 ),
        .I2(\trap_ctrl[env_pending]_i_5_n_0 ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl[env_pending] ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    \trap_ctrl[env_pending]_i_3 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[env_entered]__0 ),
        .I3(p_0_in53_in),
        .I4(\ctrl_nxt[rf_zero_we] ),
        .O(\trap_ctrl[env_pending]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFD)) 
    \trap_ctrl[env_pending]_i_4 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\csr_reg[dcsr_step]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I4(p_0_in53_in),
        .I5(p_2_in54_in),
        .O(\trap_ctrl[env_pending]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \trap_ctrl[env_pending]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\prefetch_buffer[1].prefetch_buffer_inst_n_238 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(p_16_in),
        .O(\trap_ctrl[env_pending]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \trap_ctrl[exc_buf][10]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_16_in),
        .I2(\csr[tdata1_rd] [27]),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \trap_ctrl[exc_buf][10]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\ctrl[cpu_trap] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[exc_buf][10]_i_3 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .O(\trap_ctrl[exc_buf][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF700000CC0)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I2(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(cpu_debug),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5556)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_24_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\trap_ctrl[exc_buf][1]_i_25_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_26_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_27_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\trap_ctrl[exc_buf][1]_i_28_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][1] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][0] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0A0B0)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(Q[1]),
        .I4(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hD00D)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(Q[7]),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFFDFFFCFFF)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_29_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000111)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[we]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_30_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_31_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(\ctrl[ir_funct12] ),
        .I1(cpu_debug),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trap_ctrl[exc_buf][1]_i_24 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\trap_ctrl[exc_buf][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAE)) 
    \trap_ctrl[exc_buf][1]_i_25 
       (.I0(\trap_ctrl[exc_buf][1]_i_32_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_26 
       (.I0(\trap_ctrl[exc_buf][1]_i_33_n_0 ),
        .I1(\ctrl[rf_rd] [1]),
        .I2(Q[6]),
        .I3(\ctrl[rf_rd] [3]),
        .I4(\ctrl[rf_rd] [4]),
        .I5(\trap_ctrl[exc_buf][1]_i_34_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555444)) 
    \trap_ctrl[exc_buf][1]_i_27 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(cpu_debug),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFBEFFBE0000FF00)) 
    \trap_ctrl[exc_buf][1]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \trap_ctrl[exc_buf][1]_i_29 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h02020F0F02020F00)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \trap_ctrl[exc_buf][1]_i_30 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2AAA28888AA88)) 
    \trap_ctrl[exc_buf][1]_i_31 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_32 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_33 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_rd] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    \trap_ctrl[exc_buf][1]_i_34 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B00FFFF)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0000E0)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\csr_reg[we]_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0F4FFF0)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEE010001FF110055)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000202010000001)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4F4FF)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I1(Q[5]),
        .I2(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .I4(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \trap_ctrl[exc_buf][3]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5444555554445444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(arbiter_req_reg),
        .I2(misaligned),
        .I3(p_3_in_1),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in_0),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(arbiter_req_reg),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h55544444)) 
    \trap_ctrl[exc_buf][9]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I2(\csr_reg[dcsr_ebreakm]__0 ),
        .I3(cpu_debug),
        .I4(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \trap_ctrl[exc_buf][9]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I3(\csr_reg[mie_msi]__0 ),
        .O(p_55_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_32_in),
        .I3(p_31_in),
        .O(p_55_out[11]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \trap_ctrl[irq_buf][19]_i_1 
       (.I0(p_0_in53_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\dm_reg_reg[halt_req]__0 ),
        .I4(p_3_in_0),
        .O(p_55_out[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(p_16_in9_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_3_in39_in),
        .I3(\csr_reg[mie_mti]__0 ),
        .O(p_55_out[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \trap_ctrl[irq_buf][20]_i_1 
       (.I0(p_2_in54_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\csr_reg[dcsr_step]__0 ),
        .O(p_55_out[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_5_in43_in),
        .I3(\csr_reg[mie_mei]__0 ),
        .O(p_55_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_12_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_14_in56_in),
        .I3(p_13_in55_in),
        .O(p_55_out[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_11_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_17_in),
        .I3(p_16_in60_in),
        .O(p_55_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in28_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][5]_i_1_n_0 ),
        .Q(p_0_in23_in));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in151_in));
  FDCE \trap_ctrl_reg[env_entered] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_entered]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_entered]__0 ));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_1 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][10]_i_1_n_0 ),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[6]),
        .Q(p_3_in_1));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[7]),
        .Q(p_2_in_0));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[exc_buf][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][9]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][9] ));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[11]),
        .Q(p_6_in6_in));
  FDCE \trap_ctrl_reg[irq_buf][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[19]),
        .Q(p_0_in53_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[1]),
        .Q(p_16_in9_in));
  FDCE \trap_ctrl_reg[irq_buf][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[20]),
        .Q(p_2_in54_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(p_3_in39_in));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(p_5_in43_in));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in56_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \trigger_module_enable.hw_trigger_fired_i_1 
       (.I0(p_5_in),
        .I1(\csr[tdata1_rd] [2]),
        .I2(\issue_engine[ack]2 ),
        .I3(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [22]),
        .O(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \trigger_module_enable.hw_trigger_fired_i_2 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \trigger_module_enable.hw_trigger_fired_i_3 
       (.I0(\csr[tdata2][31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[5]),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trigger_module_enable.hw_trigger_fired_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ));
  FDCE \trigger_module_enable.hw_trigger_fired_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [22]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0]_0 ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_211_0 ,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_205_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0]_0 ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_211_0 ;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_205_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire \multiplier_core_serial.mul_reg[prod][0]_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_205_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_0 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_242_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_204_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_204_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\execute_engine_reg[ir] [2]),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\multiplier_core_serial.mul_reg[prod][0]_0 ),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_137 
       (.I0(\register_file_fpga.reg_file_reg_i_170_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\register_file_fpga.reg_file_reg_i_203_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(p_0_in[0]),
        .I3(\execute_engine_reg[ir] [1]),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(p_1_in0),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_203 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_203_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_204 
       (.CI(\register_file_fpga.reg_file_reg_i_205_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_204_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_204_n_2 ,\register_file_fpga.reg_file_reg_i_204_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_204_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_213_n_0 ,\register_file_fpga.reg_file_reg_i_214_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_205_n_0 ,\register_file_fpga.reg_file_reg_i_205_n_1 ,\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_215_n_0 ,\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 ,\register_file_fpga.reg_file_reg_i_218_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_219_n_0 ,\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 ,\register_file_fpga.reg_file_reg_i_222_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_223_n_0 ,\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 ,\register_file_fpga.reg_file_reg_i_226_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_227_n_0 ,\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 ,\register_file_fpga.reg_file_reg_i_230_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_231_n_0 ,\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 ,\register_file_fpga.reg_file_reg_i_234_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(\register_file_fpga.reg_file_reg_i_211_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_235_n_0 ,\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 ,\register_file_fpga.reg_file_reg_i_238_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_211 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_211_n_1 ,\register_file_fpga.reg_file_reg_i_211_n_2 ,\register_file_fpga.reg_file_reg_i_211_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_203_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_239_n_0 ,\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 ,\register_file_fpga.reg_file_reg_i_242_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_212 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_242 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_242_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_13 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_arready_0,
    \bus_req_o_reg[rw]_0 ,
    m_axi_wready_0,
    m_axi_awready_0,
    pending_reg,
    m_axi_bresp_0_sp_1,
    m_axi_rresp_0_sp_1,
    \bus_req_o_reg[data][0]_0 ,
    \bus_req_o_reg[data][31]_0 ,
    \keeper_reg[err] ,
    \main_rsp[ack] ,
    \keeper_reg[err]_0 ,
    m_axi_arvalid,
    m_axi_araddr,
    Q,
    \wb_core[err] ,
    pending_reg_0,
    \rdata_o_reg[31]_0 ,
    m_axi_wstrb,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    m_axi_arready,
    m_axi_arvalid_0,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_awready,
    \axi_ctrl_reg[wadr_received] ,
    port_sel_reg,
    pending_reg_1,
    \bus_rsp[err]0__5 ,
    pending,
    \irq_enable_reg[0] ,
    \iodev_req[12][stb] ,
    p_3_in,
    \main_rsp[err] ,
    \arbiter_reg[state] ,
    \FSM_onehot_arbiter_reg[state][1] ,
    \FSM_onehot_arbiter_reg[state][1]_0 ,
    bus_rw_reg,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    pending_i_4,
    \arbiter_reg[a_req]__0 ,
    \ctrl[lsu_req] ,
    D,
    \main_rsp[data] ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \mar_reg[31]_0 ,
    \bus_req_o_reg[data][31]_1 ,
    \bus_req_o_reg[ben][3]_0 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_arready_0;
  output \bus_req_o_reg[rw]_0 ;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output pending_reg;
  output m_axi_bresp_0_sp_1;
  output m_axi_rresp_0_sp_1;
  output \bus_req_o_reg[data][0]_0 ;
  output [31:0]\bus_req_o_reg[data][31]_0 ;
  output \keeper_reg[err] ;
  output \main_rsp[ack] ;
  output \keeper_reg[err]_0 ;
  output m_axi_arvalid;
  output [1:0]m_axi_araddr;
  output [31:0]Q;
  output \wb_core[err] ;
  output pending_reg_0;
  output [31:0]\rdata_o_reg[31]_0 ;
  output [3:0]m_axi_wstrb;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input m_axi_arready;
  input m_axi_arvalid_0;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_awready;
  input \axi_ctrl_reg[wadr_received] ;
  input port_sel_reg;
  input pending_reg_1;
  input \bus_rsp[err]0__5 ;
  input pending;
  input \irq_enable_reg[0] ;
  input \iodev_req[12][stb] ;
  input [0:0]p_3_in;
  input \main_rsp[err] ;
  input [1:0]\arbiter_reg[state] ;
  input \FSM_onehot_arbiter_reg[state][1] ;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;
  input bus_rw_reg;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_i_4;
  input \arbiter_reg[a_req]__0 ;
  input \ctrl[lsu_req] ;
  input [13:0]D;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input [31:0]\mar_reg[31]_0 ;
  input [31:0]\bus_req_o_reg[data][31]_1 ;
  input [3:0]\bus_req_o_reg[ben][3]_0 ;

  wire [13:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][1] ;
  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire [31:0]Q;
  wire arbiter_err;
  wire \arbiter_reg[a_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_1 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_rsp[err]0__5 ;
  wire bus_rw_reg;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire \iodev_req[12][stb] ;
  wire \irq_enable_reg[0] ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire [1:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_arvalid_0;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_0_sn_1;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [31:0]\mar_reg[31]_0 ;
  wire misaligned;
  wire misaligned_reg_0;
  wire [31:0]p_0_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_i_4;
  wire pending_reg;
  wire pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_4_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[7]_0 ;
  wire rstn_sys;
  wire \wb_core[err] ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  assign m_axi_rresp_0_sp_1 = m_axi_rresp_0_sn_1;
  LUT6 #(
    .INIT(64'h0003000300008888)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ),
        .I1(pending_reg_1),
        .I2(\main_rsp[err] ),
        .I3(\main_rsp[ack] ),
        .I4(\arbiter_reg[state] [1]),
        .I5(\arbiter_reg[state] [0]),
        .O(\keeper_reg[err] ));
  LUT6 #(
    .INIT(64'h0003000000034444)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ),
        .I1(pending_reg_1),
        .I2(\main_rsp[err] ),
        .I3(\main_rsp[ack] ),
        .I4(\arbiter_reg[state] [1]),
        .I5(\arbiter_reg[state] [0]),
        .O(\keeper_reg[err]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(misaligned),
        .I2(\ctrl[lsu_req] ),
        .O(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ));
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_arready),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  LUT4 #(
    .INIT(16'hF080)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(m_axi_awready),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[wadr_received] ),
        .O(m_axi_awready_0));
  LUT4 #(
    .INIT(16'hF080)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(m_axi_wready),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [0]),
        .Q(\bus_req_o_reg[data][31]_0 [0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [10]),
        .Q(\bus_req_o_reg[data][31]_0 [10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [11]),
        .Q(\bus_req_o_reg[data][31]_0 [11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [12]),
        .Q(\bus_req_o_reg[data][31]_0 [12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [13]),
        .Q(\bus_req_o_reg[data][31]_0 [13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [14]),
        .Q(\bus_req_o_reg[data][31]_0 [14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [15]),
        .Q(\bus_req_o_reg[data][31]_0 [15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [16]),
        .Q(\bus_req_o_reg[data][31]_0 [16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [17]),
        .Q(\bus_req_o_reg[data][31]_0 [17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [18]),
        .Q(\bus_req_o_reg[data][31]_0 [18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [19]),
        .Q(\bus_req_o_reg[data][31]_0 [19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [1]),
        .Q(\bus_req_o_reg[data][31]_0 [1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [20]),
        .Q(\bus_req_o_reg[data][31]_0 [20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [21]),
        .Q(\bus_req_o_reg[data][31]_0 [21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [22]),
        .Q(\bus_req_o_reg[data][31]_0 [22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [23]),
        .Q(\bus_req_o_reg[data][31]_0 [23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [24]),
        .Q(\bus_req_o_reg[data][31]_0 [24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [25]),
        .Q(\bus_req_o_reg[data][31]_0 [25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [26]),
        .Q(\bus_req_o_reg[data][31]_0 [26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [27]),
        .Q(\bus_req_o_reg[data][31]_0 [27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [28]),
        .Q(\bus_req_o_reg[data][31]_0 [28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [29]),
        .Q(\bus_req_o_reg[data][31]_0 [29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [2]),
        .Q(\bus_req_o_reg[data][31]_0 [2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [30]),
        .Q(\bus_req_o_reg[data][31]_0 [30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [31]),
        .Q(\bus_req_o_reg[data][31]_0 [31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [3]),
        .Q(\bus_req_o_reg[data][31]_0 [3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [4]),
        .Q(\bus_req_o_reg[data][31]_0 [4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [5]),
        .Q(\bus_req_o_reg[data][31]_0 [5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [6]),
        .Q(\bus_req_o_reg[data][31]_0 [6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [7]),
        .Q(\bus_req_o_reg[data][31]_0 [7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [8]),
        .Q(\bus_req_o_reg[data][31]_0 [8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [9]),
        .Q(\bus_req_o_reg[data][31]_0 [9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \irq_enable[0]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [0]),
        .I1(\irq_enable_reg[0] ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\iodev_req[12][stb] ),
        .I4(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  LUT6 #(
    .INIT(64'hE0FFE000E000E000)) 
    \keeper[err]_i_5 
       (.I0(m_axi_bresp[1]),
        .I1(m_axi_bresp[0]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_i_4),
        .I5(m_axi_rvalid),
        .O(\wb_core[err] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(Q[0]),
        .I1(bus_rw_reg),
        .O(m_axi_araddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(Q[1]),
        .I1(bus_rw_reg),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h10)) 
    m_axi_arvalid_INST_0
       (.I0(\axi_ctrl_reg[radr_received] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(\cpu_d_req[rw] ),
        .I1(bus_rw_reg),
        .O(\bus_req_o_reg[rw]_0 ));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [0]),
        .Q(Q[0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [10]),
        .Q(Q[10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [11]),
        .Q(Q[11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [12]),
        .Q(Q[12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [13]),
        .Q(Q[13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [14]),
        .Q(Q[14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [15]),
        .Q(Q[15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [16]),
        .Q(Q[16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [17]),
        .Q(Q[17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [18]),
        .Q(Q[18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [19]),
        .Q(Q[19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [1]),
        .Q(Q[1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [20]),
        .Q(Q[20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [21]),
        .Q(Q[21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [22]),
        .Q(Q[22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [23]),
        .Q(Q[23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [24]),
        .Q(Q[24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [25]),
        .Q(Q[25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [26]),
        .Q(Q[26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [27]),
        .Q(Q[27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [28]),
        .Q(Q[28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [29]),
        .Q(Q[29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [2]),
        .Q(Q[2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [30]),
        .Q(Q[30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [31]),
        .Q(Q[31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [3]),
        .Q(Q[3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [4]),
        .Q(Q[4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [5]),
        .Q(Q[5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [6]),
        .Q(Q[6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [7]),
        .Q(Q[7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [8]),
        .Q(Q[8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [9]),
        .Q(Q[9]));
  LUT3 #(
    .INIT(8'hC8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(m_axi_rresp_0_sn_1),
        .I1(pending),
        .I2(m_axi_bresp_0_sn_1),
        .O(pending_reg_0));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  LUT6 #(
    .INIT(64'h00000055C0C0C0C0)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(port_sel_reg),
        .I2(pending_reg_1),
        .I3(m_axi_rresp_0_sn_1),
        .I4(\bus_rsp[err]0__5 ),
        .I5(pending),
        .O(pending_reg));
  LUT4 #(
    .INIT(16'h1000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(m_axi_bresp_0_sn_1));
  LUT4 #(
    .INIT(16'h0010)) 
    pending_i_3
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .I2(m_axi_rvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(m_axi_rresp_0_sn_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[23]_0 ),
        .I1(Q[0]),
        .I2(\rdata_o_reg[15]_0 [0]),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o_reg[23]_1 ),
        .O(\rdata_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(Q[1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 [1]),
        .I3(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_4 
       (.I0(Q[1]),
        .I1(\rdata_o_reg[15]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 [1]),
        .O(\rdata_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\main_rsp[data] [31]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[15]_0 [0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_5_n_0 ),
        .I5(\rdata_o[15]_i_3_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[14]_i_4_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[31]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(Q[1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(Q[1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o[31]_i_5_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(Q[0]),
        .I1(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[31]_i_5 
       (.I0(\main_rsp[data] [7]),
        .I1(Q[1]),
        .I2(\main_rsp[data] [23]),
        .I3(\rdata_o_reg[15]_0 [0]),
        .I4(Q[0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(Q[0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 [1]),
        .I4(Q[1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(Q[1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 [1]),
        .I3(Q[0]),
        .I4(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAEAAA)) 
    \w_pnt[0]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][1] ),
        .I1(pending),
        .I2(m_axi_rresp_0_sn_1),
        .I3(m_axi_arvalid_0),
        .I4(m_axi_bresp_0_sn_1),
        .I5(\FSM_onehot_arbiter_reg[state][1]_0 ),
        .O(\main_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    \register_file_fpga.reg_file_reg_12 ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output [0:0]\register_file_fpga.reg_file_reg_1 ;
  output \register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [6:0]Q;
  input [31:0]DIADI;
  input [0:0]\register_file_fpga.reg_file_reg_12 ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 ;
  wire [2:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire [0:0]\register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_11 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_15 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_24 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_29 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_42 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_7 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_8 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_13 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_28_n_0 ,\FSM_sequential_execute_engine[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 ,\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 ,\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_27 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_41_n_0 ,\FSM_sequential_execute_engine[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 ,\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_4 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_7_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_40 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 ,\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 ,\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_5 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 ,\FSM_sequential_execute_engine[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine[state][1]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_14_n_0 ,\FSM_sequential_execute_engine[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 ,\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_9 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_23_n_0 ,\FSM_sequential_execute_engine[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(Q[1]),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(Q[1]),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(Q[1]),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(Q[1]),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(Q[1]),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(Q[1]),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(Q[1]),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(Q[1]),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(Q[1]),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(Q[1]),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(Q[1]),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(Q[1]),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(Q[1]),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(Q[1]),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(Q[1]),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[6:2],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm
   (\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ,
    \dmi_rsp[ack] ,
    \dm_ctrl_reg[hart_resume_req]_0 ,
    \iodev_rsp[0][ack] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    p_3_in,
    \dm_ctrl_reg[hart_halted]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ,
    Q,
    \dci_reg[data_reg][25]_0 ,
    \dm_reg_reg[progbuf][1][31]_0 ,
    \dm_reg_reg[progbuf][1][2]_0 ,
    \dm_reg_reg[progbuf][0][31]_0 ,
    \dm_reg_reg[progbuf][1][15]_0 ,
    \dm_reg_reg[progbuf][1][17]_0 ,
    \dm_reg_reg[progbuf][1][19]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_1 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_2 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_3 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_4 ,
    \dm_ctrl_reg[ldsw_progbuf][24]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][23]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][22]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][21]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][20]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][13]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][11]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][10]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][9]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][8]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][7]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][5]_0 ,
    \dm_reg_reg[progbuf][0][4]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][1]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][1]_1 ,
    \dm_reg_reg[progbuf][1][6]_0 ,
    \dci[data_we] ,
    \dmi_ctrl_reg[op][0] ,
    \FSM_sequential_dm_ctrl_reg[state][0]_0 ,
    \dm_ctrl[busy]__1 ,
    D,
    \dm_ctrl_reg[cmderr][2]_0 ,
    \dmi_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_ext,
    \dci[halt_ack] ,
    \dci[resume_ack] ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[autoexec_rd] ,
    \dm_reg[autoexec_wr] ,
    \dci[execute_ack] ,
    \dci[exception_ack] ,
    \dm_reg[wr_acc_err] ,
    \dm_reg[clr_acc_err]11_out ,
    \dmi_rsp_o_reg[ack]0 ,
    p_21_in,
    \dm_reg_reg[dmcontrol_dmactive]_0 ,
    \dm_reg_reg[dmcontrol_ndmreset]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]_0 ,
    \dm_reg_reg[halt_req]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ,
    addr,
    rden__0,
    \bus_rsp_o_reg[data][25]_0 ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][27]_0 ,
    \bus_rsp_o_reg[data][15]_1 ,
    \bus_rsp_o_reg[data][10]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \dmi_rsp_o_reg[data][13]_0 ,
    \dmi_rsp_o_reg[data][13]_1 ,
    dmi_wren__1,
    \FSM_sequential_dm_ctrl[state][2]_i_4_0 ,
    \FSM_sequential_dm_ctrl[state][2]_i_4_1 ,
    \dm_reg_reg[rd_acc_err]_0 ,
    \dci_reg[data_reg][0]_0 ,
    \dm_reg[rd_acc_err]0__1 ,
    \generators.rstn_sys_sreg_reg[3] ,
    E,
    \dm_reg_reg[command][31]_0 ,
    \dci_reg[data_reg][31]_0 ,
    \dci_reg[data_reg][31]_1 ,
    \dmi_rsp_o_reg[data][31]_1 ,
    \dm_reg_reg[progbuf][1][31]_1 ,
    \dm_reg_reg[progbuf][0][31]_1 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  output \dmi_rsp[ack] ;
  output [0:0]\dm_ctrl_reg[hart_resume_req]_0 ;
  output \iodev_rsp[0][ack] ;
  output \dm_ctrl_reg[pbuf_en]__0 ;
  output [1:0]p_3_in;
  output \dm_ctrl_reg[hart_halted]_0 ;
  output \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  output \dm_ctrl_reg[hart_resume_ack]__0 ;
  output \dm_reg_reg[halt_req]__0 ;
  output p_0_in22_in;
  output \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  output [31:0]Q;
  output \dci_reg[data_reg][25]_0 ;
  output [5:0]\dm_reg_reg[progbuf][1][31]_0 ;
  output \dm_reg_reg[progbuf][1][2]_0 ;
  output [6:0]\dm_reg_reg[progbuf][0][31]_0 ;
  output \dm_reg_reg[progbuf][1][15]_0 ;
  output \dm_reg_reg[progbuf][1][17]_0 ;
  output \dm_reg_reg[progbuf][1][19]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  output [0:0]\dm_ctrl_reg[ldsw_progbuf][31]_1 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_2 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_3 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_4 ;
  output \dm_ctrl_reg[ldsw_progbuf][24]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][23]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][22]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][21]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][13]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][11]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][10]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][9]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][8]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][7]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][5]_0 ;
  output \dm_reg_reg[progbuf][0][4]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][1]_1 ;
  output \dm_reg_reg[progbuf][1][6]_0 ;
  output \dci[data_we] ;
  output \dmi_ctrl_reg[op][0] ;
  output \FSM_sequential_dm_ctrl_reg[state][0]_0 ;
  output \dm_ctrl[busy]__1 ;
  output [3:0]D;
  output [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  output [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_ext;
  input \dci[halt_ack] ;
  input \dci[resume_ack] ;
  input \dm_reg[resume_req]3_out ;
  input \dm_reg[reset_ack]2_out ;
  input \dm_reg[autoexec_rd] ;
  input \dm_reg[autoexec_wr] ;
  input \dci[execute_ack] ;
  input \dci[exception_ack] ;
  input \dm_reg[wr_acc_err] ;
  input \dm_reg[clr_acc_err]11_out ;
  input \dmi_rsp_o_reg[ack]0 ;
  input p_21_in;
  input \dm_reg_reg[dmcontrol_dmactive]_0 ;
  input \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  input \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  input \dm_reg_reg[halt_req]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  input [3:0]addr;
  input rden__0;
  input \bus_rsp_o_reg[data][25]_0 ;
  input [1:0]\bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input [1:0]\bus_rsp_o_reg[data][27]_0 ;
  input \bus_rsp_o_reg[data][15]_1 ;
  input [1:0]\bus_rsp_o_reg[data][10]_0 ;
  input [0:0]\bus_rsp_o_reg[data][4]_0 ;
  input \dmi_rsp_o_reg[data][13]_0 ;
  input [2:0]\dmi_rsp_o_reg[data][13]_1 ;
  input dmi_wren__1;
  input \FSM_sequential_dm_ctrl[state][2]_i_4_0 ;
  input \FSM_sequential_dm_ctrl[state][2]_i_4_1 ;
  input [1:0]\dm_reg_reg[rd_acc_err]_0 ;
  input \dci_reg[data_reg][0]_0 ;
  input \dm_reg[rd_acc_err]0__1 ;
  input [2:0]\generators.rstn_sys_sreg_reg[3] ;
  input [0:0]E;
  input [31:0]\dm_reg_reg[command][31]_0 ;
  input [0:0]\dci_reg[data_reg][31]_0 ;
  input [31:0]\dci_reg[data_reg][31]_1 ;
  input [28:0]\dmi_rsp_o_reg[data][31]_1 ;
  input [0:0]\dm_reg_reg[progbuf][1][31]_1 ;
  input [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  input [30:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ;
  wire \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_1 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ;
  wire \FSM_sequential_dm_ctrl_reg[state][0]_0 ;
  wire [31:0]Q;
  wire [3:0]addr;
  wire \bus_rsp_o[data][16]_i_1_n_0 ;
  wire \bus_rsp_o[data][16]_i_2_n_0 ;
  wire [1:0]\bus_rsp_o_reg[data][10]_0 ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][15]_1 ;
  wire [1:0]\bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][25]_0 ;
  wire [1:0]\bus_rsp_o_reg[data][27]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [30:0]\bus_rsp_o_reg[data][31]_1 ;
  wire [0:0]\bus_rsp_o_reg[data][4]_0 ;
  wire clk;
  wire [16:16]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[execute_req]0_out ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire \dci_reg[data_reg][0]_0 ;
  wire \dci_reg[data_reg][25]_0 ;
  wire [0:0]\dci_reg[data_reg][31]_0 ;
  wire [31:0]\dci_reg[data_reg][31]_1 ;
  wire \dci_reg[exception_ack_n_0_] ;
  wire \dci_reg[execute_ack_n_0_] ;
  wire \dci_reg[halt_ack]__0 ;
  wire \dci_reg[resume_ack]__0 ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_2_n_0 ;
  wire \dm_ctrl[cmderr][2]_i_1_n_0 ;
  wire \dm_ctrl[hart_halted]_i_1_n_0 ;
  wire \dm_ctrl[hart_reset]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_ack]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_req]_i_1_n_0 ;
  wire \dm_ctrl[illegal_cmd]10_out ;
  wire \dm_ctrl[illegal_state]4_out ;
  wire \dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ;
  wire [31:4]\dm_ctrl[ldsw_progbuf]__0 ;
  wire \dm_ctrl[pbuf_en] ;
  wire \dm_ctrl[state]1__23 ;
  wire [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  wire \dm_ctrl_reg[hart_halted]_0 ;
  wire \dm_ctrl_reg[hart_reset]__0 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [0:0]\dm_ctrl_reg[hart_resume_req]_0 ;
  wire \dm_ctrl_reg[illegal_cmd_n_0_] ;
  wire \dm_ctrl_reg[illegal_state_n_0_] ;
  wire [24:1]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[ldsw_progbuf][10]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][11]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][13]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][1]_1 ;
  wire \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][21]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][22]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][23]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][24]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  wire [0:0]\dm_ctrl_reg[ldsw_progbuf][31]_1 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_2 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_3 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_4 ;
  wire \dm_ctrl_reg[ldsw_progbuf][5]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][7]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][8]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][9]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire [2:0]\dm_ctrl_reg[state] ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[rd_acc_err] ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  wire \dm_reg_reg[autoexec_rd]__0 ;
  wire \dm_reg_reg[autoexec_wr]__0 ;
  wire \dm_reg_reg[clr_acc_err_n_0_] ;
  wire [31:0]\dm_reg_reg[command][31]_0 ;
  wire \dm_reg_reg[command_n_0_][0] ;
  wire \dm_reg_reg[command_n_0_][10] ;
  wire \dm_reg_reg[command_n_0_][11] ;
  wire \dm_reg_reg[command_n_0_][12] ;
  wire \dm_reg_reg[command_n_0_][13] ;
  wire \dm_reg_reg[command_n_0_][14] ;
  wire \dm_reg_reg[command_n_0_][15] ;
  wire \dm_reg_reg[command_n_0_][16] ;
  wire \dm_reg_reg[command_n_0_][17] ;
  wire \dm_reg_reg[command_n_0_][18] ;
  wire \dm_reg_reg[command_n_0_][19] ;
  wire \dm_reg_reg[command_n_0_][1] ;
  wire \dm_reg_reg[command_n_0_][20] ;
  wire \dm_reg_reg[command_n_0_][21] ;
  wire \dm_reg_reg[command_n_0_][22] ;
  wire \dm_reg_reg[command_n_0_][24] ;
  wire \dm_reg_reg[command_n_0_][25] ;
  wire \dm_reg_reg[command_n_0_][26] ;
  wire \dm_reg_reg[command_n_0_][27] ;
  wire \dm_reg_reg[command_n_0_][28] ;
  wire \dm_reg_reg[command_n_0_][29] ;
  wire \dm_reg_reg[command_n_0_][2] ;
  wire \dm_reg_reg[command_n_0_][30] ;
  wire \dm_reg_reg[command_n_0_][31] ;
  wire \dm_reg_reg[command_n_0_][3] ;
  wire \dm_reg_reg[command_n_0_][4] ;
  wire \dm_reg_reg[command_n_0_][5] ;
  wire \dm_reg_reg[command_n_0_][6] ;
  wire \dm_reg_reg[command_n_0_][7] ;
  wire \dm_reg_reg[command_n_0_][8] ;
  wire \dm_reg_reg[command_n_0_][9] ;
  wire \dm_reg_reg[dmcontrol_dmactive]_0 ;
  wire \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  wire \dm_reg_reg[halt_req]_0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [6:0]\dm_reg_reg[progbuf][0][31]_0 ;
  wire [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  wire \dm_reg_reg[progbuf][0][4]_0 ;
  wire [30:0]\dm_reg_reg[progbuf][0]_1 ;
  wire \dm_reg_reg[progbuf][1][15]_0 ;
  wire \dm_reg_reg[progbuf][1][17]_0 ;
  wire \dm_reg_reg[progbuf][1][19]_0 ;
  wire \dm_reg_reg[progbuf][1][2]_0 ;
  wire [5:0]\dm_reg_reg[progbuf][1][31]_0 ;
  wire [0:0]\dm_reg_reg[progbuf][1][31]_1 ;
  wire \dm_reg_reg[progbuf][1][6]_0 ;
  wire [30:0]\dm_reg_reg[progbuf][1]_0 ;
  wire [1:0]\dm_reg_reg[rd_acc_err]_0 ;
  wire \dm_reg_reg[rd_acc_err]__0 ;
  wire \dm_reg_reg[reset_ack_n_0_] ;
  wire \dm_reg_reg[resume_req]__0 ;
  wire \dm_reg_reg[wr_acc_err]__0 ;
  wire \dmi_ctrl_reg[op][0] ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][13]_i_1_n_0 ;
  wire \dmi_rsp_o[data][18]_i_1_n_0 ;
  wire \dmi_rsp_o[data][19]_i_1_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire \dmi_rsp_o_reg[data][13]_0 ;
  wire [2:0]\dmi_rsp_o_reg[data][13]_1 ;
  wire [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  wire [28:0]\dmi_rsp_o_reg[data][31]_1 ;
  wire dmi_wren__1;
  wire [2:0]\generators.rstn_sys_sreg_reg[3] ;
  wire \iodev_rsp[0][ack] ;
  wire p_0_in22_in;
  wire p_21_in;
  wire [1:0]p_3_in;
  wire p_4_in;
  wire rden__0;
  wire rstn_ext;

  LUT4 #(
    .INIT(16'hFF5D)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[clr_acc_err_n_0_] ),
        .I2(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I3(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_2 
       (.I0(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I1(p_3_in[0]),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_3 
       (.I0(\dci_reg[exception_ack_n_0_] ),
        .I1(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I2(\dm_reg_reg[rd_acc_err]__0 ),
        .I3(\dm_reg_reg[wr_acc_err]__0 ),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I5(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00001,iSTATE0:00010,iSTATE1:00100,iSTATE2:10000,iSTATE3:01000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .D(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ),
        .PRE(rstn_ext),
        .Q(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ));
  LUT6 #(
    .INIT(64'h0111FFFF55550000)) 
    \FSM_sequential_dm_ctrl[state][0]_i_1 
       (.I0(\FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(\dm_ctrl_reg[hart_halted]_0 ),
        .I3(\dm_ctrl[state]1__23 ),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I5(\dm_ctrl_reg[state] [0]),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_dm_ctrl[state][0]_i_2 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(p_3_in[0]),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_sequential_dm_ctrl[state][0]_i_3 
       (.I0(\FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ),
        .I1(\dm_reg_reg[command_n_0_][19] ),
        .I2(\dm_reg_reg[command_n_0_][21] ),
        .I3(\dm_reg_reg[command_n_0_][20] ),
        .I4(\FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ),
        .I5(\FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ),
        .O(\dm_ctrl[state]1__23 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_4 
       (.I0(\dm_reg_reg[command_n_0_][26] ),
        .I1(\dm_reg_reg[command_n_0_][27] ),
        .I2(\dm_reg_reg[command_n_0_][28] ),
        .I3(\dm_reg_reg[command_n_0_][29] ),
        .I4(\dm_reg_reg[command_n_0_][31] ),
        .I5(\dm_reg_reg[command_n_0_][30] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_5 
       (.I0(\dm_reg_reg[command_n_0_][25] ),
        .I1(\dm_reg_reg[command_n_0_][24] ),
        .I2(p_4_in),
        .I3(\dm_reg_reg[command_n_0_][22] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \FSM_sequential_dm_ctrl[state][0]_i_6 
       (.I0(\dm_reg_reg[command_n_0_][7] ),
        .I1(\dm_reg_reg[command_n_0_][6] ),
        .I2(\dm_reg_reg[command_n_0_][5] ),
        .I3(\FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ),
        .I4(\FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ),
        .I5(\dm_reg_reg[command_n_0_][17] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_sequential_dm_ctrl[state][0]_i_7 
       (.I0(\dm_reg_reg[command_n_0_][15] ),
        .I1(\dm_reg_reg[command_n_0_][14] ),
        .I2(\dm_reg_reg[command_n_0_][13] ),
        .I3(\dm_reg_reg[command_n_0_][12] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_8 
       (.I0(\dm_reg_reg[command_n_0_][11] ),
        .I1(\dm_reg_reg[command_n_0_][10] ),
        .I2(\dm_reg_reg[command_n_0_][9] ),
        .I3(\dm_reg_reg[command_n_0_][8] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h03FF2000)) 
    \FSM_sequential_dm_ctrl[state][1]_i_1 
       (.I0(\dm_ctrl_reg[hart_halted]_0 ),
        .I1(\FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I4(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    \FSM_sequential_dm_ctrl[state][1]_i_2 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl[state]1__23 ),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dm_ctrl[state][2]_i_1 
       (.I0(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ),
        .I1(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I2(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \FSM_sequential_dm_ctrl[state][2]_i_2 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl_reg[hart_halted]_0 ),
        .I5(\dm_ctrl[state]1__23 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \FSM_sequential_dm_ctrl[state][2]_i_3 
       (.I0(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ),
        .I1(p_3_in[0]),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440044F0F000F0)) 
    \FSM_sequential_dm_ctrl[state][2]_i_4 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dci_reg[halt_ack]__0 ),
        .I2(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ),
        .I3(\dm_ctrl_reg[state] [0]),
        .I4(\dci_reg[execute_ack_n_0_] ),
        .I5(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF32FFFFFF32FF32)) 
    \FSM_sequential_dm_ctrl[state][2]_i_5 
       (.I0(\dm_reg_reg[autoexec_wr]__0 ),
        .I1(dmi_wren__1),
        .I2(\dm_reg_reg[autoexec_rd]__0 ),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_4_0 ),
        .I5(\FSM_sequential_dm_ctrl[state][2]_i_4_1 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [0]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [1]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [2]));
  LUT6 #(
    .INIT(64'hFFFFEE2ECFCFEE2E)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I1(addr[0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\dm_reg_reg[progbuf][0]_1 [0]),
        .I4(addr[1]),
        .I5(\dm_reg_reg[progbuf][1]_0 [0]),
        .O(\dm_ctrl_reg[ldsw_progbuf][1]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][10]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [10]),
        .I1(\dm_reg_reg[progbuf][0]_1 [10]),
        .I2(\dm_reg_reg[progbuf][1]_0 [10]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][10]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [11]),
        .I1(\dm_reg_reg[progbuf][0]_1 [11]),
        .I2(\dm_reg_reg[progbuf][1]_0 [11]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][11]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][13]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [13]),
        .I1(\dm_reg_reg[progbuf][0]_1 [13]),
        .I2(\dm_reg_reg[progbuf][1]_0 [13]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][13]_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [15]),
        .I1(\dm_reg_reg[progbuf][0]_1 [15]),
        .I2(\bus_rsp_o_reg[data][27]_0 [1]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][15]_0 ));
  LUT6 #(
    .INIT(64'hEEF0CC0000000000)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(data2),
        .I1(\bus_rsp_o[data][16]_i_2_n_0 ),
        .I2(Q[16]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(rden__0),
        .O(\bus_rsp_o[data][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008C00800)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [16]),
        .I1(\dm_ctrl_reg[pbuf_en]__0 ),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\bus_rsp_o_reg[data][27]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [16]),
        .I5(addr[3]),
        .O(\bus_rsp_o[data][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [17]),
        .I1(\dm_reg_reg[progbuf][0]_1 [17]),
        .I2(\bus_rsp_o_reg[data][27]_0 [1]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][17]_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [19]),
        .I1(\dm_reg_reg[progbuf][0]_1 [19]),
        .I2(\bus_rsp_o_reg[data][19]_0 [1]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEE2ECFCFEE2E)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I1(\bus_rsp_o_reg[data][19]_0 [0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\dm_reg_reg[progbuf][0]_1 [1]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_reg_reg[progbuf][1]_0 [1]),
        .O(\dm_ctrl_reg[ldsw_progbuf][1]_1 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AF00AF00A)) 
    \bus_rsp_o[data][20]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [20]),
        .I1(\dm_reg_reg[progbuf][1]_0 [20]),
        .I2(\bus_rsp_o_reg[data][27]_0 [0]),
        .I3(\bus_rsp_o_reg[data][27]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [20]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][20]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][21]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [21]),
        .I1(\dm_reg_reg[progbuf][0]_1 [21]),
        .I2(\dm_reg_reg[progbuf][1]_0 [21]),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][21]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [22]),
        .I1(\dm_reg_reg[progbuf][0]_1 [22]),
        .I2(\dm_reg_reg[progbuf][1]_0 [22]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][22]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [23]),
        .I1(\dm_reg_reg[progbuf][0]_1 [23]),
        .I2(\dm_reg_reg[progbuf][1]_0 [23]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][23]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][24]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [24]),
        .I1(\dm_reg_reg[progbuf][0]_1 [24]),
        .I2(\dm_reg_reg[progbuf][1]_0 [24]),
        .I3(\bus_rsp_o_reg[data][27]_0 [0]),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][24]_0 ));
  LUT6 #(
    .INIT(64'h0000C000AAAA0000)) 
    \bus_rsp_o[data][25]_i_3 
       (.I0(Q[25]),
        .I1(\dm_reg_reg[progbuf][1]_0 [25]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][25]_0 ),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\dci_reg[data_reg][25]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][27]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [27]),
        .I2(\dm_reg_reg[progbuf][1]_0 [27]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [28]),
        .I2(\dm_reg_reg[progbuf][1]_0 [28]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_2 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [29]),
        .I2(\dm_reg_reg[progbuf][1]_0 [29]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_3 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][2]_i_3 
       (.I0(\dm_reg_reg[progbuf][1]_0 [2]),
        .I1(\dm_reg_reg[progbuf][0]_1 [2]),
        .I2(\bus_rsp_o_reg[data][19]_0 [1]),
        .I3(\bus_rsp_o_reg[data][19]_0 [0]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][2]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][30]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [30]),
        .I2(\dm_reg_reg[progbuf][1]_0 [30]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_4 ));
  LUT6 #(
    .INIT(64'hFACFFAC0FFFFFFF0)) 
    \bus_rsp_o[data][4]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [4]),
        .I1(\dm_reg_reg[progbuf][1]_0 [4]),
        .I2(\bus_rsp_o_reg[data][4]_0 ),
        .I3(\bus_rsp_o_reg[data][19]_0 [0]),
        .I4(\dm_ctrl_reg[ldsw_progbuf] [4]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_reg_reg[progbuf][0][4]_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AF00AF00A)) 
    \bus_rsp_o[data][5]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [5]),
        .I1(\dm_reg_reg[progbuf][1]_0 [5]),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\bus_rsp_o_reg[data][10]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [5]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][5]_0 ));
  LUT5 #(
    .INIT(32'hF8A0A8A0)) 
    \bus_rsp_o[data][6]_i_3 
       (.I0(\bus_rsp_o_reg[data][10]_0 [1]),
        .I1(\dm_reg_reg[progbuf][1]_0 [6]),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\dm_ctrl_reg[pbuf_en]__0 ),
        .I4(\dm_reg_reg[progbuf][0]_1 [6]),
        .O(\dm_reg_reg[progbuf][1][6]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][7]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [7]),
        .I1(\dm_reg_reg[progbuf][0]_1 [7]),
        .I2(\dm_reg_reg[progbuf][1]_0 [7]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][7]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [8]),
        .I1(\dm_reg_reg[progbuf][0]_1 [8]),
        .I2(\dm_reg_reg[progbuf][1]_0 [8]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][8]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [9]),
        .I1(\dm_reg_reg[progbuf][0]_1 [9]),
        .I2(\dm_reg_reg[progbuf][1]_0 [9]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][9]_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_21_in),
        .Q(\iodev_rsp[0][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o[data][16]_i_1_n_0 ),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dci[execute_req]_i_1 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .O(\dci[execute_req]0_out ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dci_reg[data][31]_i_3 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I4(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I5(\dci_reg[data_reg][0]_0 ),
        .O(\dci[data_we] ));
  FDCE \dci_reg[data_reg][0] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [0]),
        .Q(Q[0]));
  FDCE \dci_reg[data_reg][10] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [10]),
        .Q(Q[10]));
  FDCE \dci_reg[data_reg][11] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [11]),
        .Q(Q[11]));
  FDCE \dci_reg[data_reg][12] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [12]),
        .Q(Q[12]));
  FDCE \dci_reg[data_reg][13] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [13]),
        .Q(Q[13]));
  FDCE \dci_reg[data_reg][14] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [14]),
        .Q(Q[14]));
  FDCE \dci_reg[data_reg][15] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [15]),
        .Q(Q[15]));
  FDCE \dci_reg[data_reg][16] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [16]),
        .Q(Q[16]));
  FDCE \dci_reg[data_reg][17] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [17]),
        .Q(Q[17]));
  FDCE \dci_reg[data_reg][18] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [18]),
        .Q(Q[18]));
  FDCE \dci_reg[data_reg][19] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [19]),
        .Q(Q[19]));
  FDCE \dci_reg[data_reg][1] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [1]),
        .Q(Q[1]));
  FDCE \dci_reg[data_reg][20] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [20]),
        .Q(Q[20]));
  FDCE \dci_reg[data_reg][21] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [21]),
        .Q(Q[21]));
  FDCE \dci_reg[data_reg][22] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [22]),
        .Q(Q[22]));
  FDCE \dci_reg[data_reg][23] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [23]),
        .Q(Q[23]));
  FDCE \dci_reg[data_reg][24] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [24]),
        .Q(Q[24]));
  FDCE \dci_reg[data_reg][25] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [25]),
        .Q(Q[25]));
  FDCE \dci_reg[data_reg][26] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [26]),
        .Q(Q[26]));
  FDCE \dci_reg[data_reg][27] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [27]),
        .Q(Q[27]));
  FDCE \dci_reg[data_reg][28] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [28]),
        .Q(Q[28]));
  FDCE \dci_reg[data_reg][29] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [29]),
        .Q(Q[29]));
  FDCE \dci_reg[data_reg][2] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [2]),
        .Q(Q[2]));
  FDCE \dci_reg[data_reg][30] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [30]),
        .Q(Q[30]));
  FDCE \dci_reg[data_reg][31] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [31]),
        .Q(Q[31]));
  FDCE \dci_reg[data_reg][3] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [3]),
        .Q(Q[3]));
  FDCE \dci_reg[data_reg][4] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [4]),
        .Q(Q[4]));
  FDCE \dci_reg[data_reg][5] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [5]),
        .Q(Q[5]));
  FDCE \dci_reg[data_reg][6] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [6]),
        .Q(Q[6]));
  FDCE \dci_reg[data_reg][7] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [7]),
        .Q(Q[7]));
  FDCE \dci_reg[data_reg][8] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [8]),
        .Q(Q[8]));
  FDCE \dci_reg[data_reg][9] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [9]),
        .Q(Q[9]));
  FDCE \dci_reg[exception_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[exception_ack] ),
        .Q(\dci_reg[exception_ack_n_0_] ));
  FDCE \dci_reg[execute_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_ack] ),
        .Q(\dci_reg[execute_ack_n_0_] ));
  FDCE \dci_reg[execute_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_req]0_out ),
        .Q(data2));
  FDCE \dci_reg[halt_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[halt_ack] ),
        .Q(\dci_reg[halt_ack]__0 ));
  FDCE \dci_reg[resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[resume_ack] ),
        .Q(\dci_reg[resume_ack]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h000000A2)) 
    \dm_ctrl[cmderr][0]_i_1 
       (.I0(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I2(\dci_reg[exception_ack_n_0_] ),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .O(\dm_ctrl[cmderr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    \dm_ctrl[cmderr][1]_i_1 
       (.I0(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .I1(\dci_reg[exception_ack_n_0_] ),
        .I2(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .O(\dm_ctrl[cmderr][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dm_ctrl[cmderr][1]_i_2 
       (.I0(p_3_in[0]),
        .I1(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I2(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .O(\dm_ctrl[cmderr][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \dm_ctrl[cmderr][2]_i_1 
       (.I0(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I1(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I4(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .O(\dm_ctrl[cmderr][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h5150)) 
    \dm_ctrl[hart_halted]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dci_reg[halt_ack]__0 ),
        .I3(\dm_ctrl_reg[hart_halted]_0 ),
        .O(\dm_ctrl[hart_halted]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \dm_ctrl[hart_reset]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dm_reg_reg[reset_ack_n_0_] ),
        .I2(\dm_ctrl_reg[hart_reset]__0 ),
        .O(\dm_ctrl[hart_reset]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \dm_ctrl[hart_resume_ack]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dm_reg_reg[resume_req]__0 ),
        .I3(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .O(\dm_ctrl[hart_resume_ack]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h5150)) 
    \dm_ctrl[hart_resume_req]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dm_reg_reg[resume_req]__0 ),
        .I3(\dm_ctrl_reg[hart_resume_req]_0 ),
        .O(\dm_ctrl[hart_resume_req]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \dm_ctrl[illegal_cmd]_i_1 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(p_3_in[0]),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl[state]1__23 ),
        .O(\dm_ctrl[illegal_cmd]10_out ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \dm_ctrl[illegal_state]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .I4(\dm_ctrl_reg[hart_halted]_0 ),
        .I5(\dm_ctrl[state]1__23 ),
        .O(\dm_ctrl[illegal_state]4_out ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][10]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][11]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dm_ctrl[ldsw_progbuf][13]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][17] ),
        .I1(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf]__0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][20]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][21]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][22]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][23]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][24]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [24]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \dm_ctrl[ldsw_progbuf][31]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(\dm_ctrl_reg[state] [2]),
        .I3(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[ldsw_progbuf][31]_i_2 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [31]));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_ctrl[ldsw_progbuf][4]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \dm_ctrl[ldsw_progbuf][5]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .I2(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf]__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][7]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][8]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][9]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[pbuf_en]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][18] ),
        .O(\dm_ctrl[pbuf_en] ));
  FDCE \dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [0]));
  FDCE \dm_ctrl_reg[cmderr][1] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [1]));
  FDCE \dm_ctrl_reg[cmderr][2] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [2]));
  FDCE \dm_ctrl_reg[hart_halted] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_halted]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_halted]_0 ));
  FDCE \dm_ctrl_reg[hart_reset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_reset]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_reset]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_ack]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_resume_ack]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_req]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_resume_req]_0 ));
  FDCE \dm_ctrl_reg[illegal_cmd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_cmd]10_out ),
        .Q(\dm_ctrl_reg[illegal_cmd_n_0_] ));
  FDCE \dm_ctrl_reg[illegal_state] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_state]4_out ),
        .Q(\dm_ctrl_reg[illegal_state_n_0_] ));
  FDCE \dm_ctrl_reg[ldsw_progbuf][10] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [10]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [10]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][11] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [11]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [11]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][13] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [13]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [13]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][1] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(1'b1),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [1]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][20] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [20]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [20]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][21] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [21]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [21]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][22] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [22]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [22]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][23] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [23]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [23]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][24] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [24]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [24]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][31] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [31]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_1 ));
  FDCE \dm_ctrl_reg[ldsw_progbuf][4] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [4]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [4]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][5] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [5]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [5]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][7] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [7]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [7]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][8] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [8]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [8]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][9] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [9]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [9]));
  FDCE \dm_ctrl_reg[pbuf_en] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[pbuf_en] ),
        .Q(\dm_ctrl_reg[pbuf_en]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \dm_reg[command][31]_i_2 
       (.I0(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I1(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_ctrl_reg[state] [2]),
        .I4(\dm_ctrl_reg[state] [0]),
        .O(\dmi_ctrl_reg[op][0] ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \dm_reg[rd_acc_err]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I4(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I5(\dm_reg[rd_acc_err]0__1 ),
        .O(\dm_reg[rd_acc_err] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dm_reg[wr_acc_err]_i_2 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .O(\dm_ctrl[busy]__1 ));
  FDCE \dm_reg_reg[abstractauto_autoexecdata] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecdata]_0 ),
        .Q(\dm_reg_reg[abstractauto_autoexecdata]__0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ),
        .Q(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ),
        .Q(p_0_in22_in));
  FDCE \dm_reg_reg[autoexec_rd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_rd] ),
        .Q(\dm_reg_reg[autoexec_rd]__0 ));
  FDCE \dm_reg_reg[autoexec_wr] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_wr] ),
        .Q(\dm_reg_reg[autoexec_wr]__0 ));
  FDCE \dm_reg_reg[clr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[clr_acc_err]11_out ),
        .Q(\dm_reg_reg[clr_acc_err_n_0_] ));
  FDCE \dm_reg_reg[command][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .Q(\dm_reg_reg[command_n_0_][0] ));
  FDCE \dm_reg_reg[command][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[command_n_0_][10] ));
  FDCE \dm_reg_reg[command][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[command_n_0_][11] ));
  FDCE \dm_reg_reg[command][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[command_n_0_][12] ));
  FDCE \dm_reg_reg[command][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[command_n_0_][13] ));
  FDCE \dm_reg_reg[command][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[command_n_0_][14] ));
  FDCE \dm_reg_reg[command][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[command_n_0_][15] ));
  FDCE \dm_reg_reg[command][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[command_n_0_][16] ));
  FDCE \dm_reg_reg[command][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[command_n_0_][17] ));
  FDCE \dm_reg_reg[command][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[command_n_0_][18] ));
  FDCE \dm_reg_reg[command][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[command_n_0_][19] ));
  FDCE \dm_reg_reg[command][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .Q(\dm_reg_reg[command_n_0_][1] ));
  FDCE \dm_reg_reg[command][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[command_n_0_][20] ));
  FDCE \dm_reg_reg[command][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[command_n_0_][21] ));
  FDCE \dm_reg_reg[command][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[command_n_0_][22] ));
  FDCE \dm_reg_reg[command][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(p_4_in));
  FDCE \dm_reg_reg[command][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[command_n_0_][24] ));
  FDCE \dm_reg_reg[command][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[command_n_0_][25] ));
  FDCE \dm_reg_reg[command][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[command_n_0_][26] ));
  FDCE \dm_reg_reg[command][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[command_n_0_][27] ));
  FDCE \dm_reg_reg[command][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[command_n_0_][28] ));
  FDCE \dm_reg_reg[command][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[command_n_0_][29] ));
  FDCE \dm_reg_reg[command][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[command_n_0_][2] ));
  FDCE \dm_reg_reg[command][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[command_n_0_][30] ));
  FDCE \dm_reg_reg[command][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[command_n_0_][31] ));
  FDCE \dm_reg_reg[command][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[command_n_0_][3] ));
  FDCE \dm_reg_reg[command][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .Q(\dm_reg_reg[command_n_0_][4] ));
  FDCE \dm_reg_reg[command][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[command_n_0_][5] ));
  FDCE \dm_reg_reg[command][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[command_n_0_][6] ));
  FDCE \dm_reg_reg[command][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[command_n_0_][7] ));
  FDCE \dm_reg_reg[command][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[command_n_0_][8] ));
  FDCE \dm_reg_reg[command][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[command_n_0_][9] ));
  FDCE \dm_reg_reg[dmcontrol_dmactive] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_dmactive]_0 ),
        .Q(p_3_in[0]));
  FDCE \dm_reg_reg[dmcontrol_ndmreset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_ndmreset]_0 ),
        .Q(p_3_in[1]));
  FDCE \dm_reg_reg[halt_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[halt_req]_0 ),
        .Q(\dm_reg_reg[halt_req]__0 ));
  FDPE \dm_reg_reg[progbuf][0][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [0]));
  FDCE \dm_reg_reg[progbuf][0][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[progbuf][0]_1 [10]));
  FDCE \dm_reg_reg[progbuf][0][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[progbuf][0]_1 [11]));
  FDCE \dm_reg_reg[progbuf][0][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [1]));
  FDCE \dm_reg_reg[progbuf][0][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[progbuf][0]_1 [13]));
  FDCE \dm_reg_reg[progbuf][0][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [2]));
  FDCE \dm_reg_reg[progbuf][0][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][0]_1 [15]));
  FDCE \dm_reg_reg[progbuf][0][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][0]_1 [16]));
  FDCE \dm_reg_reg[progbuf][0][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][0]_1 [17]));
  FDCE \dm_reg_reg[progbuf][0][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [3]));
  FDCE \dm_reg_reg[progbuf][0][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][0]_1 [19]));
  FDPE \dm_reg_reg[progbuf][0][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [1]));
  FDCE \dm_reg_reg[progbuf][0][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][0]_1 [20]));
  FDCE \dm_reg_reg[progbuf][0][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[progbuf][0]_1 [21]));
  FDCE \dm_reg_reg[progbuf][0][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[progbuf][0]_1 [22]));
  FDCE \dm_reg_reg[progbuf][0][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(\dm_reg_reg[progbuf][0]_1 [23]));
  FDCE \dm_reg_reg[progbuf][0][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[progbuf][0]_1 [24]));
  FDCE \dm_reg_reg[progbuf][0][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [4]));
  FDCE \dm_reg_reg[progbuf][0][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [5]));
  FDCE \dm_reg_reg[progbuf][0][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[progbuf][0]_1 [27]));
  FDCE \dm_reg_reg[progbuf][0][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[progbuf][0]_1 [28]));
  FDCE \dm_reg_reg[progbuf][0][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[progbuf][0]_1 [29]));
  FDCE \dm_reg_reg[progbuf][0][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[progbuf][0]_1 [2]));
  FDCE \dm_reg_reg[progbuf][0][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[progbuf][0]_1 [30]));
  FDCE \dm_reg_reg[progbuf][0][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [6]));
  FDCE \dm_reg_reg[progbuf][0][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [0]));
  FDPE \dm_reg_reg[progbuf][0][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [4]));
  FDCE \dm_reg_reg[progbuf][0][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][0]_1 [5]));
  FDCE \dm_reg_reg[progbuf][0][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][0]_1 [6]));
  FDCE \dm_reg_reg[progbuf][0][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[progbuf][0]_1 [7]));
  FDCE \dm_reg_reg[progbuf][0][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][0]_1 [8]));
  FDCE \dm_reg_reg[progbuf][0][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[progbuf][0]_1 [9]));
  FDPE \dm_reg_reg[progbuf][1][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [0]));
  FDCE \dm_reg_reg[progbuf][1][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[progbuf][1]_0 [10]));
  FDCE \dm_reg_reg[progbuf][1][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[progbuf][1]_0 [11]));
  FDCE \dm_reg_reg[progbuf][1][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [1]));
  FDCE \dm_reg_reg[progbuf][1][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[progbuf][1]_0 [13]));
  FDCE \dm_reg_reg[progbuf][1][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [2]));
  FDCE \dm_reg_reg[progbuf][1][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][1]_0 [15]));
  FDCE \dm_reg_reg[progbuf][1][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][1]_0 [16]));
  FDCE \dm_reg_reg[progbuf][1][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][1]_0 [17]));
  FDCE \dm_reg_reg[progbuf][1][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [3]));
  FDCE \dm_reg_reg[progbuf][1][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][1]_0 [19]));
  FDPE \dm_reg_reg[progbuf][1][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [1]));
  FDCE \dm_reg_reg[progbuf][1][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][1]_0 [20]));
  FDCE \dm_reg_reg[progbuf][1][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[progbuf][1]_0 [21]));
  FDCE \dm_reg_reg[progbuf][1][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[progbuf][1]_0 [22]));
  FDCE \dm_reg_reg[progbuf][1][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(\dm_reg_reg[progbuf][1]_0 [23]));
  FDCE \dm_reg_reg[progbuf][1][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[progbuf][1]_0 [24]));
  FDCE \dm_reg_reg[progbuf][1][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[progbuf][1]_0 [25]));
  FDCE \dm_reg_reg[progbuf][1][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [4]));
  FDCE \dm_reg_reg[progbuf][1][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[progbuf][1]_0 [27]));
  FDCE \dm_reg_reg[progbuf][1][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[progbuf][1]_0 [28]));
  FDCE \dm_reg_reg[progbuf][1][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[progbuf][1]_0 [29]));
  FDCE \dm_reg_reg[progbuf][1][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[progbuf][1]_0 [2]));
  FDCE \dm_reg_reg[progbuf][1][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[progbuf][1]_0 [30]));
  FDCE \dm_reg_reg[progbuf][1][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [5]));
  FDCE \dm_reg_reg[progbuf][1][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [0]));
  FDPE \dm_reg_reg[progbuf][1][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [4]));
  FDCE \dm_reg_reg[progbuf][1][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][1]_0 [5]));
  FDCE \dm_reg_reg[progbuf][1][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][1]_0 [6]));
  FDCE \dm_reg_reg[progbuf][1][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[progbuf][1]_0 [7]));
  FDCE \dm_reg_reg[progbuf][1][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][1]_0 [8]));
  FDCE \dm_reg_reg[progbuf][1][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[progbuf][1]_0 [9]));
  FDCE \dm_reg_reg[rd_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[rd_acc_err] ),
        .Q(\dm_reg_reg[rd_acc_err]__0 ));
  FDCE \dm_reg_reg[reset_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[reset_ack]2_out ),
        .Q(\dm_reg_reg[reset_ack_n_0_] ));
  FDCE \dm_reg_reg[resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[resume_req]3_out ),
        .Q(\dm_reg_reg[resume_req]__0 ));
  FDCE \dm_reg_reg[wr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[wr_acc_err] ),
        .Q(\dm_reg_reg[wr_acc_err]__0 ));
  LUT6 #(
    .INIT(64'hFE00FF0000FF0000)) 
    \dmi_rsp_o[data][12]_i_3 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .I4(\dmi_rsp_o_reg[data][13]_1 [1]),
        .I5(\dmi_rsp_o_reg[data][13]_1 [0]),
        .O(\FSM_sequential_dm_ctrl_reg[state][0]_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][13]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[13]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][18]_i_1 
       (.I0(\dm_ctrl_reg[hart_reset]__0 ),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[18]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][19]_i_1 
       (.I0(\dm_ctrl_reg[hart_reset]__0 ),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[19]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][19]_i_1_n_0 ));
  FDCE \dmi_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[ack]0 ),
        .Q(\dmi_rsp[ack] ));
  FDCE \dmi_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [0]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [0]));
  FDCE \dmi_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [10]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [10]));
  FDCE \dmi_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [11]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [11]));
  FDCE \dmi_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [12]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [12]));
  FDCE \dmi_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][13]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [13]));
  FDCE \dmi_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [13]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [14]));
  FDCE \dmi_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [14]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [15]));
  FDCE \dmi_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [15]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [16]));
  FDCE \dmi_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [16]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [17]));
  FDCE \dmi_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][18]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [18]));
  FDCE \dmi_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][19]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [19]));
  FDCE \dmi_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [1]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [1]));
  FDCE \dmi_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [17]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [20]));
  FDCE \dmi_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [18]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [21]));
  FDCE \dmi_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [19]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [22]));
  FDCE \dmi_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [20]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [23]));
  FDCE \dmi_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [21]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [24]));
  FDCE \dmi_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [22]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [25]));
  FDCE \dmi_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [23]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [26]));
  FDCE \dmi_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [24]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [27]));
  FDCE \dmi_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [25]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [28]));
  FDCE \dmi_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [26]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [29]));
  FDCE \dmi_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [2]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [2]));
  FDCE \dmi_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [27]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [30]));
  FDCE \dmi_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [28]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [31]));
  FDCE \dmi_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [3]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [3]));
  FDCE \dmi_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [4]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [4]));
  FDCE \dmi_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [5]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [5]));
  FDCE \dmi_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [6]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [6]));
  FDCE \dmi_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [7]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [7]));
  FDCE \dmi_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [8]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [8]));
  FDCE \dmi_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [9]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \generators.rstn_sys_sreg[0]_i_1 
       (.I0(p_3_in[1]),
        .I1(p_3_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[1]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[2]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [2]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm
   (jtag_tdo_o,
    \dmi_ctrl_reg[wdata][0]_0 ,
    Q,
    \dmi_ctrl_reg[wdata][31]_0 ,
    \dmi_ctrl_reg[wdata][1]_0 ,
    \dmi_ctrl_reg[wdata][0]_1 ,
    \dmi_ctrl_reg[wdata][17]_0 ,
    \dmi_ctrl_reg[wdata][16]_0 ,
    \dmi_ctrl_reg[addr][4]_0 ,
    \dci_reg[data_reg][31] ,
    \dmi_ctrl_reg[addr][1]_0 ,
    dmi_wren__1,
    \dmi_ctrl_reg[addr][2]_0 ,
    \dm_reg[wr_acc_err] ,
    \dmi_ctrl_reg[op][1]_0 ,
    \dmi_ctrl_reg[op][1]_1 ,
    \dm_reg[clr_acc_err]11_out ,
    \dm_reg[autoexec_wr] ,
    \dmi_ctrl_reg[addr][0]_0 ,
    \dmi_ctrl_reg[wdata][31]_1 ,
    E,
    \dmi_ctrl_reg[addr][2]_1 ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[rd_acc_err]0__1 ,
    \dm_reg[autoexec_rd] ,
    \dmi_ctrl_reg[addr][0]_1 ,
    \dmi_rsp_o_reg[ack]0 ,
    clk,
    rstn_ext,
    \dmi_rsp[ack] ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0] ,
    \dmi_rsp_o_reg[data][31] ,
    \dmi_rsp_o_reg[data][10] ,
    \dmi_rsp_o_reg[data][0] ,
    \dmi_rsp_o_reg[data][12] ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    \dm_reg_reg[progbuf][0][31] ,
    \dm_ctrl[busy]__1 ,
    \dm_reg_reg[command][31] ,
    \dci[data_we] ,
    \dci_reg[data_reg][31]_0 ,
    jtag_tck_i,
    jtag_tdi_i,
    D,
    jtag_trst_i,
    jtag_tms_i);
  output jtag_tdo_o;
  output \dmi_ctrl_reg[wdata][0]_0 ;
  output [31:0]Q;
  output \dmi_ctrl_reg[wdata][31]_0 ;
  output \dmi_ctrl_reg[wdata][1]_0 ;
  output \dmi_ctrl_reg[wdata][0]_1 ;
  output \dmi_ctrl_reg[wdata][17]_0 ;
  output \dmi_ctrl_reg[wdata][16]_0 ;
  output [2:0]\dmi_ctrl_reg[addr][4]_0 ;
  output [28:0]\dci_reg[data_reg][31] ;
  output \dmi_ctrl_reg[addr][1]_0 ;
  output dmi_wren__1;
  output [0:0]\dmi_ctrl_reg[addr][2]_0 ;
  output \dm_reg[wr_acc_err] ;
  output \dmi_ctrl_reg[op][1]_0 ;
  output [1:0]\dmi_ctrl_reg[op][1]_1 ;
  output \dm_reg[clr_acc_err]11_out ;
  output \dm_reg[autoexec_wr] ;
  output [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  output [31:0]\dmi_ctrl_reg[wdata][31]_1 ;
  output [0:0]E;
  output \dmi_ctrl_reg[addr][2]_1 ;
  output \dm_reg[reset_ack]2_out ;
  output \dm_reg[resume_req]3_out ;
  output \dm_reg[rd_acc_err]0__1 ;
  output \dm_reg[autoexec_rd] ;
  output \dmi_ctrl_reg[addr][0]_1 ;
  output \dmi_rsp_o_reg[ack]0 ;
  input clk;
  input rstn_ext;
  input \dmi_rsp[ack] ;
  input \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  input \dm_reg_reg[halt_req]__0 ;
  input [1:0]p_3_in;
  input p_0_in22_in;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  input [28:0]\dmi_rsp_o_reg[data][31] ;
  input [2:0]\dmi_rsp_o_reg[data][10] ;
  input \dmi_rsp_o_reg[data][0] ;
  input \dmi_rsp_o_reg[data][12] ;
  input \dm_ctrl_reg[hart_resume_ack]__0 ;
  input \dm_reg_reg[progbuf][0][31] ;
  input \dm_ctrl[busy]__1 ;
  input \dm_reg_reg[command][31] ;
  input \dci[data_we] ;
  input [31:0]\dci_reg[data_reg][31]_0 ;
  input jtag_tck_i;
  input jtag_tdi_i;
  input [31:0]D;
  input jtag_trst_i;
  input jtag_tms_i;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ;
  wire [31:0]Q;
  wire clk;
  wire \dci[data_we] ;
  wire [28:0]\dci_reg[data_reg][31] ;
  wire [31:0]\dci_reg[data_reg][31]_0 ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire \dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_rd]_i_4_n_0 ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[clr_acc_err]_i_2_n_0 ;
  wire \dm_reg[dmcontrol_dmactive]_i_2_n_0 ;
  wire \dm_reg[progbuf][0][31]_i_2_n_0 ;
  wire \dm_reg[progbuf][1][31]_i_2_n_0 ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[resume_req]_i_3_n_0 ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg[wr_acc_err]_i_3_n_0 ;
  wire \dm_reg[wr_acc_err]_i_4_n_0 ;
  wire \dm_reg[wr_acc_err]_i_5_n_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  wire \dm_reg_reg[command][31] ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dm_reg_reg[progbuf][0][31] ;
  wire \dmi_ctrl[addr][6]_i_2_n_0 ;
  wire \dmi_ctrl[busy]1__3 ;
  wire \dmi_ctrl[busy]_i_1_n_0 ;
  wire \dmi_ctrl[dmihardreset]1__0 ;
  wire \dmi_ctrl[dmihardreset]_i_1_n_0 ;
  wire \dmi_ctrl[dmireset]_i_1_n_0 ;
  wire \dmi_ctrl[err]_i_1_n_0 ;
  wire \dmi_ctrl[op][0]_i_1_n_0 ;
  wire \dmi_ctrl[op][1]_i_1_n_0 ;
  wire \dmi_ctrl[wdata] ;
  wire [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  wire \dmi_ctrl_reg[addr][0]_1 ;
  wire \dmi_ctrl_reg[addr][1]_0 ;
  wire [0:0]\dmi_ctrl_reg[addr][2]_0 ;
  wire \dmi_ctrl_reg[addr][2]_1 ;
  wire [2:0]\dmi_ctrl_reg[addr][4]_0 ;
  wire \dmi_ctrl_reg[busy]__0 ;
  wire \dmi_ctrl_reg[dmihardreset]__0 ;
  wire \dmi_ctrl_reg[dmireset]__0 ;
  wire \dmi_ctrl_reg[err]__0 ;
  wire \dmi_ctrl_reg[op][1]_0 ;
  wire [1:0]\dmi_ctrl_reg[op][1]_1 ;
  wire [31:0]\dmi_ctrl_reg[rdata] ;
  wire \dmi_ctrl_reg[wdata][0]_0 ;
  wire \dmi_ctrl_reg[wdata][0]_1 ;
  wire \dmi_ctrl_reg[wdata][16]_0 ;
  wire \dmi_ctrl_reg[wdata][17]_0 ;
  wire \dmi_ctrl_reg[wdata][1]_0 ;
  wire \dmi_ctrl_reg[wdata][31]_0 ;
  wire [31:0]\dmi_ctrl_reg[wdata][31]_1 ;
  wire [6:0]\dmi_req[addr] ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][0]_i_2_n_0 ;
  wire \dmi_rsp_o[data][0]_i_3_n_0 ;
  wire \dmi_rsp_o[data][0]_i_4_n_0 ;
  wire \dmi_rsp_o[data][10]_i_2_n_0 ;
  wire \dmi_rsp_o[data][10]_i_3_n_0 ;
  wire \dmi_rsp_o[data][10]_i_4_n_0 ;
  wire \dmi_rsp_o[data][11]_i_2_n_0 ;
  wire \dmi_rsp_o[data][12]_i_2_n_0 ;
  wire \dmi_rsp_o[data][12]_i_4_n_0 ;
  wire \dmi_rsp_o[data][16]_i_2_n_0 ;
  wire \dmi_rsp_o[data][16]_i_3_n_0 ;
  wire \dmi_rsp_o[data][17]_i_2_n_0 ;
  wire \dmi_rsp_o[data][1]_i_2_n_0 ;
  wire \dmi_rsp_o[data][22]_i_2_n_0 ;
  wire \dmi_rsp_o[data][25]_i_2_n_0 ;
  wire \dmi_rsp_o[data][25]_i_3_n_0 ;
  wire \dmi_rsp_o[data][31]_i_2_n_0 ;
  wire \dmi_rsp_o[data][7]_i_2_n_0 ;
  wire \dmi_rsp_o[data][8]_i_2_n_0 ;
  wire \dmi_rsp_o[data][9]_i_2_n_0 ;
  wire \dmi_rsp_o[data][9]_i_3_n_0 ;
  wire \dmi_rsp_o[data][9]_i_4_n_0 ;
  wire \dmi_rsp_o[data][9]_i_5_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire \dmi_rsp_o_reg[data][0] ;
  wire [2:0]\dmi_rsp_o_reg[data][10] ;
  wire \dmi_rsp_o_reg[data][12] ;
  wire [28:0]\dmi_rsp_o_reg[data][31] ;
  wire dmi_wren__1;
  wire \dr_trigger[sreg] ;
  wire \dr_trigger_reg[sreg_n_0_][0] ;
  wire \dr_trigger_reg[sreg_n_0_][1] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tdo_o_i_1_n_0;
  wire jtag_tdo_o_i_2_n_0;
  wire jtag_tdo_o_i_3_n_0;
  wire jtag_tdo_o_i_4_n_0;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ;
  wire [1:0]p_0_in;
  wire p_0_in22_in;
  wire [6:0]p_0_in__0;
  wire p_1_in;
  wire [1:0]p_3_in;
  wire rstn_ext;
  wire [3:0]tap_ctrl_state;
  wire \tap_reg[bypass] ;
  wire \tap_reg[bypass]_i_1_n_0 ;
  wire \tap_reg[bypass]_i_3_n_0 ;
  wire [40:0]\tap_reg[dmi] ;
  wire \tap_reg[dmi][40]_i_1_n_0 ;
  wire [31:0]\tap_reg[dtmcs] ;
  wire \tap_reg[dtmcs][31]_i_1_n_0 ;
  wire \tap_reg[dtmcs][31]_i_3_n_0 ;
  wire [30:0]\tap_reg[idcode] ;
  wire \tap_reg[idcode][31]_i_1_n_0 ;
  wire \tap_reg[ireg][0]_i_1_n_0 ;
  wire \tap_reg[ireg][1]_i_1_n_0 ;
  wire \tap_reg[ireg][2]_i_1_n_0 ;
  wire \tap_reg[ireg][3]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_2_n_0 ;
  wire \tap_reg_reg[bypass]__0 ;
  wire \tap_reg_reg[dmi_n_0_][0] ;
  wire \tap_reg_reg[dmi_n_0_][10] ;
  wire \tap_reg_reg[dmi_n_0_][11] ;
  wire \tap_reg_reg[dmi_n_0_][12] ;
  wire \tap_reg_reg[dmi_n_0_][13] ;
  wire \tap_reg_reg[dmi_n_0_][14] ;
  wire \tap_reg_reg[dmi_n_0_][15] ;
  wire \tap_reg_reg[dmi_n_0_][16] ;
  wire \tap_reg_reg[dmi_n_0_][17] ;
  wire \tap_reg_reg[dmi_n_0_][18] ;
  wire \tap_reg_reg[dmi_n_0_][19] ;
  wire \tap_reg_reg[dmi_n_0_][1] ;
  wire \tap_reg_reg[dmi_n_0_][20] ;
  wire \tap_reg_reg[dmi_n_0_][21] ;
  wire \tap_reg_reg[dmi_n_0_][22] ;
  wire \tap_reg_reg[dmi_n_0_][23] ;
  wire \tap_reg_reg[dmi_n_0_][24] ;
  wire \tap_reg_reg[dmi_n_0_][25] ;
  wire \tap_reg_reg[dmi_n_0_][26] ;
  wire \tap_reg_reg[dmi_n_0_][27] ;
  wire \tap_reg_reg[dmi_n_0_][28] ;
  wire \tap_reg_reg[dmi_n_0_][29] ;
  wire \tap_reg_reg[dmi_n_0_][2] ;
  wire \tap_reg_reg[dmi_n_0_][30] ;
  wire \tap_reg_reg[dmi_n_0_][31] ;
  wire \tap_reg_reg[dmi_n_0_][32] ;
  wire \tap_reg_reg[dmi_n_0_][33] ;
  wire \tap_reg_reg[dmi_n_0_][3] ;
  wire \tap_reg_reg[dmi_n_0_][4] ;
  wire \tap_reg_reg[dmi_n_0_][5] ;
  wire \tap_reg_reg[dmi_n_0_][6] ;
  wire \tap_reg_reg[dmi_n_0_][7] ;
  wire \tap_reg_reg[dmi_n_0_][8] ;
  wire \tap_reg_reg[dmi_n_0_][9] ;
  wire [31:0]\tap_reg_reg[dtmcs] ;
  wire \tap_reg_reg[dtmcs_n_0_][17] ;
  wire [31:0]\tap_reg_reg[idcode] ;
  wire \tap_reg_reg[ireg_n_0_][0] ;
  wire \tap_reg_reg[ireg_n_0_][1] ;
  wire \tap_reg_reg[ireg_n_0_][2] ;
  wire \tap_reg_reg[ireg_n_0_][3] ;
  wire \tap_reg_reg[ireg_n_0_][4] ;
  wire \tap_sync[tdi] ;
  wire \tap_sync[tms] ;
  wire \tap_sync[trst]__0 ;
  wire \tap_sync_reg[tck_ff_n_0_][0] ;
  wire [1:0]\tap_sync_reg[tdi_ff] ;
  wire \tap_sync_reg[tms_ff_n_0_][0] ;
  wire \tap_sync_reg[tms_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][0] ;
  wire \tap_sync_reg[trst_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][2] ;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \FSM_sequential_dm_ctrl[state][2]_i_6 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .I2(\dm_reg_reg[command][31] ),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_req[addr] [3]),
        .O(\dmi_ctrl_reg[op][1]_0 ));
  LUT6 #(
    .INIT(64'h28A080820A0A0A8A)) 
    \FSM_sequential_tap_ctrl_state[0]_i_1 
       (.I0(\tap_sync[trst]__0 ),
        .I1(tap_ctrl_state[1]),
        .I2(\tap_sync[tms] ),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .I5(tap_ctrl_state[3]),
        .O(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCB400003FC00000)) 
    \FSM_sequential_tap_ctrl_state[1]_i_1 
       (.I0(tap_ctrl_state[2]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[1]),
        .I4(\tap_sync[trst]__0 ),
        .I5(\tap_sync[tms] ),
        .O(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA008002AA0AA80)) 
    \FSM_sequential_tap_ctrl_state[2]_i_1 
       (.I0(\tap_sync[trst]__0 ),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[2]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_sync[tms] ),
        .O(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \FSM_sequential_tap_ctrl_state[3]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\tap_sync_reg[trst_ff_n_0_][2] ),
        .I3(\tap_sync_reg[trst_ff_n_0_][1] ),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A8A0A8A0A82000)) 
    \FSM_sequential_tap_ctrl_state[3]_i_2 
       (.I0(\tap_sync[trst]__0 ),
        .I1(\tap_sync[tms] ),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[1]),
        .I5(tap_ctrl_state[2]),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_tap_ctrl_state[3]_i_3 
       (.I0(\tap_sync_reg[trst_ff_n_0_][1] ),
        .I1(\tap_sync_reg[trst_ff_n_0_][2] ),
        .O(\tap_sync[trst]__0 ));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[0] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ),
        .Q(tap_ctrl_state[0]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[1] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ),
        .Q(tap_ctrl_state[1]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[2] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ),
        .Q(tap_ctrl_state[2]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[3] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ),
        .Q(tap_ctrl_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][0]_i_1 
       (.I0(Q[0]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [0]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][10]_i_1 
       (.I0(Q[10]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [10]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][11]_i_1 
       (.I0(Q[11]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [11]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][12]_i_1 
       (.I0(Q[12]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [12]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][13]_i_1 
       (.I0(Q[13]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [13]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][14]_i_1 
       (.I0(Q[14]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [14]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][15]_i_1 
       (.I0(Q[15]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [15]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][16]_i_1 
       (.I0(Q[16]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [16]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][17]_i_1 
       (.I0(Q[17]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [17]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][18]_i_1 
       (.I0(Q[18]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [18]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][19]_i_1 
       (.I0(Q[19]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [19]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][1]_i_1 
       (.I0(Q[1]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [1]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][20]_i_1 
       (.I0(Q[20]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [20]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][21]_i_1 
       (.I0(Q[21]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [21]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][22]_i_1 
       (.I0(Q[22]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [22]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][23]_i_1 
       (.I0(Q[23]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [23]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][24]_i_1 
       (.I0(Q[24]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [24]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][25]_i_1 
       (.I0(Q[25]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [25]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][26]_i_1 
       (.I0(Q[26]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [26]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][27]_i_1 
       (.I0(Q[27]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [27]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][28]_i_1 
       (.I0(Q[28]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [28]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][29]_i_1 
       (.I0(Q[29]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [29]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][2]_i_1 
       (.I0(Q[2]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [2]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][30]_i_1 
       (.I0(Q[30]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [30]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][31]_i_2 
       (.I0(Q[31]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [31]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][3]_i_1 
       (.I0(Q[3]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [3]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][4]_i_1 
       (.I0(Q[4]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [4]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][5]_i_1 
       (.I0(Q[5]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [5]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][6]_i_1 
       (.I0(Q[6]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [6]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][7]_i_1 
       (.I0(Q[7]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [7]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][8]_i_1 
       (.I0(Q[8]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [8]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][9]_i_1 
       (.I0(Q[9]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [9]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecdata]_i_1 
       (.I0(Q[0]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .O(\dmi_ctrl_reg[wdata][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][0]_i_1 
       (.I0(Q[16]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .O(\dmi_ctrl_reg[wdata][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_1 
       (.I0(Q[17]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(p_0_in22_in),
        .O(\dmi_ctrl_reg[wdata][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_2 
       (.I0(\dm_reg_reg[progbuf][0][31] ),
        .I1(\dm_reg[resume_req]_i_3_n_0 ),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dm_reg[autoexec_rd]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .I2(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ),
        .O(\dm_reg[autoexec_rd] ));
  LUT6 #(
    .INIT(64'hFF88F8888888F888)) 
    \dm_reg[autoexec_rd]_i_2 
       (.I0(\dmi_ctrl_reg[addr][0]_1 ),
        .I1(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I3(\dm_reg[autoexec_rd]_i_4_n_0 ),
        .I4(\dmi_req[addr] [0]),
        .I5(p_0_in22_in),
        .O(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \dm_reg[autoexec_rd]_i_3 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dm_reg[wr_acc_err]_i_5_n_0 ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [5]),
        .O(\dmi_ctrl_reg[addr][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dm_reg[autoexec_rd]_i_4 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dm_reg[autoexec_rd]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dm_reg[autoexec_wr]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [0]),
        .I1(\dmi_ctrl_reg[op][1]_1 [1]),
        .I2(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ),
        .O(\dm_reg[autoexec_wr] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dm_reg[clr_acc_err]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dm_reg[clr_acc_err]_i_2_n_0 ),
        .O(\dm_reg[clr_acc_err]11_out ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dm_reg[clr_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [5]),
        .I2(dmi_wren__1),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\dm_reg[clr_acc_err]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \dm_reg[command][31]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dm_reg_reg[command][31] ),
        .I4(\dm_reg_reg[progbuf][0][31] ),
        .I5(\dmi_ctrl_reg[addr][2]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dm_reg[command][31]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_req[addr] [0]),
        .O(\dmi_ctrl_reg[addr][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_dmactive]_i_1 
       (.I0(Q[0]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[0]),
        .O(\dmi_ctrl_reg[wdata][0]_1 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dm_reg[dmcontrol_dmactive]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [3]),
        .I2(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I3(dmi_wren__1),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .O(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_ndmreset]_i_1 
       (.I0(Q[1]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[1]),
        .O(\dmi_ctrl_reg[wdata][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[halt_req]_i_1 
       (.I0(Q[31]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(\dm_reg_reg[halt_req]__0 ),
        .O(\dmi_ctrl_reg[wdata][31]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dm_reg[progbuf][0][31]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dm_reg[progbuf][0][31]_i_2_n_0 ),
        .I4(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I5(\dm_reg_reg[progbuf][0][31] ),
        .O(\dmi_ctrl_reg[addr][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dm_reg[progbuf][0][31]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dm_reg[progbuf][0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dm_reg[progbuf][1][31]_i_1 
       (.I0(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .I1(\dm_reg_reg[progbuf][0][31] ),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .O(\dmi_ctrl_reg[addr][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \dm_reg[progbuf][1][31]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [6]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[progbuf][1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000C40)) 
    \dm_reg[rd_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dm_reg[progbuf][0][31]_i_2_n_0 ),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_req[addr] [3]),
        .O(\dm_reg[rd_acc_err]0__1 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dm_reg[reset_ack]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(Q[28]),
        .I4(dmi_wren__1),
        .I5(\dm_reg[resume_req]_i_3_n_0 ),
        .O(\dm_reg[reset_ack]2_out ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dm_reg[resume_req]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(Q[30]),
        .I4(dmi_wren__1),
        .I5(\dm_reg[resume_req]_i_3_n_0 ),
        .O(\dm_reg[resume_req]3_out ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dm_reg[resume_req]_i_2 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .O(dmi_wren__1));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dm_reg[resume_req]_i_3 
       (.I0(\dmi_req[addr] [5]),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dm_reg[resume_req]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800008000)) 
    \dm_reg[wr_acc_err]_i_1 
       (.I0(dmi_wren__1),
        .I1(\dm_ctrl[busy]__1 ),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I4(\dm_reg[resume_req]_i_3_n_0 ),
        .I5(\dm_reg[wr_acc_err]_i_4_n_0 ),
        .O(\dm_reg[wr_acc_err] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dm_reg[wr_acc_err]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[wr_acc_err]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000000410000014)) 
    \dm_reg[wr_acc_err]_i_4 
       (.I0(\dm_reg[wr_acc_err]_i_5_n_0 ),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_req[addr] [0]),
        .O(\dm_reg[wr_acc_err]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dm_reg[wr_acc_err]_i_5 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .O(\dm_reg[wr_acc_err]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dmi_ctrl[addr][6]_i_1 
       (.I0(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[busy]__0 ),
        .O(\dmi_ctrl[wdata] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dmi_ctrl[addr][6]_i_2 
       (.I0(\tap_reg[bypass]_i_3_n_0 ),
        .I1(\dr_trigger_reg[sreg_n_0_][1] ),
        .I2(\dr_trigger_reg[sreg_n_0_][0] ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\dmi_ctrl_reg[dmihardreset]__0 ),
        .O(\dmi_ctrl[addr][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h55550CC0)) 
    \dmi_ctrl[busy]_i_1 
       (.I0(\dmi_rsp[ack] ),
        .I1(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .I2(\tap_reg_reg[dmi_n_0_][1] ),
        .I3(\tap_reg_reg[dmi_n_0_][0] ),
        .I4(\dmi_ctrl_reg[busy]__0 ),
        .O(\dmi_ctrl[busy]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmihardreset]_i_1 
       (.I0(\tap_reg_reg[dtmcs_n_0_][17] ),
        .I1(\dmi_ctrl[dmihardreset]1__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmihardreset]__0 ),
        .O(\dmi_ctrl[dmihardreset]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmireset]_i_1 
       (.I0(p_1_in),
        .I1(\dmi_ctrl[dmihardreset]1__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmireset]__0 ),
        .O(\dmi_ctrl[dmireset]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dmi_ctrl[dmireset]_i_2 
       (.I0(\dr_trigger_reg[sreg_n_0_][1] ),
        .I1(\dr_trigger_reg[sreg_n_0_][0] ),
        .I2(\tap_reg[bypass]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\dmi_ctrl[dmihardreset]1__0 ));
  LUT5 #(
    .INIT(32'h11111000)) 
    \dmi_ctrl[err]_i_1 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(\dmi_ctrl_reg[dmireset]__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[busy]1__3 ),
        .I4(\dmi_ctrl_reg[err]__0 ),
        .O(\dmi_ctrl[err]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \dmi_ctrl[err]_i_2 
       (.I0(\tap_reg_reg[ireg_n_0_][0] ),
        .I1(\tap_reg_reg[ireg_n_0_][4] ),
        .I2(\dr_trigger_reg[sreg_n_0_][0] ),
        .I3(\dr_trigger_reg[sreg_n_0_][1] ),
        .I4(\tap_reg[bypass]_i_3_n_0 ),
        .O(\dmi_ctrl[busy]1__3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmi_ctrl[op][0]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][0] ),
        .I1(\tap_reg_reg[dmi_n_0_][1] ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .O(\dmi_ctrl[op][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \dmi_ctrl[op][1]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][1] ),
        .I1(\tap_reg_reg[dmi_n_0_][0] ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .O(\dmi_ctrl[op][1]_i_1_n_0 ));
  FDCE \dmi_ctrl_reg[addr][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[0]),
        .Q(\dmi_req[addr] [0]));
  FDCE \dmi_ctrl_reg[addr][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[1]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [0]));
  FDCE \dmi_ctrl_reg[addr][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[2]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [1]));
  FDCE \dmi_ctrl_reg[addr][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[3]),
        .Q(\dmi_req[addr] [3]));
  FDCE \dmi_ctrl_reg[addr][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[4]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [2]));
  FDCE \dmi_ctrl_reg[addr][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[5]),
        .Q(\dmi_req[addr] [5]));
  FDCE \dmi_ctrl_reg[addr][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[6]),
        .Q(\dmi_req[addr] [6]));
  FDCE \dmi_ctrl_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[busy]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[busy]__0 ));
  FDPE \dmi_ctrl_reg[dmihardreset] 
       (.C(clk),
        .CE(1'b1),
        .D(\dmi_ctrl[dmihardreset]_i_1_n_0 ),
        .PRE(rstn_ext),
        .Q(\dmi_ctrl_reg[dmihardreset]__0 ));
  FDCE \dmi_ctrl_reg[dmireset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[dmireset]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[dmireset]__0 ));
  FDCE \dmi_ctrl_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[err]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[err]__0 ));
  FDCE \dmi_ctrl_reg[op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][0]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_1 [0]));
  FDCE \dmi_ctrl_reg[op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][1]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_1 [1]));
  FDCE \dmi_ctrl_reg[rdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[0]),
        .Q(\dmi_ctrl_reg[rdata] [0]));
  FDCE \dmi_ctrl_reg[rdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[10]),
        .Q(\dmi_ctrl_reg[rdata] [10]));
  FDCE \dmi_ctrl_reg[rdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[11]),
        .Q(\dmi_ctrl_reg[rdata] [11]));
  FDCE \dmi_ctrl_reg[rdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[12]),
        .Q(\dmi_ctrl_reg[rdata] [12]));
  FDCE \dmi_ctrl_reg[rdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[13]),
        .Q(\dmi_ctrl_reg[rdata] [13]));
  FDCE \dmi_ctrl_reg[rdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[14]),
        .Q(\dmi_ctrl_reg[rdata] [14]));
  FDCE \dmi_ctrl_reg[rdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[15]),
        .Q(\dmi_ctrl_reg[rdata] [15]));
  FDCE \dmi_ctrl_reg[rdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[16]),
        .Q(\dmi_ctrl_reg[rdata] [16]));
  FDCE \dmi_ctrl_reg[rdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[17]),
        .Q(\dmi_ctrl_reg[rdata] [17]));
  FDCE \dmi_ctrl_reg[rdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[18]),
        .Q(\dmi_ctrl_reg[rdata] [18]));
  FDCE \dmi_ctrl_reg[rdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[19]),
        .Q(\dmi_ctrl_reg[rdata] [19]));
  FDCE \dmi_ctrl_reg[rdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[1]),
        .Q(\dmi_ctrl_reg[rdata] [1]));
  FDCE \dmi_ctrl_reg[rdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[20]),
        .Q(\dmi_ctrl_reg[rdata] [20]));
  FDCE \dmi_ctrl_reg[rdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[21]),
        .Q(\dmi_ctrl_reg[rdata] [21]));
  FDCE \dmi_ctrl_reg[rdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[22]),
        .Q(\dmi_ctrl_reg[rdata] [22]));
  FDCE \dmi_ctrl_reg[rdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[23]),
        .Q(\dmi_ctrl_reg[rdata] [23]));
  FDCE \dmi_ctrl_reg[rdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[24]),
        .Q(\dmi_ctrl_reg[rdata] [24]));
  FDCE \dmi_ctrl_reg[rdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[25]),
        .Q(\dmi_ctrl_reg[rdata] [25]));
  FDCE \dmi_ctrl_reg[rdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[26]),
        .Q(\dmi_ctrl_reg[rdata] [26]));
  FDCE \dmi_ctrl_reg[rdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[27]),
        .Q(\dmi_ctrl_reg[rdata] [27]));
  FDCE \dmi_ctrl_reg[rdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[28]),
        .Q(\dmi_ctrl_reg[rdata] [28]));
  FDCE \dmi_ctrl_reg[rdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[29]),
        .Q(\dmi_ctrl_reg[rdata] [29]));
  FDCE \dmi_ctrl_reg[rdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[2]),
        .Q(\dmi_ctrl_reg[rdata] [2]));
  FDCE \dmi_ctrl_reg[rdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[30]),
        .Q(\dmi_ctrl_reg[rdata] [30]));
  FDCE \dmi_ctrl_reg[rdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[31]),
        .Q(\dmi_ctrl_reg[rdata] [31]));
  FDCE \dmi_ctrl_reg[rdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[3]),
        .Q(\dmi_ctrl_reg[rdata] [3]));
  FDCE \dmi_ctrl_reg[rdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[4]),
        .Q(\dmi_ctrl_reg[rdata] [4]));
  FDCE \dmi_ctrl_reg[rdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[5]),
        .Q(\dmi_ctrl_reg[rdata] [5]));
  FDCE \dmi_ctrl_reg[rdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[6]),
        .Q(\dmi_ctrl_reg[rdata] [6]));
  FDCE \dmi_ctrl_reg[rdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[7]),
        .Q(\dmi_ctrl_reg[rdata] [7]));
  FDCE \dmi_ctrl_reg[rdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[8]),
        .Q(\dmi_ctrl_reg[rdata] [8]));
  FDCE \dmi_ctrl_reg[rdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[9]),
        .Q(\dmi_ctrl_reg[rdata] [9]));
  FDCE \dmi_ctrl_reg[wdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][2] ),
        .Q(Q[0]));
  FDCE \dmi_ctrl_reg[wdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][12] ),
        .Q(Q[10]));
  FDCE \dmi_ctrl_reg[wdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][13] ),
        .Q(Q[11]));
  FDCE \dmi_ctrl_reg[wdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][14] ),
        .Q(Q[12]));
  FDCE \dmi_ctrl_reg[wdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][15] ),
        .Q(Q[13]));
  FDCE \dmi_ctrl_reg[wdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][16] ),
        .Q(Q[14]));
  FDCE \dmi_ctrl_reg[wdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][17] ),
        .Q(Q[15]));
  FDCE \dmi_ctrl_reg[wdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][18] ),
        .Q(Q[16]));
  FDCE \dmi_ctrl_reg[wdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][19] ),
        .Q(Q[17]));
  FDCE \dmi_ctrl_reg[wdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][20] ),
        .Q(Q[18]));
  FDCE \dmi_ctrl_reg[wdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][21] ),
        .Q(Q[19]));
  FDCE \dmi_ctrl_reg[wdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][3] ),
        .Q(Q[1]));
  FDCE \dmi_ctrl_reg[wdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][22] ),
        .Q(Q[20]));
  FDCE \dmi_ctrl_reg[wdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][23] ),
        .Q(Q[21]));
  FDCE \dmi_ctrl_reg[wdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][24] ),
        .Q(Q[22]));
  FDCE \dmi_ctrl_reg[wdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][25] ),
        .Q(Q[23]));
  FDCE \dmi_ctrl_reg[wdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][26] ),
        .Q(Q[24]));
  FDCE \dmi_ctrl_reg[wdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][27] ),
        .Q(Q[25]));
  FDCE \dmi_ctrl_reg[wdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][28] ),
        .Q(Q[26]));
  FDCE \dmi_ctrl_reg[wdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][29] ),
        .Q(Q[27]));
  FDCE \dmi_ctrl_reg[wdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][30] ),
        .Q(Q[28]));
  FDCE \dmi_ctrl_reg[wdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][31] ),
        .Q(Q[29]));
  FDCE \dmi_ctrl_reg[wdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][4] ),
        .Q(Q[2]));
  FDCE \dmi_ctrl_reg[wdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][32] ),
        .Q(Q[30]));
  FDCE \dmi_ctrl_reg[wdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][33] ),
        .Q(Q[31]));
  FDCE \dmi_ctrl_reg[wdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][5] ),
        .Q(Q[3]));
  FDCE \dmi_ctrl_reg[wdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][6] ),
        .Q(Q[4]));
  FDCE \dmi_ctrl_reg[wdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][7] ),
        .Q(Q[5]));
  FDCE \dmi_ctrl_reg[wdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][8] ),
        .Q(Q[6]));
  FDCE \dmi_ctrl_reg[wdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][9] ),
        .Q(Q[7]));
  FDCE \dmi_ctrl_reg[wdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][10] ),
        .Q(Q[8]));
  FDCE \dmi_ctrl_reg[wdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][11] ),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dmi_rsp_o[ack]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .O(\dmi_rsp_o_reg[ack]0 ));
  LUT6 #(
    .INIT(64'h0B000B0300000000)) 
    \dmi_rsp_o[data][0]_i_1 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_rsp_o[data][0]_i_2_n_0 ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o[data][0]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [0]));
  LUT6 #(
    .INIT(64'h0000000100000080)) 
    \dmi_rsp_o[data][0]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [0]),
        .I5(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFEAEAAAAAAAA)) 
    \dmi_rsp_o[data][0]_i_3 
       (.I0(\dmi_rsp_o[data][0]_i_4_n_0 ),
        .I1(p_3_in[0]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I4(\dmi_req[addr] [0]),
        .I5(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .O(\dmi_rsp_o[data][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h030000000A000A0C)) 
    \dmi_rsp_o[data][0]_i_4 
       (.I0(\dmi_rsp_o_reg[data][31] [0]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    \dmi_rsp_o[data][10]_i_1 
       (.I0(\dmi_rsp_o[data][10]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][10]_i_3_n_0 ),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][10]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmi_rsp_o[data][10]_i_2 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dmi_rsp_o[data][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h8C30)) 
    \dmi_rsp_o[data][10]_i_3 
       (.I0(\dmi_rsp_o_reg[data][10] [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dmi_rsp_o[data][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][10]_i_4 
       (.I0(\dmi_rsp_o_reg[data][31] [10]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \dmi_rsp_o[data][11]_i_1 
       (.I0(\dmi_rsp_o_reg[data][31] [11]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][11]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h50055020)) 
    \dmi_rsp_o[data][11]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_rsp_o_reg[data][0] ),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dmi_rsp_o[data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EA00EA0000)) 
    \dmi_rsp_o[data][12]_i_1 
       (.I0(\dmi_rsp_o[data][12]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][12] ),
        .I2(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_rsp_o_reg[data][31] [12]),
        .O(\dci_reg[data_reg][31] [12]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dmi_rsp_o[data][12]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(p_3_in[1]),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dmi_rsp_o[data][12]_i_4 
       (.I0(\dmi_req[addr] [6]),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][14]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [13]),
        .O(\dci_reg[data_reg][31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][15]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [14]),
        .O(\dci_reg[data_reg][31] [14]));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \dmi_rsp_o[data][16]_i_1 
       (.I0(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I1(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I2(\dmi_rsp_o[data][22]_i_2_n_0 ),
        .I3(\dmi_rsp_o[data][16]_i_2_n_0 ),
        .I4(\dmi_rsp_o[data][16]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dci_reg[data_reg][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h04044202)) 
    \dmi_rsp_o[data][16]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dmi_rsp_o[data][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \dmi_rsp_o[data][16]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_rsp_o_reg[data][31] [15]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \dmi_rsp_o[data][17]_i_1 
       (.I0(\dmi_rsp_o_reg[data][31] [16]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][17]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [16]));
  LUT6 #(
    .INIT(64'h00000CA0000F0000)) 
    \dmi_rsp_o[data][17]_i_2 
       (.I0(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I1(p_0_in22_in),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000020000)) 
    \dmi_rsp_o[data][19]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_ctrl_reg[addr][1]_0 ));
  LUT6 #(
    .INIT(64'h0A0800A00A080000)) 
    \dmi_rsp_o[data][1]_i_1 
       (.I0(\dmi_rsp_o[data][1]_i_2_n_0 ),
        .I1(p_3_in[1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_rsp_o_reg[data][31] [1]),
        .O(\dci_reg[data_reg][31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dmi_rsp_o[data][1]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_req[addr] [5]),
        .O(\dmi_rsp_o[data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000500000400000)) 
    \dmi_rsp_o[data][20]_i_1 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [17]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dci_reg[data_reg][31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][21]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [18]),
        .O(\dci_reg[data_reg][31] [18]));
  LUT6 #(
    .INIT(64'h0000A00000800000)) 
    \dmi_rsp_o[data][22]_i_1 
       (.I0(\dmi_rsp_o[data][22]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [19]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dci_reg[data_reg][31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmi_rsp_o[data][22]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][23]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [20]),
        .O(\dci_reg[data_reg][31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][24]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [21]),
        .O(\dci_reg[data_reg][31] [21]));
  LUT6 #(
    .INIT(64'h4000004040000000)) 
    \dmi_rsp_o[data][25]_i_1 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o_reg[data][31] [22]),
        .O(\dci_reg[data_reg][31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dmi_rsp_o[data][25]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmi_rsp_o[data][25]_i_3 
       (.I0(\dmi_req[addr] [5]),
        .I1(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][26]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [23]),
        .O(\dci_reg[data_reg][31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][27]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [24]),
        .O(\dci_reg[data_reg][31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][28]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [25]),
        .O(\dci_reg[data_reg][31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][29]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [26]),
        .O(\dci_reg[data_reg][31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][2]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [2]),
        .O(\dci_reg[data_reg][31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][30]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [27]),
        .O(\dci_reg[data_reg][31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][31]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [28]),
        .O(\dci_reg[data_reg][31] [28]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \dmi_rsp_o[data][31]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_req[addr] [6]),
        .I4(\dmi_req[addr] [5]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][3]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [3]),
        .O(\dci_reg[data_reg][31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][4]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [4]),
        .O(\dci_reg[data_reg][31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][5]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [5]),
        .O(\dci_reg[data_reg][31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][6]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [6]),
        .O(\dci_reg[data_reg][31] [6]));
  LUT6 #(
    .INIT(64'h0000000010240000)) 
    \dmi_rsp_o[data][7]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_req[addr] [0]),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_rsp_o[data][7]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][7]_i_2 
       (.I0(\dmi_rsp_o_reg[data][31] [7]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBAAAAA)) 
    \dmi_rsp_o[data][8]_i_1 
       (.I0(\dmi_rsp_o[data][9]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][9]_i_3_n_0 ),
        .I2(\dmi_rsp_o_reg[data][10] [0]),
        .I3(\dmi_rsp_o[data][9]_i_4_n_0 ),
        .I4(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I5(\dmi_rsp_o[data][8]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][8]_i_2 
       (.I0(\dmi_rsp_o_reg[data][31] [8]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBAAAAA)) 
    \dmi_rsp_o[data][9]_i_1 
       (.I0(\dmi_rsp_o[data][9]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][9]_i_3_n_0 ),
        .I2(\dmi_rsp_o_reg[data][10] [1]),
        .I3(\dmi_rsp_o[data][9]_i_4_n_0 ),
        .I4(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I5(\dmi_rsp_o[data][9]_i_5_n_0 ),
        .O(\dci_reg[data_reg][31] [9]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dmi_rsp_o[data][9]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_rsp_o_reg[data][0] ),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dmi_rsp_o[data][9]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \dmi_rsp_o[data][9]_i_4 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][9]_i_5 
       (.I0(\dmi_rsp_o_reg[data][31] [9]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \dr_trigger[sreg][0]_i_1 
       (.I0(tap_ctrl_state[0]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[2]),
        .I3(tap_ctrl_state[1]),
        .O(\dr_trigger[sreg] ));
  FDCE \dr_trigger_reg[sreg][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger[sreg] ),
        .Q(\dr_trigger_reg[sreg_n_0_][0] ));
  FDCE \dr_trigger_reg[sreg][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger_reg[sreg_n_0_][0] ),
        .Q(\dr_trigger_reg[sreg_n_0_][1] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    jtag_tdo_o_i_1
       (.I0(\tap_reg_reg[ireg_n_0_][0] ),
        .I1(jtag_tdo_o_i_2_n_0),
        .I2(jtag_tdo_o_i_3_n_0),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(jtag_tdo_o),
        .O(jtag_tdo_o_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    jtag_tdo_o_i_2
       (.I0(tap_ctrl_state[1]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[2]),
        .O(jtag_tdo_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    jtag_tdo_o_i_3
       (.I0(\tap_reg_reg[bypass]__0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][1] ),
        .I3(\tap_reg_reg[ireg_n_0_][2] ),
        .I4(jtag_tdo_o_i_4_n_0),
        .O(jtag_tdo_o_i_3_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    jtag_tdo_o_i_4
       (.I0(\tap_reg_reg[idcode] [0]),
        .I1(\tap_reg_reg[dmi_n_0_][0] ),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[bypass]__0 ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[dtmcs] [0]),
        .O(jtag_tdo_o_i_4_n_0));
  FDCE jtag_tdo_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdo_o_i_1_n_0),
        .Q(jtag_tdo_o));
  LUT6 #(
    .INIT(64'hBFBFBFBB80808088)) 
    \tap_reg[bypass]_i_1 
       (.I0(\tap_reg[bypass] ),
        .I1(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I2(\tap_reg[bypass]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(\tap_reg_reg[ireg_n_0_][4] ),
        .I5(\tap_reg_reg[bypass]__0 ),
        .O(\tap_reg[bypass]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \tap_reg[bypass]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .O(\tap_reg[bypass] ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tap_reg[bypass]_i_3 
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(\tap_reg_reg[ireg_n_0_][2] ),
        .I2(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[bypass]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][0]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][1] ),
        .O(\tap_reg[dmi] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][10]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [8]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][11] ),
        .O(\tap_reg[dmi] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][11]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [9]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][12] ),
        .O(\tap_reg[dmi] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][12]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [10]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][13] ),
        .O(\tap_reg[dmi] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][13]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [11]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][14] ),
        .O(\tap_reg[dmi] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][14]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [12]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][15] ),
        .O(\tap_reg[dmi] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][15]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [13]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][16] ),
        .O(\tap_reg[dmi] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][16]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [14]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][17] ),
        .O(\tap_reg[dmi] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][17]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [15]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][18] ),
        .O(\tap_reg[dmi] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][18]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [16]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][19] ),
        .O(\tap_reg[dmi] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][19]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [17]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][20] ),
        .O(\tap_reg[dmi] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][1]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][2] ),
        .O(\tap_reg[dmi] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][20]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [18]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][21] ),
        .O(\tap_reg[dmi] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][21]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [19]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][22] ),
        .O(\tap_reg[dmi] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][22]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [20]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][23] ),
        .O(\tap_reg[dmi] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][23]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [21]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][24] ),
        .O(\tap_reg[dmi] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][24]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [22]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][25] ),
        .O(\tap_reg[dmi] [24]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][25]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [23]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][26] ),
        .O(\tap_reg[dmi] [25]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][26]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [24]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][27] ),
        .O(\tap_reg[dmi] [26]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][27]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [25]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][28] ),
        .O(\tap_reg[dmi] [27]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][28]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [26]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][29] ),
        .O(\tap_reg[dmi] [28]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][29]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [27]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][30] ),
        .O(\tap_reg[dmi] [29]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][2]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][3] ),
        .O(\tap_reg[dmi] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][30]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [28]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][31] ),
        .O(\tap_reg[dmi] [30]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][31]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [29]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][32] ),
        .O(\tap_reg[dmi] [31]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][32]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [30]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][33] ),
        .O(\tap_reg[dmi] [32]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][33]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [31]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[0]),
        .O(\tap_reg[dmi] [33]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][34]_i_1 
       (.I0(\dmi_req[addr] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[1]),
        .O(\tap_reg[dmi] [34]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][35]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[2]),
        .O(\tap_reg[dmi] [35]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][36]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[3]),
        .O(\tap_reg[dmi] [36]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][37]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[4]),
        .O(\tap_reg[dmi] [37]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][38]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[5]),
        .O(\tap_reg[dmi] [38]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][39]_i_1 
       (.I0(\dmi_req[addr] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[6]),
        .O(\tap_reg[dmi] [39]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][3]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][4] ),
        .O(\tap_reg[dmi] [3]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \tap_reg[dmi][40]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[ireg_n_0_][4] ),
        .O(\tap_reg[dmi][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][40]_i_2 
       (.I0(\dmi_req[addr] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_sync[tdi] ),
        .O(\tap_reg[dmi] [40]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][4]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][5] ),
        .O(\tap_reg[dmi] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][5]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][6] ),
        .O(\tap_reg[dmi] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][6]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [4]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][7] ),
        .O(\tap_reg[dmi] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][7]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][8] ),
        .O(\tap_reg[dmi] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][8]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][9] ),
        .O(\tap_reg[dmi] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][9]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [7]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][10] ),
        .O(\tap_reg[dmi] [9]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][0]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [1]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][10]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [11]),
        .O(\tap_reg[dtmcs] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][11]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [12]),
        .O(\tap_reg[dtmcs] [11]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][12]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [13]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [12]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][13]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [14]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [13]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][14]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [15]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [14]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][15]_i_1 
       (.I0(p_1_in),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][16]_i_1 
       (.I0(\dmi_ctrl_reg[dmireset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs_n_0_][17] ),
        .O(\tap_reg[dtmcs] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][17]_i_1 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [18]),
        .O(\tap_reg[dtmcs] [17]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][18]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [19]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [18]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][19]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [20]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [19]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][1]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [1]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][20]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [21]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [20]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][21]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [22]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [21]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][22]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [23]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [22]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][23]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [24]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [23]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][24]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [25]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [24]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][25]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [26]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [25]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][26]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [27]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [26]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][27]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [28]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [27]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][28]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [29]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [28]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][29]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [30]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [29]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][2]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [3]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [2]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][30]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [31]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [30]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \tap_reg[dtmcs][31]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][4] ),
        .I5(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\tap_reg[dtmcs][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][31]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [31]));
  LUT6 #(
    .INIT(64'h000000005D000000)) 
    \tap_reg[dtmcs][31]_i_3 
       (.I0(tap_ctrl_state[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(tap_ctrl_state[3]),
        .O(\tap_reg[dtmcs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][3]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [4]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [3]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][4]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [5]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [4]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][5]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [6]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [5]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][6]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [7]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [6]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][7]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [8]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [7]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][8]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [9]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [8]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][9]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [10]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [9]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[idcode][0]_i_1 
       (.I0(\tap_reg_reg[idcode] [1]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [0]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][10]_i_1 
       (.I0(\tap_reg_reg[idcode] [11]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [10]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][11]_i_1 
       (.I0(\tap_reg_reg[idcode] [12]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [11]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][12]_i_1 
       (.I0(\tap_reg_reg[idcode] [13]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [12]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][13]_i_1 
       (.I0(\tap_reg_reg[idcode] [14]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [13]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][14]_i_1 
       (.I0(\tap_reg_reg[idcode] [15]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [14]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][15]_i_1 
       (.I0(\tap_reg_reg[idcode] [16]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [15]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][16]_i_1 
       (.I0(\tap_reg_reg[idcode] [17]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [16]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][17]_i_1 
       (.I0(\tap_reg_reg[idcode] [18]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [17]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][18]_i_1 
       (.I0(\tap_reg_reg[idcode] [19]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [18]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][19]_i_1 
       (.I0(\tap_reg_reg[idcode] [20]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [19]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][1]_i_1 
       (.I0(\tap_reg_reg[idcode] [2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [1]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][20]_i_1 
       (.I0(\tap_reg_reg[idcode] [21]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [20]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][21]_i_1 
       (.I0(\tap_reg_reg[idcode] [22]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [21]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][22]_i_1 
       (.I0(\tap_reg_reg[idcode] [23]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [22]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][23]_i_1 
       (.I0(\tap_reg_reg[idcode] [24]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [23]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][24]_i_1 
       (.I0(\tap_reg_reg[idcode] [25]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [24]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][25]_i_1 
       (.I0(\tap_reg_reg[idcode] [26]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [25]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][26]_i_1 
       (.I0(\tap_reg_reg[idcode] [27]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [26]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][27]_i_1 
       (.I0(\tap_reg_reg[idcode] [28]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [27]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][28]_i_1 
       (.I0(\tap_reg_reg[idcode] [29]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [28]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][29]_i_1 
       (.I0(\tap_reg_reg[idcode] [30]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [29]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][2]_i_1 
       (.I0(\tap_reg_reg[idcode] [3]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [2]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][30]_i_1 
       (.I0(\tap_reg_reg[idcode] [31]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [30]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \tap_reg[idcode][31]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[ireg_n_0_][4] ),
        .O(\tap_reg[idcode][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][3]_i_1 
       (.I0(\tap_reg_reg[idcode] [4]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [3]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][4]_i_1 
       (.I0(\tap_reg_reg[idcode] [5]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [4]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][5]_i_1 
       (.I0(\tap_reg_reg[idcode] [6]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [5]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][6]_i_1 
       (.I0(\tap_reg_reg[idcode] [7]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [6]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][7]_i_1 
       (.I0(\tap_reg_reg[idcode] [8]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [7]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][8]_i_1 
       (.I0(\tap_reg_reg[idcode] [9]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [8]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][9]_i_1 
       (.I0(\tap_reg_reg[idcode] [10]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [9]));
  LUT4 #(
    .INIT(16'hFF09)) 
    \tap_reg[ireg][0]_i_1 
       (.I0(tap_ctrl_state[1]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[2]),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[ireg][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][1]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][2] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][2]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][3]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][4] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000F0000F)) 
    \tap_reg[ireg][4]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[3]),
        .I5(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][4]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_2_n_0 ));
  FDCE \tap_reg_reg[bypass] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_reg[bypass]_i_1_n_0 ),
        .Q(\tap_reg_reg[bypass]__0 ));
  FDCE \tap_reg_reg[dmi][0] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [0]),
        .Q(\tap_reg_reg[dmi_n_0_][0] ));
  FDCE \tap_reg_reg[dmi][10] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [10]),
        .Q(\tap_reg_reg[dmi_n_0_][10] ));
  FDCE \tap_reg_reg[dmi][11] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [11]),
        .Q(\tap_reg_reg[dmi_n_0_][11] ));
  FDCE \tap_reg_reg[dmi][12] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [12]),
        .Q(\tap_reg_reg[dmi_n_0_][12] ));
  FDCE \tap_reg_reg[dmi][13] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [13]),
        .Q(\tap_reg_reg[dmi_n_0_][13] ));
  FDCE \tap_reg_reg[dmi][14] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [14]),
        .Q(\tap_reg_reg[dmi_n_0_][14] ));
  FDCE \tap_reg_reg[dmi][15] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [15]),
        .Q(\tap_reg_reg[dmi_n_0_][15] ));
  FDCE \tap_reg_reg[dmi][16] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [16]),
        .Q(\tap_reg_reg[dmi_n_0_][16] ));
  FDCE \tap_reg_reg[dmi][17] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [17]),
        .Q(\tap_reg_reg[dmi_n_0_][17] ));
  FDCE \tap_reg_reg[dmi][18] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [18]),
        .Q(\tap_reg_reg[dmi_n_0_][18] ));
  FDCE \tap_reg_reg[dmi][19] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [19]),
        .Q(\tap_reg_reg[dmi_n_0_][19] ));
  FDCE \tap_reg_reg[dmi][1] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [1]),
        .Q(\tap_reg_reg[dmi_n_0_][1] ));
  FDCE \tap_reg_reg[dmi][20] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [20]),
        .Q(\tap_reg_reg[dmi_n_0_][20] ));
  FDCE \tap_reg_reg[dmi][21] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [21]),
        .Q(\tap_reg_reg[dmi_n_0_][21] ));
  FDCE \tap_reg_reg[dmi][22] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [22]),
        .Q(\tap_reg_reg[dmi_n_0_][22] ));
  FDCE \tap_reg_reg[dmi][23] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [23]),
        .Q(\tap_reg_reg[dmi_n_0_][23] ));
  FDCE \tap_reg_reg[dmi][24] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [24]),
        .Q(\tap_reg_reg[dmi_n_0_][24] ));
  FDCE \tap_reg_reg[dmi][25] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [25]),
        .Q(\tap_reg_reg[dmi_n_0_][25] ));
  FDCE \tap_reg_reg[dmi][26] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [26]),
        .Q(\tap_reg_reg[dmi_n_0_][26] ));
  FDCE \tap_reg_reg[dmi][27] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [27]),
        .Q(\tap_reg_reg[dmi_n_0_][27] ));
  FDCE \tap_reg_reg[dmi][28] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [28]),
        .Q(\tap_reg_reg[dmi_n_0_][28] ));
  FDCE \tap_reg_reg[dmi][29] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [29]),
        .Q(\tap_reg_reg[dmi_n_0_][29] ));
  FDCE \tap_reg_reg[dmi][2] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [2]),
        .Q(\tap_reg_reg[dmi_n_0_][2] ));
  FDCE \tap_reg_reg[dmi][30] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [30]),
        .Q(\tap_reg_reg[dmi_n_0_][30] ));
  FDCE \tap_reg_reg[dmi][31] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [31]),
        .Q(\tap_reg_reg[dmi_n_0_][31] ));
  FDCE \tap_reg_reg[dmi][32] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [32]),
        .Q(\tap_reg_reg[dmi_n_0_][32] ));
  FDCE \tap_reg_reg[dmi][33] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [33]),
        .Q(\tap_reg_reg[dmi_n_0_][33] ));
  FDCE \tap_reg_reg[dmi][34] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [34]),
        .Q(p_0_in__0[0]));
  FDCE \tap_reg_reg[dmi][35] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [35]),
        .Q(p_0_in__0[1]));
  FDCE \tap_reg_reg[dmi][36] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [36]),
        .Q(p_0_in__0[2]));
  FDCE \tap_reg_reg[dmi][37] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [37]),
        .Q(p_0_in__0[3]));
  FDCE \tap_reg_reg[dmi][38] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [38]),
        .Q(p_0_in__0[4]));
  FDCE \tap_reg_reg[dmi][39] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [39]),
        .Q(p_0_in__0[5]));
  FDCE \tap_reg_reg[dmi][3] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [3]),
        .Q(\tap_reg_reg[dmi_n_0_][3] ));
  FDCE \tap_reg_reg[dmi][40] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [40]),
        .Q(p_0_in__0[6]));
  FDCE \tap_reg_reg[dmi][4] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [4]),
        .Q(\tap_reg_reg[dmi_n_0_][4] ));
  FDCE \tap_reg_reg[dmi][5] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [5]),
        .Q(\tap_reg_reg[dmi_n_0_][5] ));
  FDCE \tap_reg_reg[dmi][6] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [6]),
        .Q(\tap_reg_reg[dmi_n_0_][6] ));
  FDCE \tap_reg_reg[dmi][7] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [7]),
        .Q(\tap_reg_reg[dmi_n_0_][7] ));
  FDCE \tap_reg_reg[dmi][8] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [8]),
        .Q(\tap_reg_reg[dmi_n_0_][8] ));
  FDCE \tap_reg_reg[dmi][9] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [9]),
        .Q(\tap_reg_reg[dmi_n_0_][9] ));
  FDCE \tap_reg_reg[dtmcs][0] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [0]),
        .Q(\tap_reg_reg[dtmcs] [0]));
  FDCE \tap_reg_reg[dtmcs][10] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [10]),
        .Q(\tap_reg_reg[dtmcs] [10]));
  FDCE \tap_reg_reg[dtmcs][11] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [11]),
        .Q(\tap_reg_reg[dtmcs] [11]));
  FDCE \tap_reg_reg[dtmcs][12] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [12]),
        .Q(\tap_reg_reg[dtmcs] [12]));
  FDCE \tap_reg_reg[dtmcs][13] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [13]),
        .Q(\tap_reg_reg[dtmcs] [13]));
  FDCE \tap_reg_reg[dtmcs][14] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [14]),
        .Q(\tap_reg_reg[dtmcs] [14]));
  FDCE \tap_reg_reg[dtmcs][15] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [15]),
        .Q(\tap_reg_reg[dtmcs] [15]));
  FDCE \tap_reg_reg[dtmcs][16] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [16]),
        .Q(p_1_in));
  FDCE \tap_reg_reg[dtmcs][17] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [17]),
        .Q(\tap_reg_reg[dtmcs_n_0_][17] ));
  FDCE \tap_reg_reg[dtmcs][18] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [18]),
        .Q(\tap_reg_reg[dtmcs] [18]));
  FDCE \tap_reg_reg[dtmcs][19] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [19]),
        .Q(\tap_reg_reg[dtmcs] [19]));
  FDCE \tap_reg_reg[dtmcs][1] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [1]),
        .Q(\tap_reg_reg[dtmcs] [1]));
  FDCE \tap_reg_reg[dtmcs][20] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [20]),
        .Q(\tap_reg_reg[dtmcs] [20]));
  FDCE \tap_reg_reg[dtmcs][21] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [21]),
        .Q(\tap_reg_reg[dtmcs] [21]));
  FDCE \tap_reg_reg[dtmcs][22] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [22]),
        .Q(\tap_reg_reg[dtmcs] [22]));
  FDCE \tap_reg_reg[dtmcs][23] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [23]),
        .Q(\tap_reg_reg[dtmcs] [23]));
  FDCE \tap_reg_reg[dtmcs][24] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [24]),
        .Q(\tap_reg_reg[dtmcs] [24]));
  FDCE \tap_reg_reg[dtmcs][25] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [25]),
        .Q(\tap_reg_reg[dtmcs] [25]));
  FDCE \tap_reg_reg[dtmcs][26] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [26]),
        .Q(\tap_reg_reg[dtmcs] [26]));
  FDCE \tap_reg_reg[dtmcs][27] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [27]),
        .Q(\tap_reg_reg[dtmcs] [27]));
  FDCE \tap_reg_reg[dtmcs][28] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [28]),
        .Q(\tap_reg_reg[dtmcs] [28]));
  FDCE \tap_reg_reg[dtmcs][29] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [29]),
        .Q(\tap_reg_reg[dtmcs] [29]));
  FDCE \tap_reg_reg[dtmcs][2] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [2]),
        .Q(\tap_reg_reg[dtmcs] [2]));
  FDCE \tap_reg_reg[dtmcs][30] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [30]),
        .Q(\tap_reg_reg[dtmcs] [30]));
  FDCE \tap_reg_reg[dtmcs][31] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [31]),
        .Q(\tap_reg_reg[dtmcs] [31]));
  FDCE \tap_reg_reg[dtmcs][3] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [3]),
        .Q(\tap_reg_reg[dtmcs] [3]));
  FDCE \tap_reg_reg[dtmcs][4] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [4]),
        .Q(\tap_reg_reg[dtmcs] [4]));
  FDCE \tap_reg_reg[dtmcs][5] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [5]),
        .Q(\tap_reg_reg[dtmcs] [5]));
  FDCE \tap_reg_reg[dtmcs][6] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [6]),
        .Q(\tap_reg_reg[dtmcs] [6]));
  FDCE \tap_reg_reg[dtmcs][7] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [7]),
        .Q(\tap_reg_reg[dtmcs] [7]));
  FDCE \tap_reg_reg[dtmcs][8] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [8]),
        .Q(\tap_reg_reg[dtmcs] [8]));
  FDCE \tap_reg_reg[dtmcs][9] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [9]),
        .Q(\tap_reg_reg[dtmcs] [9]));
  FDCE \tap_reg_reg[idcode][0] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [0]),
        .Q(\tap_reg_reg[idcode] [0]));
  FDCE \tap_reg_reg[idcode][10] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [10]),
        .Q(\tap_reg_reg[idcode] [10]));
  FDCE \tap_reg_reg[idcode][11] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [11]),
        .Q(\tap_reg_reg[idcode] [11]));
  FDCE \tap_reg_reg[idcode][12] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [12]),
        .Q(\tap_reg_reg[idcode] [12]));
  FDCE \tap_reg_reg[idcode][13] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [13]),
        .Q(\tap_reg_reg[idcode] [13]));
  FDCE \tap_reg_reg[idcode][14] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [14]),
        .Q(\tap_reg_reg[idcode] [14]));
  FDCE \tap_reg_reg[idcode][15] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [15]),
        .Q(\tap_reg_reg[idcode] [15]));
  FDCE \tap_reg_reg[idcode][16] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [16]),
        .Q(\tap_reg_reg[idcode] [16]));
  FDCE \tap_reg_reg[idcode][17] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [17]),
        .Q(\tap_reg_reg[idcode] [17]));
  FDCE \tap_reg_reg[idcode][18] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [18]),
        .Q(\tap_reg_reg[idcode] [18]));
  FDCE \tap_reg_reg[idcode][19] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [19]),
        .Q(\tap_reg_reg[idcode] [19]));
  FDCE \tap_reg_reg[idcode][1] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [1]),
        .Q(\tap_reg_reg[idcode] [1]));
  FDCE \tap_reg_reg[idcode][20] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [20]),
        .Q(\tap_reg_reg[idcode] [20]));
  FDCE \tap_reg_reg[idcode][21] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [21]),
        .Q(\tap_reg_reg[idcode] [21]));
  FDCE \tap_reg_reg[idcode][22] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [22]),
        .Q(\tap_reg_reg[idcode] [22]));
  FDCE \tap_reg_reg[idcode][23] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [23]),
        .Q(\tap_reg_reg[idcode] [23]));
  FDCE \tap_reg_reg[idcode][24] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [24]),
        .Q(\tap_reg_reg[idcode] [24]));
  FDCE \tap_reg_reg[idcode][25] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [25]),
        .Q(\tap_reg_reg[idcode] [25]));
  FDCE \tap_reg_reg[idcode][26] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [26]),
        .Q(\tap_reg_reg[idcode] [26]));
  FDCE \tap_reg_reg[idcode][27] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [27]),
        .Q(\tap_reg_reg[idcode] [27]));
  FDCE \tap_reg_reg[idcode][28] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [28]),
        .Q(\tap_reg_reg[idcode] [28]));
  FDCE \tap_reg_reg[idcode][29] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [29]),
        .Q(\tap_reg_reg[idcode] [29]));
  FDCE \tap_reg_reg[idcode][2] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [2]),
        .Q(\tap_reg_reg[idcode] [2]));
  FDCE \tap_reg_reg[idcode][30] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [30]),
        .Q(\tap_reg_reg[idcode] [30]));
  FDCE \tap_reg_reg[idcode][31] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [31]),
        .Q(\tap_reg_reg[idcode] [31]));
  FDCE \tap_reg_reg[idcode][3] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [3]),
        .Q(\tap_reg_reg[idcode] [3]));
  FDCE \tap_reg_reg[idcode][4] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [4]),
        .Q(\tap_reg_reg[idcode] [4]));
  FDCE \tap_reg_reg[idcode][5] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [5]),
        .Q(\tap_reg_reg[idcode] [5]));
  FDCE \tap_reg_reg[idcode][6] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [6]),
        .Q(\tap_reg_reg[idcode] [6]));
  FDCE \tap_reg_reg[idcode][7] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [7]),
        .Q(\tap_reg_reg[idcode] [7]));
  FDCE \tap_reg_reg[idcode][8] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [8]),
        .Q(\tap_reg_reg[idcode] [8]));
  FDCE \tap_reg_reg[idcode][9] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [9]),
        .Q(\tap_reg_reg[idcode] [9]));
  FDCE \tap_reg_reg[ireg][0] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][0]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][0] ));
  FDCE \tap_reg_reg[ireg][1] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][1]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][1] ));
  FDCE \tap_reg_reg[ireg][2] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][2]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][2] ));
  FDCE \tap_reg_reg[ireg][3] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][3]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][3] ));
  FDCE \tap_reg_reg[ireg][4] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][4]_i_2_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][4] ));
  FDCE \tap_sync_reg[tck_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tck_i),
        .Q(\tap_sync_reg[tck_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tck_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tck_ff_n_0_][0] ),
        .Q(p_0_in[0]));
  FDCE \tap_sync_reg[tck_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_0_in[0]),
        .Q(p_0_in[1]));
  FDCE \tap_sync_reg[tdi_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdi_i),
        .Q(\tap_sync_reg[tdi_ff] [0]));
  FDCE \tap_sync_reg[tdi_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [0]),
        .Q(\tap_sync_reg[tdi_ff] [1]));
  FDCE \tap_sync_reg[tdi_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [1]),
        .Q(\tap_sync[tdi] ));
  FDCE \tap_sync_reg[tms_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tms_i),
        .Q(\tap_sync_reg[tms_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tms_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][0] ),
        .Q(\tap_sync_reg[tms_ff_n_0_][1] ));
  FDCE \tap_sync_reg[tms_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][1] ),
        .Q(\tap_sync[tms] ));
  FDCE \tap_sync_reg[trst_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_trst_i),
        .Q(\tap_sync_reg[trst_ff_n_0_][0] ));
  FDCE \tap_sync_reg[trst_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][0] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][1] ));
  FDCE \tap_sync_reg[trst_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][1] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    mem_ram_b0_reg_0_0,
    mem_ram_b3_reg_1_0,
    mem_ram_b0_reg_0_1,
    mem_ram_b0_reg_0_2,
    mem_ram_b0_reg_0_3,
    mem_ram_b0_reg_1_0,
    mem_ram_b1_reg_1_0,
    mem_ram_b2_reg_0_0,
    mem_ram_b3_reg_0_0,
    mem_ram_b3_reg_1_1,
    mem_ram_b3_reg_1_2,
    rden0,
    clk,
    rstn_sys,
    \dmem_req[stb] ,
    m_axi_rdata,
    pending,
    bus_rw,
    ADDRARDADDR,
    mem_ram_b0_reg_1_1,
    mem_ram_b1_reg_0_0,
    mem_ram_b2_reg_0_1,
    mem_ram_b3_reg_1_3,
    mem_ram_b0_reg_1_2,
    addr,
    mem_ram_b1_reg_1_1,
    mem_ram_b2_reg_0_2,
    mem_ram_b2_reg_1_0,
    WEA);
  output rden;
  output \dmem_rsp[ack] ;
  output mem_ram_b0_reg_0_0;
  output [21:0]mem_ram_b3_reg_1_0;
  output mem_ram_b0_reg_0_1;
  output mem_ram_b0_reg_0_2;
  output mem_ram_b0_reg_0_3;
  output mem_ram_b0_reg_1_0;
  output mem_ram_b1_reg_1_0;
  output mem_ram_b2_reg_0_0;
  output mem_ram_b3_reg_0_0;
  output mem_ram_b3_reg_1_1;
  output mem_ram_b3_reg_1_2;
  input rden0;
  input clk;
  input rstn_sys;
  input \dmem_req[stb] ;
  input [9:0]m_axi_rdata;
  input pending;
  input bus_rw;
  input [12:0]ADDRARDADDR;
  input [9:0]mem_ram_b0_reg_1_1;
  input [8:0]mem_ram_b1_reg_0_0;
  input [8:0]mem_ram_b2_reg_0_1;
  input [31:0]mem_ram_b3_reg_1_3;
  input [0:0]mem_ram_b0_reg_1_2;
  input [7:0]addr;
  input [0:0]mem_ram_b1_reg_1_1;
  input [0:0]mem_ram_b2_reg_0_2;
  input [0:0]mem_ram_b2_reg_1_0;
  input [0:0]WEA;

  wire [12:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [7:0]addr;
  wire bus_rw;
  wire clk;
  wire \dmem_req[stb] ;
  wire \dmem_rsp[ack] ;
  wire [9:0]m_axi_rdata;
  wire mem_ram_b0_reg_0_0;
  wire mem_ram_b0_reg_0_1;
  wire mem_ram_b0_reg_0_2;
  wire mem_ram_b0_reg_0_3;
  wire mem_ram_b0_reg_1_0;
  wire [9:0]mem_ram_b0_reg_1_1;
  wire [0:0]mem_ram_b0_reg_1_2;
  wire [8:0]mem_ram_b1_reg_0_0;
  wire mem_ram_b1_reg_1_0;
  wire [0:0]mem_ram_b1_reg_1_1;
  wire mem_ram_b2_reg_0_0;
  wire [8:0]mem_ram_b2_reg_0_1;
  wire [0:0]mem_ram_b2_reg_0_2;
  wire [0:0]mem_ram_b2_reg_1_0;
  wire mem_ram_b3_reg_0_0;
  wire [21:0]mem_ram_b3_reg_1_0;
  wire mem_ram_b3_reg_1_1;
  wire mem_ram_b3_reg_1_2;
  wire [31:0]mem_ram_b3_reg_1_3;
  wire pending;
  wire [31:0]rdata_reg;
  wire rden;
  wire rden0;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dmem_req[stb] ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[12:10],mem_ram_b0_reg_1_1[9:6],mem_ram_b1_reg_0_0[3],mem_ram_b2_reg_0_1[4],mem_ram_b0_reg_1_1[3:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[3:0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,addr[7:5],mem_ram_b0_reg_1_1[9:8],addr[4:1],mem_ram_b0_reg_1_1[3],mem_ram_b2_reg_0_1[2],mem_ram_b1_reg_0_0[1],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[2:0],rdata_reg[4]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[8:5],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:6],mem_ram_b0_reg_1_1[5:4],mem_ram_b1_reg_0_0[2],mem_ram_b0_reg_1_1[2],mem_ram_b1_reg_0_0[1:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[6:3]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[8:4],ADDRARDADDR[7:6],addr[2:1],mem_ram_b2_reg_0_1[3:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[9:7],rdata_reg[12]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b2_reg_0_1[8:6],mem_ram_b1_reg_0_0[5],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:5],mem_ram_b0_reg_1_1[4],mem_ram_b2_reg_0_1[3],mem_ram_b2_reg_0_2,ADDRARDADDR[1],mem_ram_b2_reg_0_1[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[19],mem_ram_b3_reg_1_0[12:10]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b2_reg_0_1[8:6],ADDRARDADDR[9],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:6],mem_ram_b0_reg_1_1[5:4],mem_ram_b1_reg_0_0[2],ADDRARDADDR[2:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[16:13]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[27],mem_ram_b3_reg_1_0[19:17]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,addr[7:5],ADDRARDADDR[9:8],mem_ram_b0_reg_1_1[7:6],addr[2:1],ADDRARDADDR[3],mem_ram_b2_reg_0_2,mem_ram_b0_reg_1_1[1:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],rdata_reg[31:30],mem_ram_b3_reg_1_0[21:20]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(rdata_reg[0]),
        .I1(rden),
        .I2(m_axi_rdata[0]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(rdata_reg[3]),
        .I1(rden),
        .I2(m_axi_rdata[3]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_3));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(rdata_reg[19]),
        .I1(rden),
        .I2(m_axi_rdata[6]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b2_reg_0_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(rdata_reg[2]),
        .I1(rden),
        .I2(m_axi_rdata[2]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_2));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(rdata_reg[4]),
        .I1(rden),
        .I2(m_axi_rdata[4]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_1_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(rdata_reg[1]),
        .I1(rden),
        .I2(m_axi_rdata[1]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_1));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(rdata_reg[12]),
        .I1(rden),
        .I2(m_axi_rdata[5]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b1_reg_1_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(rdata_reg[31]),
        .I1(rden),
        .I2(m_axi_rdata[9]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_1_2));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(rdata_reg[30]),
        .I1(rden),
        .I2(m_axi_rdata[8]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_1_1));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(rdata_reg[27]),
        .I1(rden),
        .I2(m_axi_rdata[7]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_0_0));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (\w_pnt_reg[0]_0 ,
    D,
    clk_0,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    E,
    \trigger_module_enable.hw_trigger_fired_reg ,
    \execute_engine[ir_nxt] ,
    clk_1,
    \r_pnt_reg[0]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \w_pnt_reg[1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \execute_engine_reg[next_pc][1] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_1 ,
    \trap_ctrl_reg[env_pending]__0 ,
    Q,
    \trap_ctrl_reg[exc_buf][0] ,
    DOC,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \fetch_engine_reg[restart]__0 ,
    \csr[tdata1_rd] ,
    CO,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \r_pnt[1]_i_2_0 ,
    rdata_o0_out,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine_reg[pc][1] ,
    \FSM_sequential_execute_engine_reg[state][0]_3 ,
    \r_pnt_reg[1]_0 ,
    \r_pnt_reg[0]_1 ,
    \execute_engine[ir][25]_i_3 ,
    \execute_engine[ir][26]_i_5 ,
    \w_pnt_reg[1]_1 ,
    \ipb[we] ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    \issue_engine_enabled.issue_engine_reg[align]_14 ,
    wdata_i);
  output \w_pnt_reg[0]_0 ;
  output [0:0]D;
  output [15:0]clk_0;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]E;
  output [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  output \execute_engine[ir_nxt] ;
  output clk_1;
  output [0:0]\r_pnt_reg[0]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \w_pnt_reg[1]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \execute_engine_reg[next_pc][1] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_1 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [3:0]Q;
  input [0:0]\trap_ctrl_reg[exc_buf][0] ;
  input [0:0]DOC;
  input \issue_engine[valid]1 ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\csr[tdata1_rd] ;
  input [0:0]CO;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \r_pnt[1]_i_2_0 ;
  input [10:0]rdata_o0_out;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine_reg[pc][1] ;
  input \FSM_sequential_execute_engine_reg[state][0]_3 ;
  input \r_pnt_reg[1]_0 ;
  input [0:0]\r_pnt_reg[0]_1 ;
  input \execute_engine[ir][25]_i_3 ;
  input \execute_engine[ir][26]_i_5 ;
  input [0:0]\w_pnt_reg[1]_1 ;
  input [1:0]\ipb[we] ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  input \issue_engine_enabled.issue_engine_reg[align]_14 ;
  input [16:0]wdata_i;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_3 ;
  wire [3:0]Q;
  wire clk;
  wire [15:0]clk_0;
  wire clk_1;
  wire [1:0]\csr[tdata1_rd] ;
  wire \execute_engine[ir][25]_i_3 ;
  wire \execute_engine[ir][26]_i_5 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[pc][31]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \execute_engine_reg[pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\ipb[we] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_4_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_5_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_14 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire p_1_in__0;
  wire [0:0]r_nxt;
  wire \r_pnt[1]_i_1_n_0 ;
  wire \r_pnt[1]_i_2_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_4_n_0 ;
  wire \r_pnt[1]_i_5_n_0 ;
  wire r_pnt_ff;
  wire [0:0]\r_pnt_reg[0]_0 ;
  wire [0:0]\r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire [16:16]rdata_o;
  wire [10:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][0] ;
  wire [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]\w_pnt_reg[1]_1 ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFBAAAFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11101111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine_reg[state][0]_3 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(clk_0[10]),
        .I1(rdata_o0_out[5]),
        .I2(clk_0[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \execute_engine[ir][15]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(clk_0[12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][1]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[12]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'h232223330F000FFF)) 
    \execute_engine[ir][25]_i_6 
       (.I0(\execute_engine[ir][25]_i_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_3 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(clk_0[2]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_4 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][26]_i_7 
       (.I0(clk_0[0]),
        .I1(rdata_o0_out[0]),
        .I2(clk_0[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][26]_i_9 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0000000045400000)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][26]_i_5 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[11]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_5 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_6 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][30]_i_8 
       (.I0(clk_0[6]),
        .I1(rdata_o0_out[4]),
        .I2(clk_0[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .O(\execute_engine[ir_nxt] ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][31]_i_10 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[10]),
        .I4(rdata_o0_out[6]),
        .I5(clk_0[11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_11 
       (.I0(clk_0[14]),
        .I1(rdata_o0_out[9]),
        .I2(clk_0[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(clk_0[0]),
        .I1(clk_0[1]),
        .O(clk_1));
  LUT5 #(
    .INIT(32'h004000FF)) 
    \execute_engine[pc][31]_i_1 
       (.I0(\csr[tdata1_rd] [1]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [0]),
        .I3(\execute_engine_reg[pc][1] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_reg ));
  LUT6 #(
    .INIT(64'hFF00FFF0F8F0F8F0)) 
    \execute_engine[pc][31]_i_3 
       (.I0(clk_0[1]),
        .I1(clk_0[0]),
        .I2(\r_pnt[1]_i_4_n_0 ),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine[pc][31]_i_3_n_0 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(r_nxt),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAACFAA00AACC)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_14 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_1),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \issue_engine_enabled.issue_engine[align]_i_4 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \issue_engine_enabled.issue_engine[align]_i_5 
       (.I0(\execute_engine[pc][31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_sequential_execute_engine_reg[state][0] ),
        .O(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(p_1_in__0),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[1:0]),
        .DOB(clk_0[3:2]),
        .DOC(clk_0[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[13:12]),
        .DOB(clk_0[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[7:6]),
        .DOB(clk_0[9:8]),
        .DOC(clk_0[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1__0 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\r_pnt_reg[0]_1 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt[1]_i_2_n_0 ),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000003005F)) 
    \r_pnt[1]_i_2 
       (.I0(clk_1),
        .I1(\issue_engine[valid]1 ),
        .I2(\r_pnt_reg[1]_0 ),
        .I3(\r_pnt[1]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DC0054)) 
    \r_pnt[1]_i_2__0 
       (.I0(\r_pnt[1]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(clk_1),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_4 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FFFFFFFF)) 
    \r_pnt[1]_i_5 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\execute_engine[pc][31]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0] ),
        .I5(\r_pnt[1]_i_2_0 ),
        .O(\r_pnt[1]_i_5_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1_n_0 ),
        .Q(p_1_in__0));
  LUT6 #(
    .INIT(64'h00000000FFFFFDFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h4544444445555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][0] ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I2(DOC),
        .I3(\issue_engine[valid]1 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h31330200)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\w_pnt_reg[1]_1 ),
        .I3(\ipb[we] [1]),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_1 ),
        .Q(\w_pnt_reg[0]_0 ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \ipb[we] ,
    DOC,
    wdata_i,
    Q,
    pending_reg,
    \arbiter_reg[b_req] ,
    \fetch_engine_reg[pc][8] ,
    \fetch_engine_reg[pc][8]_0 ,
    \fetch_engine_reg[pc][11] ,
    \fetch_engine_reg[pc][9] ,
    \arbiter_reg[a_req] ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][4] ,
    \fetch_engine_reg[pc][5] ,
    \fetch_engine_reg[pc][3] ,
    \fetch_engine_reg[pc][7] ,
    \fetch_engine_reg[pc][6] ,
    \fetch_engine_reg[pc][3]_0 ,
    \fetch_engine_reg[pc][2]_0 ,
    \fetch_engine_reg[pc][2]_1 ,
    \fetch_engine_reg[pc][5]_0 ,
    \fetch_engine_reg[pc][4]_0 ,
    \fetch_engine_reg[pc][3]_1 ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    m_axi_wvalid,
    pending_reg_0,
    m_axi_awvalid,
    WEA,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    addr,
    \fetch_engine_reg[pc][15] ,
    \fetch_engine_reg[pc][17] ,
    \keeper_reg[busy] ,
    irq_active_reg,
    \fetch_engine_reg[pc][8]_1 ,
    \fetch_engine_reg[pc][3]_2 ,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0] ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][8]_2 ,
    \fetch_engine_reg[pc][9]_0 ,
    \fetch_engine_reg[pc][10] ,
    \fetch_engine_reg[pc][11]_0 ,
    E,
    \fetch_engine_reg[pc][9]_1 ,
    \fetch_engine_reg[pc][8]_3 ,
    \fetch_engine_reg[pc][11]_1 ,
    \fetch_engine_reg[pc][11]_2 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][17]_0 ,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][7]_0 ,
    \fetch_engine_reg[pc][6]_0 ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    \dci_reg[data_reg][31] ,
    \fetch_engine_reg[pc][12] ,
    \fetch_engine_reg[pc][17]_1 ,
    \fetch_engine_reg[pc][6]_1 ,
    \fetch_engine_reg[pc][9]_2 ,
    \fetch_engine_reg[pc][2]_2 ,
    \w_pnt_reg[0]_0 ,
    \fetch_engine_reg[pc][2]_3 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12]_0 ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_3 ,
    \fetch_engine_reg[pc][11]_4 ,
    \fetch_engine_reg[pc][11]_5 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][2]_4 ,
    \fetch_engine_reg[pc][14] ,
    port_sel_reg,
    \fetch_engine_reg[pc][16] ,
    \arbiter_reg[b_req]0 ,
    \fetch_engine_reg[pc][17]_2 ,
    \fetch_engine_reg[pc][14]_0 ,
    \ctrl_reg[lsu_req] ,
    \keeper_reg[err] ,
    \ctrl_nxt[rf_wb_en] ,
    \trap_ctrl_reg[exc_buf][5] ,
    \trap_ctrl_reg[env_pending] ,
    \trap_ctrl_reg[exc_buf][4] ,
    \FSM_sequential_execute_engine_reg[state][1] ,
    \r_pnt_reg[1]_0 ,
    \w_pnt_reg[0]_1 ,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    CO,
    \fetch_engine_reg[restart] ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    p_0_in__0,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    D,
    clk,
    \main_rsp[data] ,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_1 ,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \w_pnt_reg[0]_2 ,
    pending,
    \w_pnt_reg[0]_3 ,
    m_axi_rready_0,
    \arbiter_reg[a_req]__0 ,
    misaligned,
    arbiter_req_reg,
    \arbiter_reg[state] ,
    \execute_engine_reg[ir][15] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_1 ,
    m_axi_wvalid_0,
    m_axi_awvalid_0,
    m_axi_wstrb,
    \m_axi_araddr[31] ,
    \m_axi_araddr[31]_0 ,
    \main_rsp[ack] ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    irq_active_reg_0,
    p_3_in,
    p_2_in,
    \FSM_sequential_fetch_engine[state][1]_i_2_0 ,
    \FSM_sequential_fetch_engine[state][1]_i_2_1 ,
    \nclr_pending_reg[0] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    cpu_debug,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3_0 ,
    \main_rsp[err] ,
    \arbiter_reg[b_req]__0 ,
    \w_pnt_reg[0]_4 ,
    \w_pnt_reg[0]_5 ,
    \w_pnt_reg[0]_6 ,
    arbiter_req_reg_0,
    arbiter_req_reg_1,
    \fetch_engine_reg[state] ,
    \w_pnt_reg[0]_7 ,
    \ctrl_reg[rf_wb_en] ,
    \FSM_sequential_execute_engine[state][3]_i_8_0 ,
    \ctrl_reg[rf_wb_en]_0 ,
    \trap_ctrl_reg[env_pending]__0 ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \execute_engine_reg[ir][12] ,
    \execute_engine_reg[ir][30] ,
    \execute_engine_reg[ir][30]_0 ,
    \execute_engine[ir][26]_i_2_0 ,
    \execute_engine[ir][25]_i_2_0 ,
    \execute_engine[ir][12]_i_3_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine[ir][15]_i_2_0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine[ir][7]_i_3_0 ,
    \execute_engine[ir][26]_i_2_1 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][1] ,
    \w_pnt_reg[0]_8 ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \execute_engine_reg[ir][2]_0 ,
    rstn_sys);
  output [10:0]rdata_o0_out;
  output [1:0]\ipb[we] ;
  output [0:0]DOC;
  output [0:0]wdata_i;
  output [0:0]Q;
  output pending_reg;
  output \arbiter_reg[b_req] ;
  output [5:0]\fetch_engine_reg[pc][8] ;
  output \fetch_engine_reg[pc][8]_0 ;
  output \fetch_engine_reg[pc][11] ;
  output \fetch_engine_reg[pc][9] ;
  output \arbiter_reg[a_req] ;
  output \fetch_engine_reg[pc][2] ;
  output \fetch_engine_reg[pc][4] ;
  output \fetch_engine_reg[pc][5] ;
  output \fetch_engine_reg[pc][3] ;
  output \fetch_engine_reg[pc][7] ;
  output \fetch_engine_reg[pc][6] ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \fetch_engine_reg[pc][2]_0 ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \fetch_engine_reg[pc][5]_0 ;
  output \fetch_engine_reg[pc][4]_0 ;
  output \fetch_engine_reg[pc][3]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output m_axi_wvalid;
  output pending_reg_0;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [6:0]addr;
  output \fetch_engine_reg[pc][15] ;
  output \fetch_engine_reg[pc][17] ;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \fetch_engine_reg[pc][8]_1 ;
  output \fetch_engine_reg[pc][3]_2 ;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0] ;
  output \irq_pending_reg[0] ;
  output \fetch_engine_reg[pc][8]_2 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \fetch_engine_reg[pc][10] ;
  output \fetch_engine_reg[pc][11]_0 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9]_1 ;
  output \fetch_engine_reg[pc][8]_3 ;
  output \fetch_engine_reg[pc][11]_1 ;
  output \fetch_engine_reg[pc][11]_2 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output \debug_mode_enable.debug_ctrl_reg[running] ;
  output [1:0]ADDRARDADDR;
  output [9:0]\fetch_engine_reg[pc][17]_0 ;
  output \dci[execute_ack] ;
  output \fetch_engine_reg[pc][7]_0 ;
  output \fetch_engine_reg[pc][6]_0 ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output [30:0]\dci_reg[data_reg][31] ;
  output \fetch_engine_reg[pc][12] ;
  output [7:0]\fetch_engine_reg[pc][17]_1 ;
  output \fetch_engine_reg[pc][6]_1 ;
  output \fetch_engine_reg[pc][9]_2 ;
  output \fetch_engine_reg[pc][2]_2 ;
  output [0:0]\w_pnt_reg[0]_0 ;
  output [0:0]\fetch_engine_reg[pc][2]_3 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12]_0 ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_3 ;
  output [0:0]\fetch_engine_reg[pc][11]_4 ;
  output [1:0]\fetch_engine_reg[pc][11]_5 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [14:0]m_axi_araddr;
  output \fetch_engine_reg[pc][2]_4 ;
  output [5:0]\fetch_engine_reg[pc][14] ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][16] ;
  output \arbiter_reg[b_req]0 ;
  output [3:0]\fetch_engine_reg[pc][17]_2 ;
  output [3:0]\fetch_engine_reg[pc][14]_0 ;
  output \ctrl_reg[lsu_req] ;
  output [0:0]\keeper_reg[err] ;
  output \ctrl_nxt[rf_wb_en] ;
  output \trap_ctrl_reg[exc_buf][5] ;
  output \trap_ctrl_reg[env_pending] ;
  output \trap_ctrl_reg[exc_buf][4] ;
  output \FSM_sequential_execute_engine_reg[state][1] ;
  output \r_pnt_reg[1]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \issue_engine[valid]1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]CO;
  output \fetch_engine_reg[restart] ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  output p_0_in__0;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  input [0:0]D;
  input clk;
  input [15:0]\main_rsp[data] ;
  input \fetch_engine_reg[restart]__0 ;
  input \r_pnt_reg[1]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \w_pnt_reg[0]_2 ;
  input pending;
  input \w_pnt_reg[0]_3 ;
  input m_axi_rready_0;
  input \arbiter_reg[a_req]__0 ;
  input misaligned;
  input arbiter_req_reg;
  input [1:0]\arbiter_reg[state] ;
  input [15:0]\execute_engine_reg[ir][15] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  input m_axi_wvalid_0;
  input m_axi_awvalid_0;
  input [3:0]m_axi_wstrb;
  input [30:0]\m_axi_araddr[31] ;
  input [29:0]\m_axi_araddr[31]_0 ;
  input \main_rsp[ack] ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [0:0]irq_active_reg_0;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  input \FSM_sequential_fetch_engine[state][1]_i_2_1 ;
  input [0:0]\nclr_pending_reg[0] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input cpu_debug;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3_0 ;
  input \main_rsp[err] ;
  input \arbiter_reg[b_req]__0 ;
  input \w_pnt_reg[0]_4 ;
  input \w_pnt_reg[0]_5 ;
  input \w_pnt_reg[0]_6 ;
  input arbiter_req_reg_0;
  input arbiter_req_reg_1;
  input [1:0]\fetch_engine_reg[state] ;
  input \w_pnt_reg[0]_7 ;
  input \ctrl_reg[rf_wb_en] ;
  input [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  input \ctrl_reg[rf_wb_en]_0 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  input \execute_engine_reg[ir][12] ;
  input \execute_engine_reg[ir][30] ;
  input \execute_engine_reg[ir][30]_0 ;
  input \execute_engine[ir][26]_i_2_0 ;
  input \execute_engine[ir][25]_i_2_0 ;
  input \execute_engine[ir][12]_i_3_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine[ir][15]_i_2_0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine[ir][7]_i_3_0 ;
  input \execute_engine[ir][26]_i_2_1 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][1] ;
  input \w_pnt_reg[0]_8 ;
  input \FSM_sequential_fetch_engine_reg[state][0] ;
  input \execute_engine_reg[ir][2]_0 ;
  input rstn_sys;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_30_n_0 ;
  wire [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][1] ;
  wire [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_1 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_6_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_7_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [6:0]addr;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o[data][10]_i_2_n_0 ;
  wire \bus_rsp_o[data][10]_i_3_n_0 ;
  wire \bus_rsp_o[data][10]_i_6_n_0 ;
  wire \bus_rsp_o[data][10]_i_7_n_0 ;
  wire \bus_rsp_o[data][11]_i_3_n_0 ;
  wire \bus_rsp_o[data][12]_i_2_n_0 ;
  wire \bus_rsp_o[data][13]_i_2_n_0 ;
  wire \bus_rsp_o[data][13]_i_3_n_0 ;
  wire \bus_rsp_o[data][14]_i_2_n_0 ;
  wire \bus_rsp_o[data][18]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][18]_i_3_n_0 ;
  wire \bus_rsp_o[data][18]_i_4_n_0 ;
  wire \bus_rsp_o[data][18]_i_5_n_0 ;
  wire \bus_rsp_o[data][1]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][20]_i_2_n_0 ;
  wire \bus_rsp_o[data][20]_i_3_n_0 ;
  wire \bus_rsp_o[data][21]_i_2_n_0 ;
  wire \bus_rsp_o[data][21]_i_3_n_0 ;
  wire \bus_rsp_o[data][24]_i_2__0_n_0 ;
  wire \bus_rsp_o[data][24]_i_4_n_0 ;
  wire \bus_rsp_o[data][25]_i_2__0_n_0 ;
  wire \bus_rsp_o[data][25]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][26]_i_2_n_0 ;
  wire \bus_rsp_o[data][26]_i_3_n_0 ;
  wire \bus_rsp_o[data][27]_i_2_n_0 ;
  wire \bus_rsp_o[data][2]_i_2_n_0 ;
  wire \bus_rsp_o[data][30]_i_2_n_0 ;
  wire \bus_rsp_o[data][31]_i_10_n_0 ;
  wire [0:0]\bus_rsp_o[data][31]_i_3_0 ;
  wire \bus_rsp_o[data][31]_i_3_n_0 ;
  wire \bus_rsp_o[data][31]_i_4_n_0 ;
  wire \bus_rsp_o[data][31]_i_5_n_0 ;
  wire \bus_rsp_o[data][31]_i_6_n_0 ;
  wire \bus_rsp_o[data][31]_i_7_n_0 ;
  wire \bus_rsp_o[data][31]_i_8_n_0 ;
  wire \bus_rsp_o[data][31]_i_9_n_0 ;
  wire \bus_rsp_o[data][3]_i_2_n_0 ;
  wire \bus_rsp_o[data][4]_i_2_n_0 ;
  wire \bus_rsp_o[data][5]_i_2_n_0 ;
  wire \bus_rsp_o[data][6]_i_2_n_0 ;
  wire \bus_rsp_o[data][7]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][7]_i_3__0_n_0 ;
  wire \bus_rsp_o[data][7]_i_4__0_n_0 ;
  wire \bus_rsp_o[data][8]_i_3_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ;
  wire cpu_debug;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[lsu_req] ;
  wire \ctrl_reg[rf_wb_en] ;
  wire \ctrl_reg[rf_wb_en]_0 ;
  wire [0:0]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire \debug_mode_enable.debug_ctrl_reg[running] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dmem_req[stb] ;
  wire \dout[7]_i_3_n_0 ;
  wire empty;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][0]_i_3_n_0 ;
  wire \execute_engine[ir][0]_i_4_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][10]_i_4_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_3_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][12]_i_7_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][13]_i_5_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_2_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_7_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][19]_i_6_n_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][25]_i_2_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][25]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_12_n_0 ;
  wire \execute_engine[ir][26]_i_2_0 ;
  wire \execute_engine[ir][26]_i_2_1 ;
  wire \execute_engine[ir][26]_i_3_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_4_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_4_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_4_n_0 ;
  wire \execute_engine[ir][30]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_6_n_0 ;
  wire \execute_engine[ir][31]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_8_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][7]_i_6_n_0 ;
  wire \execute_engine[ir][7]_i_7_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine_reg[ir][12] ;
  wire [15:0]\execute_engine_reg[ir][15] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][30] ;
  wire \execute_engine_reg[ir][30]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[ir][7]_i_4_n_0 ;
  wire \fetch_engine_reg[pc][10] ;
  wire \fetch_engine_reg[pc][11] ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire \fetch_engine_reg[pc][11]_1 ;
  wire \fetch_engine_reg[pc][11]_2 ;
  wire [0:0]\fetch_engine_reg[pc][11]_3 ;
  wire [0:0]\fetch_engine_reg[pc][11]_4 ;
  wire [1:0]\fetch_engine_reg[pc][11]_5 ;
  wire \fetch_engine_reg[pc][12] ;
  wire \fetch_engine_reg[pc][12]_0 ;
  wire [5:0]\fetch_engine_reg[pc][14] ;
  wire [3:0]\fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][15] ;
  wire \fetch_engine_reg[pc][16] ;
  wire \fetch_engine_reg[pc][17] ;
  wire [9:0]\fetch_engine_reg[pc][17]_0 ;
  wire [7:0]\fetch_engine_reg[pc][17]_1 ;
  wire [3:0]\fetch_engine_reg[pc][17]_2 ;
  wire \fetch_engine_reg[pc][2] ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][2]_2 ;
  wire [0:0]\fetch_engine_reg[pc][2]_3 ;
  wire \fetch_engine_reg[pc][2]_4 ;
  wire \fetch_engine_reg[pc][3] ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire \fetch_engine_reg[pc][3]_1 ;
  wire \fetch_engine_reg[pc][3]_2 ;
  wire \fetch_engine_reg[pc][4] ;
  wire \fetch_engine_reg[pc][4]_0 ;
  wire \fetch_engine_reg[pc][5] ;
  wire \fetch_engine_reg[pc][5]_0 ;
  wire \fetch_engine_reg[pc][6] ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][6]_1 ;
  wire \fetch_engine_reg[pc][7] ;
  wire \fetch_engine_reg[pc][7]_0 ;
  wire [5:0]\fetch_engine_reg[pc][8] ;
  wire \fetch_engine_reg[pc][8]_0 ;
  wire \fetch_engine_reg[pc][8]_1 ;
  wire \fetch_engine_reg[pc][8]_2 ;
  wire \fetch_engine_reg[pc][8]_3 ;
  wire \fetch_engine_reg[pc][9] ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire \fetch_engine_reg[pc][9]_1 ;
  wire \fetch_engine_reg[pc][9]_2 ;
  wire \fetch_engine_reg[restart] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[3][stb] ;
  wire [1:0]\ipb[we] ;
  wire irq_active_reg;
  wire [0:0]irq_active_reg_0;
  wire \irq_pending_reg[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire [0:0]\keeper_reg[err] ;
  wire [14:0]m_axi_araddr;
  wire [30:0]\m_axi_araddr[31] ;
  wire [29:0]\m_axi_araddr[31]_0 ;
  wire \m_axi_araddr[31]_INST_0_i_3_n_0 ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_awvalid_INST_0_i_10_n_0;
  wire m_axi_awvalid_INST_0_i_11_n_0;
  wire m_axi_awvalid_INST_0_i_12_n_0;
  wire m_axi_awvalid_INST_0_i_13_n_0;
  wire m_axi_awvalid_INST_0_i_14_n_0;
  wire m_axi_awvalid_INST_0_i_15_n_0;
  wire m_axi_awvalid_INST_0_i_16_n_0;
  wire m_axi_awvalid_INST_0_i_17_n_0;
  wire m_axi_awvalid_INST_0_i_18_n_0;
  wire m_axi_awvalid_INST_0_i_19_n_0;
  wire m_axi_awvalid_INST_0_i_20_n_0;
  wire m_axi_awvalid_INST_0_i_3_n_0;
  wire m_axi_awvalid_INST_0_i_7_n_0;
  wire m_axi_awvalid_INST_0_i_8_n_0;
  wire m_axi_awvalid_INST_0_i_9_n_0;
  wire m_axi_bready;
  wire m_axi_rready;
  wire m_axi_rready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire \main_rsp[ack] ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ;
  wire misaligned;
  wire \mtime_we[1]_i_2_n_0 ;
  wire [0:0]\nclr_pending_reg[0] ;
  wire \neorv32_bus_gateway_inst/p_0_in3_in ;
  wire \neorv32_bus_gateway_inst/port_sel__34 ;
  wire p_0_in;
  wire p_0_in__0;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_reg;
  wire pending_reg_0;
  wire port_sel_reg;
  wire \r_pnt[1]_i_1__0_n_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [10:0]rdata_o0_out;
  wire rden0;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \trap_ctrl_reg[env_pending] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][4] ;
  wire \trap_ctrl_reg[exc_buf][5] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt[0]_i_3_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire [0:0]\w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;
  wire \w_pnt_reg[0]_3 ;
  wire \w_pnt_reg[0]_4 ;
  wire \w_pnt_reg[0]_5 ;
  wire \w_pnt_reg[0]_6 ;
  wire \w_pnt_reg[0]_7 ;
  wire \w_pnt_reg[0]_8 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \wb_core[ack]3_out ;
  wire [0:0]wdata_i;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_execute_engine[state][3]_i_16 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [30]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [30]),
        .O(\FSM_sequential_execute_engine[state][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_17 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [29]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [29]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [27]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [27]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [28]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [28]),
        .O(\FSM_sequential_execute_engine[state][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_18 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [24]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [24]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [25]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [25]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [26]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [26]),
        .O(\FSM_sequential_execute_engine[state][3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_19 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [8]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [9]),
        .O(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_20 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [3]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [2]),
        .O(\trap_ctrl_reg[exc_buf][4] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_23 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [23]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [23]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [21]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [21]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [22]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [22]),
        .O(\FSM_sequential_execute_engine[state][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_24 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [20]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [20]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [18]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [18]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [19]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [19]),
        .O(\FSM_sequential_execute_engine[state][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_25 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [15]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [15]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [16]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [16]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [17]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [17]),
        .O(\FSM_sequential_execute_engine[state][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_26 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [14]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [14]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [12]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [12]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [13]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [13]),
        .O(\FSM_sequential_execute_engine[state][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_27 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [9]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [9]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [10]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [10]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [11]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [11]),
        .O(\FSM_sequential_execute_engine[state][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_28 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [6]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [6]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [7]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [7]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [8]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [8]),
        .O(\FSM_sequential_execute_engine[state][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_29 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [5]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [5]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [4]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [4]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [3]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [3]),
        .O(\FSM_sequential_execute_engine[state][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_30 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [2]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [2]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [0]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [0]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(\FSM_sequential_execute_engine_reg[state][0] ),
        .I1(\arbiter_reg[b_req] ),
        .I2(\w_pnt_reg[0]_2 ),
        .I3(pending),
        .I4(\wb_core[ack]3_out ),
        .I5(\w_pnt_reg[0]_3 ),
        .O(pending_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [0]),
        .I3(\trap_ctrl_reg[exc_buf][4] ),
        .I4(\FSM_sequential_execute_engine[state][3]_i_8_0 [1]),
        .I5(\trap_ctrl_reg[exc_buf][5] ),
        .O(\trap_ctrl_reg[env_pending] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(\FSM_sequential_execute_engine_reg[state][3] [1]),
        .I1(\FSM_sequential_execute_engine_reg[state][3] [0]),
        .I2(\FSM_sequential_execute_engine_reg[state][3] [2]),
        .I3(\FSM_sequential_execute_engine_reg[state][3] [3]),
        .O(\FSM_sequential_execute_engine_reg[state][1] ));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_23_n_0 ,\FSM_sequential_execute_engine[state][3]_i_24_n_0 ,\FSM_sequential_execute_engine[state][3]_i_25_n_0 ,\FSM_sequential_execute_engine[state][3]_i_26_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_27_n_0 ,\FSM_sequential_execute_engine[state][3]_i_28_n_0 ,\FSM_sequential_execute_engine[state][3]_i_29_n_0 ,\FSM_sequential_execute_engine[state][3]_i_30_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED [3],CO,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][3]_i_16_n_0 ,\FSM_sequential_execute_engine[state][3]_i_17_n_0 ,\FSM_sequential_execute_engine[state][3]_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF35FF00F)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0] ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0CA0)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  LUT6 #(
    .INIT(64'h00000015FFFFFFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\w_pnt_reg[0]_2 ),
        .I1(pending),
        .I2(\wb_core[ack]3_out ),
        .I3(\w_pnt_reg[0]_3 ),
        .I4(\main_rsp[err] ),
        .I5(\arbiter_reg[b_req] ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\w_pnt_reg[0]_5 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0C00AAAA0800)) 
    \FSM_sequential_fetch_engine[state][1]_i_4 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_5_n_0 ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I3(\arbiter_reg[a_req] ),
        .I4(pending),
        .I5(\FSM_sequential_fetch_engine[state][1]_i_2_1 ),
        .O(\wb_core[ack]3_out ));
  LUT6 #(
    .INIT(64'h007F7F7F7F7F7F7F)) 
    \FSM_sequential_fetch_engine[state][1]_i_5 
       (.I0(m_axi_awvalid_INST_0_i_11_n_0),
        .I1(m_axi_awvalid_INST_0_i_10_n_0),
        .I2(\FSM_sequential_fetch_engine[state][1]_i_6_n_0 ),
        .I3(m_axi_awvalid_INST_0_i_9_n_0),
        .I4(m_axi_awvalid_INST_0_i_8_n_0),
        .I5(\FSM_sequential_fetch_engine[state][1]_i_7_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_fetch_engine[state][1]_i_6 
       (.I0(\fetch_engine_reg[pc][15] ),
        .I1(\fetch_engine_reg[pc][16] ),
        .I2(\fetch_engine_reg[pc][17] ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \FSM_sequential_fetch_engine[state][1]_i_7 
       (.I0(m_axi_araddr[5]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[1]),
        .I4(m_axi_araddr[2]),
        .I5(m_axi_araddr[3]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ),
        .I1(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAEAEE)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]__0 ),
        .I1(\w_pnt_reg[0]_4 ),
        .I2(\arbiter[b_req]_i_3_n_0 ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(p_0_in),
        .I5(\w_pnt_reg[0]_5 ),
        .O(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(arbiter_req_reg),
        .I1(arbiter_req_reg_0),
        .I2(\main_rsp[ack] ),
        .I3(\arbiter_reg[b_req] ),
        .I4(arbiter_req_reg_1),
        .O(\ctrl_reg[lsu_req] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .O(\dmem_req[stb] ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\fetch_engine_reg[pc][8]_2 ),
        .I1(\fetch_engine_reg[pc][9]_0 ),
        .I2(\fetch_engine_reg[pc][10] ),
        .I3(\fetch_engine_reg[pc][11]_0 ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\fetch_engine_reg[pc][8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(addr[3]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\fetch_engine_reg[pc][10] ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\iodev_req[3][stb] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\fetch_engine_reg[pc][9]_0 ),
        .I1(cpu_debug),
        .I2(addr[3]),
        .I3(\fetch_engine_reg[pc][8]_2 ),
        .I4(\fetch_engine_reg[pc][10] ),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\fetch_engine_reg[pc][9]_0 ),
        .I1(m_axi_rready_0),
        .I2(addr[3]),
        .I3(\fetch_engine_reg[pc][8]_2 ),
        .I4(\dout[7]_i_3_n_0 ),
        .O(\fetch_engine_reg[pc][9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(addr[3]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\fetch_engine_reg[pc][10] ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\iodev_req[10][stb] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \bus_rsp_o[ack]_i_1__5 
       (.I0(m_axi_araddr[0]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\dout[7]_i_3_n_0 ),
        .O(\iodev_req[11][stb] ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .I3(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I4(\arbiter_reg[a_req] ),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080800000C00)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(p_2_in),
        .I1(\fetch_engine_reg[pc][8]_1 ),
        .I2(\fetch_engine_reg[pc][3] ),
        .I3(p_3_in),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2] ),
        .O(\irq_pending_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h2200A2A2)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][0] ),
        .I3(\bus_rsp_o_reg[data][31] [0]),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\dci_reg[data_reg][31] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11]_0 ),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [0]),
        .O(\bus_req_o_reg[rw]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA020202)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][10]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][10]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][10] ),
        .I4(\fetch_engine_reg[pc][6]_1 ),
        .I5(\bus_rsp_o[data][10]_i_6_n_0 ),
        .O(\dci_reg[data_reg][31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [2]),
        .O(\rx_engine_reg[over] [2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][10]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [10]),
        .O(\bus_req_o_reg[rw]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(addr[1]),
        .I1(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \bus_rsp_o[data][10]_i_3 
       (.I0(\fetch_engine_reg[pc][3]_1 ),
        .I1(\fetch_engine_reg[pc][2] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][10]_i_5 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .O(\fetch_engine_reg[pc][6]_1 ));
  LUT6 #(
    .INIT(64'hAAABAAAFAABAAAAA)) 
    \bus_rsp_o[data][10]_i_6 
       (.I0(\bus_rsp_o[data][10]_i_7_n_0 ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][2] ),
        .I3(\bus_rsp_o[data][13]_i_2_n_0 ),
        .I4(addr[1]),
        .I5(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][10]_i_7 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\bus_rsp_o_reg[data][31] [10]),
        .O(\bus_rsp_o[data][10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\bus_rsp_o_reg[data][11] ),
        .I4(\bus_rsp_o[data][11]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [3]),
        .O(\rx_engine_reg[over] [3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][11]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [11]),
        .O(\bus_req_o_reg[rw]_0 [11]));
  LUT6 #(
    .INIT(64'h0000AAAA00003000)) 
    \bus_rsp_o[data][11]_i_3 
       (.I0(\bus_rsp_o_reg[data][31] [11]),
        .I1(addr[1]),
        .I2(\fetch_engine_reg[pc][17]_1 [2]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_0 [1]),
        .I2(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [1]),
        .I4(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I5(\bus_rsp_o[data][12]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [4]),
        .O(\rx_engine_reg[over] [4]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][12]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [12]),
        .O(\bus_req_o_reg[rw]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F40004)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\bus_rsp_o_reg[data][31] [12]),
        .I5(\bus_rsp_o[data][18]_i_2__1_n_0 ),
        .O(\bus_rsp_o[data][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBE000000000000)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\bus_rsp_o[data][13]_i_2_n_0 ),
        .I4(\fetch_engine_reg[pc][12] ),
        .I5(\bus_rsp_o[data][13]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [5]),
        .O(\rx_engine_reg[over] [5]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][13]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [13]),
        .O(\bus_req_o_reg[rw]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F0FF004444)) 
    \bus_rsp_o[data][13]_i_3 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(\fetch_engine_reg[pc][5]_0 ),
        .I2(\bus_rsp_o_reg[data][31] [13]),
        .I3(\bus_rsp_o_reg[data][13] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][14]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [2]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_1 [2]),
        .I5(\bus_rsp_o[data][26]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [6]),
        .O(\rx_engine_reg[over] [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][14]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [14]),
        .O(\bus_req_o_reg[rw]_0 [14]));
  LUT6 #(
    .INIT(64'h0000AA000000AA30)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\bus_rsp_o_reg[data][31] [14]),
        .I1(\fetch_engine_reg[pc][5]_0 ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\bus_rsp_o[data][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [15]),
        .I4(\bus_rsp_o_reg[data][15] ),
        .O(\dci_reg[data_reg][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [7]),
        .O(\rx_engine_reg[over] [7]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][15]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [15]),
        .O(\bus_req_o_reg[rw]_0 [15]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(ADDRARDADDR[0]),
        .O(\fetch_engine_reg[pc][8] [3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][16]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [16]),
        .O(\bus_req_o_reg[rw]_0 [16]));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [16]),
        .I4(\bus_rsp_o_reg[data][17] ),
        .O(\dci_reg[data_reg][31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\rx_fifo[avail] ),
        .O(\rx_engine_reg[over] [8]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][17]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [17]),
        .O(\bus_req_o_reg[rw]_0 [17]));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][18]_i_2__1_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [3]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o[data][18]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [17]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][11] ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9] ),
        .O(\fetch_engine_reg[pc][8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\rx_fifo[free] ),
        .O(\rx_engine_reg[over] [9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][18]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [18]),
        .O(\bus_req_o_reg[rw]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][18]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .O(\fetch_engine_reg[pc][2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \bus_rsp_o[data][18]_i_2__1 
       (.I0(\fetch_engine_reg[pc][5]_0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .I3(\fetch_engine_reg[pc][4]_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \bus_rsp_o[data][18]_i_3 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F000AAAACCCC)) 
    \bus_rsp_o[data][18]_i_4 
       (.I0(\bus_rsp_o_reg[data][31] [17]),
        .I1(\bus_rsp_o[data][18]_i_5_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_1 [3]),
        .I3(\bus_rsp_o[data][31]_i_9_n_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_rsp_o[data][18]_i_5 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\fetch_engine_reg[pc][5]_0 ),
        .O(\bus_rsp_o[data][18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [18]),
        .I4(\bus_rsp_o_reg[data][19] ),
        .O(\dci_reg[data_reg][31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\tx_fifo[avail] ),
        .O(\rx_engine_reg[over] [10]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][19]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [19]),
        .O(\bus_req_o_reg[rw]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h2200A2A2)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][1] ),
        .I3(\bus_rsp_o_reg[data][31] [1]),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\dci_reg[data_reg][31] [1]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_rsp_o[data][1]_i_2__1_n_0 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][11]_0 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9]_0 ),
        .O(\fetch_engine_reg[pc][8] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][1]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][17]_0 [3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [1]),
        .O(\bus_req_o_reg[rw]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_rsp_o[data][1]_i_2__1 
       (.I0(\fetch_engine_reg[pc][2] ),
        .I1(\fetch_engine_reg[pc][3] ),
        .O(\bus_rsp_o[data][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h88A888AA88A88888)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][20]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [19]),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][20]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [19]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][20]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [20]),
        .O(\bus_req_o_reg[rw]_0 [20]));
  LUT6 #(
    .INIT(64'h00000000FF000101)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .I3(\bus_rsp_o_reg[data][20] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][20]_i_3 
       (.I0(ADDRARDADDR[0]),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(addr[0]),
        .I3(addr[1]),
        .O(\bus_rsp_o[data][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888A888)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][21]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [20]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\bus_rsp_o[data][21]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\tx_fifo[free] ),
        .O(\rx_engine_reg[over] [11]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][21]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [21]),
        .O(\bus_req_o_reg[rw]_0 [21]));
  LUT6 #(
    .INIT(64'h00000000FF000606)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(\fetch_engine_reg[pc][4] ),
        .I1(\fetch_engine_reg[pc][3] ),
        .I2(\fetch_engine_reg[pc][2] ),
        .I3(\bus_rsp_o_reg[data][21] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \bus_rsp_o[data][21]_i_3 
       (.I0(\fetch_engine_reg[pc][2] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][5] ),
        .I3(\fetch_engine_reg[pc][3] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [21]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][22] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\rx_engine_reg[over] [12]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][22]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [22]),
        .O(\bus_req_o_reg[rw]_0 [22]));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [22]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][23] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_half]__0 ),
        .O(\rx_engine_reg[over] [13]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][23]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [23]),
        .O(\bus_req_o_reg[rw]_0 [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A088)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][24]_i_2__0_n_0 ),
        .I2(\bus_rsp_o_reg[data][24] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][24]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_full]__0 ),
        .O(\rx_engine_reg[over] [14]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][24]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [24]),
        .O(\bus_req_o_reg[rw]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_rsp_o[data][24]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][5] ),
        .O(\bus_rsp_o[data][24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F40004)) 
    \bus_rsp_o[data][24]_i_4 
       (.I0(\fetch_engine_reg[pc][4] ),
        .I1(\fetch_engine_reg[pc][3]_2 ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\bus_rsp_o_reg[data][31] [23]),
        .I5(\bus_rsp_o[data][21]_i_3_n_0 ),
        .O(\bus_rsp_o[data][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_1 [4]),
        .I2(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I3(\bus_rsp_o[data][25]_i_2__1_n_0 ),
        .I4(\bus_rsp_o_reg[data][25] ),
        .O(\dci_reg[data_reg][31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\rx_engine_reg[over] [15]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][25]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [25]),
        .O(\bus_req_o_reg[rw]_0 [25]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][25]_i_1__2 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .O(\fetch_engine_reg[pc][8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[data][25]_i_2__0 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .O(\bus_rsp_o[data][25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004238)) 
    \bus_rsp_o[data][25]_i_2__1 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .I3(\fetch_engine_reg[pc][2]_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][25]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_1 [5]),
        .I2(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I3(\bus_rsp_o[data][31]_i_6_n_0 ),
        .I4(\bus_rsp_o[data][26]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(\rx_engine_reg[over] [16]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][26]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [26]),
        .O(\bus_req_o_reg[rw]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFAAAEEEEAAAA)) 
    \bus_rsp_o[data][26]_i_3 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\bus_rsp_o_reg[data][31] [24]),
        .I2(\bus_rsp_o_reg[data][31]_0 [4]),
        .I3(\bus_rsp_o[data][31]_i_8_n_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][27]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][27] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [25]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [26]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][27]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [27]),
        .O(\bus_req_o_reg[rw]_0 [27]));
  LUT6 #(
    .INIT(64'hFCFFFFFFFDFFFDFD)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][4] ),
        .I4(\fetch_engine_reg[pc][5] ),
        .I5(\fetch_engine_reg[pc][3]_0 ),
        .O(\bus_rsp_o[data][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][28] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [26]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [27]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][28]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [28]),
        .O(\bus_req_o_reg[rw]_0 [28]));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][29] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [27]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [28]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][29]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [29]),
        .O(\bus_req_o_reg[rw]_0 [29]));
  LUT6 #(
    .INIT(64'hEFFE000000000000)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][17]_1 [1]),
        .I3(\fetch_engine_reg[pc][17]_1 [0]),
        .I4(\bus_rsp_o[data][2]_i_2_n_0 ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][2]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11] ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [2]),
        .O(\bus_req_o_reg[rw]_0 [2]));
  LUT6 #(
    .INIT(64'hAFAEAEAEABAAAAAA)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(\bus_rsp_o_reg[data][2] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\fetch_engine_reg[pc][17]_1 [2]),
        .I4(\fetch_engine_reg[pc][17]_1 [3]),
        .I5(\bus_rsp_o_reg[data][31] [2]),
        .O(\bus_rsp_o[data][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][30] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [28]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][30]_0 ),
        .O(\rx_engine_reg[over] [17]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][30]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [30]),
        .O(\bus_req_o_reg[rw]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF72FF)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][17]_1 [1]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I2(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I3(\bus_rsp_o[data][31]_i_5_n_0 ),
        .I4(\bus_rsp_o_reg[data][31] [29]),
        .I5(\bus_rsp_o[data][31]_i_6_n_0 ),
        .O(\dci_reg[data_reg][31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][31]_i_10 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\bus_rsp_o[data][31]_i_3_0 ),
        .O(\bus_rsp_o[data][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][31]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [31]),
        .O(\bus_req_o_reg[rw]_0 [31]));
  LUT4 #(
    .INIT(16'h0080)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][10] ),
        .I2(\bus_rsp_o[data][31]_i_7_n_0 ),
        .I3(m_axi_rready_0),
        .O(\fetch_engine_reg[pc][12] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \bus_rsp_o[data][31]_i_2__0 
       (.I0(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I1(\bus_rsp_o[ack]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(\fetch_engine_reg[pc][12]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \bus_rsp_o[data][31]_i_3 
       (.I0(\fetch_engine_reg[pc][6]_1 ),
        .I1(\bus_rsp_o[data][31]_i_8_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [5]),
        .I3(\bus_rsp_o_reg[data][31]_1 [6]),
        .I4(\bus_rsp_o[data][31]_i_9_n_0 ),
        .I5(\bus_rsp_o[data][31]_i_10_n_0 ),
        .O(\bus_rsp_o[data][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h01000001)) 
    \bus_rsp_o[data][31]_i_4 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][3]_0 ),
        .I4(\fetch_engine_reg[pc][2]_0 ),
        .O(\bus_rsp_o[data][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][31]_i_5 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h01001001)) 
    \bus_rsp_o[data][31]_i_6 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][4] ),
        .I3(\fetch_engine_reg[pc][3]_0 ),
        .I4(ADDRARDADDR[0]),
        .O(\bus_rsp_o[data][31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_rsp_o[data][31]_i_7 
       (.I0(\fetch_engine_reg[pc][8]_2 ),
        .I1(m_axi_araddr[0]),
        .I2(cpu_debug),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .O(\bus_rsp_o[data][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][31]_i_8 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\bus_rsp_o[data][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_rsp_o[data][31]_i_9 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .O(\bus_rsp_o[data][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][3]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [0]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_1 [0]),
        .I5(\bus_rsp_o[data][26]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [3]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\fetch_engine_reg[pc][3]_2 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][11] ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9] ),
        .O(\fetch_engine_reg[pc][8] [1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][3]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11] ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [3]),
        .O(\bus_req_o_reg[rw]_0 [3]));
  LUT6 #(
    .INIT(64'h0000AA000000AAC0)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(\bus_rsp_o_reg[data][31] [3]),
        .I1(\fetch_engine_reg[pc][17]_1 [3]),
        .I2(\fetch_engine_reg[pc][17]_1 [2]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .O(\bus_rsp_o[data][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][4]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][4] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [4]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [4]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][17]_0 [3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [4]),
        .O(\bus_req_o_reg[rw]_0 [4]));
  LUT6 #(
    .INIT(64'hFEFCFCFFFCFEFFFC)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\fetch_engine_reg[pc][17]_1 [3]),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][17]_1 [0]),
        .I4(\fetch_engine_reg[pc][4]_0 ),
        .I5(\fetch_engine_reg[pc][14] [0]),
        .O(\bus_rsp_o[data][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202200000000)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o[data][5]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][31] [5]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][5] ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [5]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][5]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [5]),
        .O(\bus_req_o_reg[rw]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDAFF)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][17]_1 [3]),
        .I3(\fetch_engine_reg[pc][4]_0 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202200000000)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\bus_rsp_o[data][6]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][31] [6]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][6] ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][6]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [6]),
        .O(\bus_req_o_reg[rw]_0 [6]));
  LUT6 #(
    .INIT(64'hFEFEFFEFEFFFFEEE)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][17]_1 [3]),
        .I4(\fetch_engine_reg[pc][2]_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\bus_rsp_o[data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88A888AA88A88888)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][7]_i_2__1_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [7]),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][7]_i_3__0_n_0 ),
        .O(\dci_reg[data_reg][31] [7]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][7]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [7]),
        .O(\bus_req_o_reg[rw]_0 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][11]_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(m_axi_rready_0),
        .O(\fetch_engine_reg[pc][2]_2 ));
  LUT5 #(
    .INIT(32'h0000F022)) 
    \bus_rsp_o[data][7]_i_2__1 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\bus_rsp_o_reg[data][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \bus_rsp_o[data][7]_i_3 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][11]_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \bus_rsp_o[data][7]_i_3__0 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][17]_1 [3]),
        .O(\bus_rsp_o[data][7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][7]_i_4__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(m_axi_rready_0),
        .O(\bus_rsp_o[data][7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(data2),
        .I4(\bus_rsp_o_reg[data][8] ),
        .I5(\bus_rsp_o[data][8]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [8]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [0]),
        .O(\rx_engine_reg[over] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][8]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [8]),
        .O(\bus_req_o_reg[rw]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAC003)) 
    \bus_rsp_o[data][8]_i_3 
       (.I0(\bus_rsp_o_reg[data][31] [8]),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(addr[1]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [9]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][9] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [1]),
        .O(\rx_engine_reg[over] [1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][9]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [9]),
        .O(\bus_req_o_reg[rw]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \ctrl[enable]_i_1 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(m_axi_rready_0),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(\fetch_engine_reg[pc][2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54555454)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl_reg[rf_wb_en] ),
        .I1(\trap_ctrl_reg[exc_buf][5] ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [1]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\main_rsp[ack] ),
        .I5(\ctrl_reg[rf_wb_en]_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [4]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [5]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [6]),
        .I3(\FSM_sequential_execute_engine[state][3]_i_8_0 [7]),
        .O(\trap_ctrl_reg[exc_buf][5] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[exception_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(ADDRARDADDR[1]),
        .I2(\fetch_engine_reg[pc][17]_0 [0]),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[3]),
        .O(\dci[exception_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[execute_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[2]),
        .O(\dci[execute_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[halt_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[0]),
        .O(\dci[halt_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[resume_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[1]),
        .O(\dci[resume_ack] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \dci_reg[data][31]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(m_axi_rready_0),
        .I4(\dci[data_we] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running]_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dout[7]_i_1 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][3]_2 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout[7]_i_2 
       (.I0(\fetch_engine_reg[pc][3] ),
        .I1(\fetch_engine_reg[pc][2] ),
        .O(\fetch_engine_reg[pc][3]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dout[7]_i_3 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][10] ),
        .O(\dout[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(\execute_engine_reg[ir][15] [0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\issue_engine[ci_i32] [1]),
        .I1(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAAAAAAAAA)) 
    \execute_engine[ir][0]_i_3 
       (.I0(\execute_engine[ir][0]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080008008800080)) 
    \execute_engine[ir][0]_i_4 
       (.I0(\execute_engine[ir][7]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][10]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [10]));
  LUT6 #(
    .INIT(64'h1F10FFFF0F000000)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][10]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\execute_engine_reg[ir][15] [15]),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[9]),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hC0CE00D5)) 
    \execute_engine[ir][10]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][11]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [11]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine_reg[ir][15] [11]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][11]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [11]));
  LUT6 #(
    .INIT(64'hF0F3F3F3B0A2B0A2)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][12]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][12]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][12]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \execute_engine[ir][12]_i_3 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [2]),
        .I5(\execute_engine[ir][12]_i_5_n_0 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F0D00FC000D00)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine[ir][12]_i_3_0 ),
        .I1(\execute_engine[ir][12]_i_7_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \execute_engine[ir][12]_i_7 
       (.I0(\execute_engine_reg[ir][15] [5]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o0_out[4]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [6]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][13]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [13]));
  LUT6 #(
    .INIT(64'hF202FFFFF7020000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][13]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_5 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][19]_i_4_n_0 ),
        .O(\execute_engine[ir][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][12] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(rdata_o0_out[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'hA0A0A2AAA2AAA2AA)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][14]_i_4_n_0 ),
        .I1(\execute_engine[ir][22]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5D5555557F777777)) 
    \execute_engine[ir][14]_i_4 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][7]_i_3_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__1_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][15]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h00000000FFFF5CDF)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0777)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][26]_i_8_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][20]_i_2_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][15]_i_2_0 ),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [16]));
  LUT6 #(
    .INIT(64'h808080AAA2A2A2AA)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][16]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_5_n_0 ),
        .I5(\execute_engine[ir][16]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][16]_i_3 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(rdata_o0_out[1]),
        .I5(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(rdata_o0_out[7]),
        .I5(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BFB08FBBBBB38F8)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][16]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][30]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101FF0F0101FFFFF)) 
    \execute_engine[ir][16]_i_7 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][17]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  LUT6 #(
    .INIT(64'h0000000070757F75)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][18]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [18]));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_3_n_0 ),
        .I2(\execute_engine[ir][18]_i_4_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h110055F0110155F5)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001D0000)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[8]),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][19]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [19]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h00000000CFCDFFFD)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][19]_i_4 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [11]),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_6 
       (.I0(\execute_engine[ir][7]_i_3_0 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [1]));
  LUT6 #(
    .INIT(64'hAFEEFFEEAAAAAAAA)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][25]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][1] ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][31] ),
        .I5(\execute_engine[ir][1]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][1]_i_5_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][7]_i_3_0 ),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][20]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFA0F0A0E0A0E0A0)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine[ir][20]_i_2_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][2]_i_6_n_0 ),
        .I4(\execute_engine[ir][26]_i_2_1 ),
        .I5(\execute_engine_reg[ir][2] ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1BBB1B)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][2]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][21]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [21]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hC000D0CC00000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][22]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [22]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [22]));
  LUT6 #(
    .INIT(64'hFE0CAE0CAA00AA00)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][23]_i_6_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][22]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [4]),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][23]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [23]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [23]));
  LUT5 #(
    .INIT(32'hA8AA8888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][23]_i_5_n_0 ),
        .I4(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [23]));
  LUT6 #(
    .INIT(64'hEECCAE00EAC0AE00)) 
    \execute_engine[ir][23]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][23]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0A0A000C0)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\execute_engine[ir][24]_i_8_n_0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[10]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFF0FF007F)) 
    \execute_engine[ir][23]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \execute_engine[ir][23]_i_6 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][24]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [24]));
  LUT6 #(
    .INIT(64'hA0A0A8A80000A888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][24]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT6 #(
    .INIT(64'hFEAEAAAAFFFFFFFF)) 
    \execute_engine[ir][24]_i_3 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00150015000000FF)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][24]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF5F5F4F5)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][24]_i_8 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][25]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][25]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [25]));
  LUT6 #(
    .INIT(64'h44C04400FFFF4400)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][27]_i_4_n_0 ),
        .I2(\execute_engine[ir][25]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'hCCCCCCCCC555CC55)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_2_0 ),
        .I2(\execute_engine[ir][25]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3055300033553355)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \execute_engine[ir][25]_i_7 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][26]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [26]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][26]_i_11 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'h0F000FFFAFCCAFFF)) 
    \execute_engine[ir][26]_i_12 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [12]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][26]_i_3_n_0 ),
        .I2(\execute_engine[ir][26]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'h808080C080808000)) 
    \execute_engine[ir][26]_i_3 
       (.I0(\execute_engine[ir][15]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F40400000000)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][26]_i_2_1 ),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0EFE0E0E0)) 
    \execute_engine[ir][26]_i_5 
       (.I0(\execute_engine[ir][26]_i_2_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][26]_i_10_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02A2FFFFAAAA)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\execute_engine[ir][26]_i_12_n_0 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_8 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [5]),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][27]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0404040)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][27]_i_4_n_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .I5(\execute_engine[ir][27]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  LUT6 #(
    .INIT(64'h00003704BF04BF8C)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_0 ),
        .I3(\execute_engine[ir][27]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00044404)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(\issue_engine[ci_i32] [1]),
        .I2(\execute_engine_reg[ir][15] [1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15F5D5F5)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_7_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][28]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [28]));
  LUT6 #(
    .INIT(64'h00008F8800000000)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][29]_i_5_n_0 ),
        .I2(\execute_engine[ir][28]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47FF000047FF47FF)) 
    \execute_engine[ir][28]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][28]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_6_n_0 ),
        .O(\execute_engine[ir][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550045005500)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF70080FF33FF00)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][22]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][29]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [29]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][29]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT6 #(
    .INIT(64'hFFFFD0D00000F0D0)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(rdata_o0_out[8]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [2]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine_reg[ir][2] ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][2]_i_4_n_0 ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002020200000000)) 
    \execute_engine[ir][2]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][6]_i_3_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][30]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [14]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [30]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [30]));
  LUT6 #(
    .INIT(64'h2A2A2A2000002A20)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [30]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine_reg[ir][15] [0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][31]_i_6_n_0 ),
        .I4(\issue_engine[ci_i32] [1]),
        .I5(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7700077700000777)) 
    \execute_engine[ir][30]_i_4 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][7]_i_3_0 ),
        .O(\execute_engine[ir][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_7 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [8]),
        .O(\execute_engine[ir][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][31]_i_2 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [15]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [31]));
  LUT2 #(
    .INIT(4'h7)) 
    \execute_engine[ir][31]_i_3 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\issue_engine[valid]1 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][31] ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_7 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .O(\execute_engine[ir][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[10]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [3]));
  LUT5 #(
    .INIT(32'h0CAA00AA)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][4]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [4]),
        .O(\issue_engine[ci_i32] [4]));
  LUT6 #(
    .INIT(64'h0300037700000047)) 
    \execute_engine[ir][4]_i_3 
       (.I0(\execute_engine[ir][4]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][5]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\execute_engine[ir][5]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [5]),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'h88AA000888AAF0F8)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_5_n_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][6]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(\execute_engine_reg[ir][15] [15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[10]),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h0AAA8AAA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000005044440050)) 
    \execute_engine[ir][7]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\execute_engine_reg[ir][15] [2]),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA3A0FF0C)) 
    \execute_engine[ir][7]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [8]));
  LUT6 #(
    .INIT(64'hFF08FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][10]_i_3_n_0 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF0404)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][8]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h35FF3555)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [9]));
  LUT6 #(
    .INIT(64'h1010F0F0FF00F0F0)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine_reg[ir][30] ),
        .I1(\execute_engine[ir][10]_i_3_n_0 ),
        .I2(\execute_engine[ir][28]_i_3_n_0 ),
        .I3(\execute_engine[ir][9]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hEAFAAAFAEAAAAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(\execute_engine[ir][9]_i_4_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_1 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][22]_i_5_n_0 ),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A202A2A0000000)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(\execute_engine_reg[ir][15] [0]),
        .O(p_0_in__0));
  MUXF7 \execute_engine_reg[ir][7]_i_4 
       (.I0(\execute_engine[ir][7]_i_6_n_0 ),
        .I1(\execute_engine[ir][7]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .S(\execute_engine[ir][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFF00E0FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(\main_rsp[ack] ),
        .I1(\main_rsp[err] ),
        .I2(\arbiter_reg[b_req] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\keeper_reg[err] ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_10 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][17]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_11 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][17]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_12 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][17]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_13 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][17]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_2 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_3 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][17]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_4 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][17]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_5 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_6 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_7 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_8 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][7] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_9 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_2 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_3 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_13_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_15_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][17]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_15_i_2 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][17]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_16_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(addr[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_17_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][17]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_1_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][17]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_2 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_3 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_4 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_24_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_24_i_2 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_2_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][7]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_2_i_2 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][14] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_2 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][14] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_3 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][14] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_4 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][14] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_5 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][14] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_6 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_2 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_3 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_4 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_5 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_6 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_7_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_2 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][14]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_3 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][14]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_4 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][14]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_5 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_6 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][14]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_7 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_8 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_1_16_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3] ));
  LUT6 #(
    .INIT(64'h7FFF7F007F007F00)) 
    irq_active_i_1
       (.I0(\fetch_engine_reg[pc][8]_1 ),
        .I1(m_axi_rready_0),
        .I2(\fetch_engine_reg[pc][3]_2 ),
        .I3(irq_active_reg_0),
        .I4(p_3_in),
        .I5(p_2_in),
        .O(irq_active_reg));
  LUT6 #(
    .INIT(64'h0770777777770770)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(Q),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \keeper[busy]_i_1 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\main_rsp[ack] ),
        .I2(\keeper[busy]1__1 ),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \keeper[halt]_i_1 
       (.I0(m_axi_awvalid_INST_0_i_3_n_0),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .O(port_sel_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][17]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(addr[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(addr[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][17]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [16]),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [17]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [18]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [19]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [20]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [21]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [22]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [23]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [24]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [25]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [26]),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [27]),
        .O(m_axi_araddr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [28]),
        .O(m_axi_araddr[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [29]),
        .O(m_axi_araddr[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAE0000)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\arbiter_reg[b_req]__0 ),
        .I1(\w_pnt_reg[0]_4 ),
        .I2(\m_axi_araddr[31]_INST_0_i_3_n_0 ),
        .I3(\w_pnt_reg[0]_5 ),
        .I4(\w_pnt_reg[0]_6 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[b_req] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(Q),
        .O(\m_axi_araddr[31]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][14] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][17]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_awvalid_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_3_n_0),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I3(\arbiter_reg[a_req] ),
        .I4(pending),
        .O(pending_reg_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_awvalid_INST_0_i_10
       (.I0(m_axi_araddr[10]),
        .I1(m_axi_araddr[7]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[1]),
        .I4(m_axi_awvalid_INST_0_i_20_n_0),
        .I5(m_axi_awvalid_INST_0_i_18_n_0),
        .O(m_axi_awvalid_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    m_axi_awvalid_INST_0_i_11
       (.I0(m_axi_araddr[8]),
        .I1(m_axi_araddr[9]),
        .I2(m_axi_araddr[11]),
        .I3(m_axi_araddr[12]),
        .I4(m_axi_araddr[13]),
        .I5(m_axi_araddr[14]),
        .O(m_axi_awvalid_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    m_axi_awvalid_INST_0_i_12
       (.I0(m_axi_araddr[3]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[9]),
        .I3(m_axi_araddr[12]),
        .I4(m_axi_araddr[14]),
        .I5(m_axi_araddr[13]),
        .O(m_axi_awvalid_INST_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    m_axi_awvalid_INST_0_i_13
       (.I0(m_axi_araddr[1]),
        .I1(\m_axi_araddr[31] [20]),
        .I2(\arbiter_reg[b_req] ),
        .I3(\m_axi_araddr[31]_0 [19]),
        .I4(m_axi_araddr[7]),
        .I5(m_axi_araddr[10]),
        .O(m_axi_awvalid_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    m_axi_awvalid_INST_0_i_14
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .I3(addr[6]),
        .I4(\fetch_engine_reg[pc][15] ),
        .I5(\fetch_engine_reg[pc][17] ),
        .O(m_axi_awvalid_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hD5D500D500D500D5)) 
    m_axi_awvalid_INST_0_i_15
       (.I0(m_axi_araddr[4]),
        .I1(m_axi_araddr[2]),
        .I2(m_axi_araddr[3]),
        .I3(m_axi_araddr[1]),
        .I4(\fetch_engine_reg[pc][16] ),
        .I5(\fetch_engine_reg[pc][17] ),
        .O(m_axi_awvalid_INST_0_i_15_n_0));
  LUT6 #(
    .INIT(64'h8888A0FFFFFFA0FF)) 
    m_axi_awvalid_INST_0_i_16
       (.I0(m_axi_araddr[12]),
        .I1(\m_axi_araddr[31] [27]),
        .I2(\m_axi_araddr[31]_0 [26]),
        .I3(\m_axi_araddr[31]_0 [28]),
        .I4(\arbiter_reg[b_req] ),
        .I5(\m_axi_araddr[31] [29]),
        .O(m_axi_awvalid_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hD5D500D500D500D5)) 
    m_axi_awvalid_INST_0_i_17
       (.I0(m_axi_araddr[10]),
        .I1(m_axi_araddr[8]),
        .I2(m_axi_araddr[9]),
        .I3(m_axi_araddr[7]),
        .I4(m_axi_araddr[5]),
        .I5(m_axi_araddr[6]),
        .O(m_axi_awvalid_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_18
       (.I0(\m_axi_araddr[31]_0 [20]),
        .I1(\m_axi_araddr[31] [21]),
        .I2(\m_axi_araddr[31]_0 [21]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [22]),
        .O(m_axi_awvalid_INST_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_19
       (.I0(\m_axi_araddr[31]_0 [23]),
        .I1(\m_axi_araddr[31] [24]),
        .I2(\m_axi_araddr[31]_0 [24]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [25]),
        .O(m_axi_awvalid_INST_0_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_20
       (.I0(\m_axi_araddr[31]_0 [17]),
        .I1(\m_axi_araddr[31] [18]),
        .I2(\m_axi_araddr[31]_0 [18]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [19]),
        .O(m_axi_awvalid_INST_0_i_20_n_0));
  LUT6 #(
    .INIT(64'h2300000000000000)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(m_axi_araddr[5]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_awvalid_INST_0_i_7_n_0),
        .I4(m_axi_awvalid_INST_0_i_8_n_0),
        .I5(m_axi_awvalid_INST_0_i_9_n_0),
        .O(m_axi_awvalid_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    m_axi_awvalid_INST_0_i_4
       (.I0(\fetch_engine_reg[pc][15] ),
        .I1(\fetch_engine_reg[pc][16] ),
        .I2(\fetch_engine_reg[pc][17] ),
        .I3(m_axi_awvalid_INST_0_i_10_n_0),
        .I4(m_axi_awvalid_INST_0_i_11_n_0),
        .O(\neorv32_bus_gateway_inst/p_0_in3_in ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    m_axi_awvalid_INST_0_i_5
       (.I0(m_axi_awvalid_INST_0_i_12_n_0),
        .I1(m_axi_awvalid_INST_0_i_13_n_0),
        .I2(m_axi_awvalid_INST_0_i_14_n_0),
        .I3(m_axi_awvalid_INST_0_i_15_n_0),
        .I4(m_axi_awvalid_INST_0_i_16_n_0),
        .I5(m_axi_awvalid_INST_0_i_17_n_0),
        .O(\neorv32_bus_gateway_inst/port_sel__34 ));
  LUT6 #(
    .INIT(64'h000000000000EFEE)) 
    m_axi_awvalid_INST_0_i_6
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(misaligned),
        .I3(arbiter_req_reg),
        .I4(\arbiter_reg[state] [0]),
        .I5(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[a_req] ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    m_axi_awvalid_INST_0_i_7
       (.I0(\m_axi_araddr[31] [19]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [18]),
        .I3(\m_axi_araddr[31] [18]),
        .I4(\m_axi_araddr[31]_0 [17]),
        .I5(m_axi_araddr[1]),
        .O(m_axi_awvalid_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    m_axi_awvalid_INST_0_i_8
       (.I0(m_axi_araddr[11]),
        .I1(m_axi_araddr[12]),
        .I2(m_axi_araddr[10]),
        .I3(m_axi_araddr[8]),
        .I4(m_axi_araddr[9]),
        .I5(m_axi_araddr[7]),
        .O(m_axi_awvalid_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_awvalid_INST_0_i_9
       (.I0(m_axi_araddr[11]),
        .I1(m_axi_araddr[12]),
        .I2(m_axi_araddr[13]),
        .I3(m_axi_araddr[14]),
        .I4(m_axi_awvalid_INST_0_i_18_n_0),
        .I5(m_axi_awvalid_INST_0_i_19_n_0),
        .O(m_axi_awvalid_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_bready_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_rready_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_wvalid_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .I2(m_axi_wvalid_0),
        .O(m_axi_wvalid));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[0]),
        .O(\bus_req_o_reg[ben][0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[1]),
        .O(\bus_req_o_reg[ben][1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[2]),
        .O(\bus_req_o_reg[ben][2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[3]),
        .O(WEA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,rdata_o0_out[2]}),
        .DOC({rdata_o0_out[3],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\main_rsp[ack] ),
        .I1(\main_rsp[err] ),
        .I2(\arbiter_reg[b_req] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .I5(\m_axi_araddr[31] [0]),
        .O(\ipb[we] [0]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\w_pnt[0]_i_3_n_0 ),
        .I1(\arbiter_reg[b_req] ),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[0]_3 ),
        .I4(\w_pnt_reg[0]_7 ),
        .I5(\w_pnt_reg[0]_2 ),
        .O(\ipb[we] [1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[8:7]),
        .DOB(rdata_o0_out[10:9]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],DOC}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\arbiter_reg[b_req] ),
        .I1(\main_rsp[err] ),
        .O(wdata_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[4]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[6:5]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(empty),
        .I1(m_axi_rready_0),
        .I2(\fetch_engine_reg[pc][2]_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ),
        .I4(addr[2]),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2 
       (.I0(\fetch_engine_reg[pc][9]_1 ),
        .I1(\fetch_engine_reg[pc][8]_3 ),
        .I2(\fetch_engine_reg[pc][11]_0 ),
        .O(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mtime_we[0]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][3]_1 ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_5 [0]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \mtime_we[1]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][3]_1 ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mtime_we[1]_i_2 
       (.I0(\fetch_engine_reg[pc][8]_3 ),
        .I1(\fetch_engine_reg[pc][9]_1 ),
        .O(\mtime_we[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][3]_1 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_4 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][3]_1 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\nclr_pending_reg[0] ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][2]_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][8]_1 ),
        .O(\bus_req_o_reg[data][0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\r_pnt_reg[1]_1 ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\r_pnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(Q),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\w_pnt_reg[0]_1 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D),
        .Q(Q));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1__0_n_0 ),
        .Q(\r_pnt_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    rden_i_1
       (.I0(m_axi_rready_0),
        .I1(\arbiter_reg[a_req] ),
        .I2(m_axi_awvalid_INST_0_i_3_n_0),
        .O(\bus_req_o_reg[rw] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__0
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .O(rden0));
  LUT4 #(
    .INIT(16'h4510)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\m_axi_araddr[31] [0]),
        .I2(\ipb[we] [1]),
        .I3(\w_pnt_reg[0]_8 ),
        .O(\fetch_engine_reg[restart] ));
  LUT6 #(
    .INIT(64'h0155555554000000)) 
    \w_pnt[0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\main_rsp[ack] ),
        .I2(\main_rsp[err] ),
        .I3(\arbiter_reg[b_req] ),
        .I4(\w_pnt[0]_i_3_n_0 ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \w_pnt[0]_i_3 
       (.I0(\fetch_engine_reg[state] [1]),
        .I1(\fetch_engine_reg[state] [0]),
        .O(\w_pnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\ipb[we] [1]),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    D,
    \fifo_read_sync.half_o_reg_0 ,
    irq_rx_o0,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \bus_rsp_o_reg[data][7] ,
    \ctrl_reg[hwfc_en]__0 ,
    Q,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output [7:0]D;
  output \fifo_read_sync.half_o_reg_0 ;
  output irq_rx_o0;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input cg_en_9;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \bus_rsp_o_reg[data][7] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]Q;
  input [1:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire avail;
  wire \bus_rsp_o_reg[data][7] ;
  wire [1:0]\bus_rsp_o_reg[data][7]_0 ;
  wire cg_en_9;
  wire clk;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire \fifo_read_sync.half_o_reg_0 ;
  wire irq_rx_o0;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1__1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire we;

  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(cg_en_9),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\ctrl_reg[sim_mode]__0 ),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][3]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [0]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [1]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[7]));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'hCFCC8F8800000000)) 
    irq_rx_o_i_1
       (.I0(\ctrl_reg[irq_rx_half]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(\rx_fifo[free] ),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .I4(\ctrl_reg[irq_rx_nempty]__0 ),
        .I5(cg_en_9),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \r_pnt[0]_i_1__1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .I3(cg_en_9),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\r_pnt[0]_i_1__1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(cg_en_9),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    uart_rts_o_i_1
       (.I0(\rx_fifo[avail] ),
        .I1(cg_en_9),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\fifo_read_sync.half_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00003A00)) 
    \w_pnt[0]_i_1__2 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\rx_engine_reg[done]__0 ),
        .I3(cg_en_9),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\fifo_read_sync.half_o_reg_0 ,
    \tx_fifo[free] ,
    empty,
    D,
    irq_tx_o0,
    \tx_engine_reg[state][1] ,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ,
    \bus_rsp_o_reg[data][31] ,
    \r_pnt_reg[0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    p_0_in2_out__1,
    \tx_engine_reg[state][0] ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \fifo_read_sync.half_o_reg_0 ;
  output \tx_fifo[free] ;
  output empty;
  output [0:0]D;
  output irq_tx_o0;
  output [7:0]\tx_engine_reg[state][1] ;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input cg_en_9;
  input \ctrl_reg[sim_mode]__0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ;
  input \bus_rsp_o_reg[data][31] ;
  input \r_pnt_reg[0]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input p_0_in2_out__1;
  input \tx_engine_reg[state][0] ;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [0:0]D;
  wire [6:0]Q;
  wire avail;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire cg_en_9;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire empty;
  wire \fifo_read_sync.half_o_reg_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire p_0_in2_out__1;
  wire r_pnt;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire [7:0]\tx_engine_reg[state][1] ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[clear] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt[0]_i_1__1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\fifo_read_sync.half_o_reg_0 ),
        .I3(\bus_rsp_o_reg[data][31] ),
        .O(D));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(w_pnt),
        .I1(r_pnt),
        .O(empty));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(empty),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\fifo_read_sync.half_o_reg_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    irq_tx_o_i_1
       (.I0(\fifo_read_sync.half_o_reg_0 ),
        .I1(cg_en_9),
        .I2(\ctrl_reg[irq_tx_empty]__0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCCCACC)) 
    \r_pnt[0]_i_1__2 
       (.I0(w_pnt),
        .I1(r_pnt),
        .I2(\bus_rsp_o_reg[data][31] ),
        .I3(\r_pnt_reg[0]_0 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\tx_fifo[clear] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r_pnt[0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(cg_en_9),
        .O(\tx_fifo[clear] ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(r_pnt));
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[0]),
        .O(\tx_engine_reg[state][1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[1]),
        .O(\tx_engine_reg[state][1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[2]),
        .O(\tx_engine_reg[state][1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[3]),
        .O(\tx_engine_reg[state][1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[4]),
        .O(\tx_engine_reg[state][1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[5]),
        .O(\tx_engine_reg[state][1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[6]),
        .O(\tx_engine_reg[state][1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(rdata_o[7]),
        .O(\tx_engine_reg[state][1] [7]));
  LUT6 #(
    .INIT(64'h30B030B000F000C0)) 
    \tx_engine[state][0]_i_1 
       (.I0(p_0_in2_out__1),
        .I1(\tx_engine_reg[state][0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .I3(\bus_rsp_o_reg[data][31] ),
        .I4(\fifo_read_sync.half_o_reg_0 ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \w_pnt[0]_i_1__1 
       (.I0(cg_en_9),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .I3(w_pnt),
        .O(\w_pnt[0]_i_1__1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__1_n_0 ),
        .Q(w_pnt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    gpio_o,
    Q,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][0]_1 ,
    E,
    \dout_reg[7]_0 ,
    gpio_i);
  output \iodev_rsp[3][ack] ;
  output [7:0]gpio_o;
  output [7:0]Q;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][0]_1 ;
  input [0:0]E;
  input [7:0]\dout_reg[7]_0 ;
  input [7:0]gpio_i;

  wire [0:0]E;
  wire [7:0]Q;
  wire \bus_rsp_o[data][0]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][1]_i_1_n_0 ;
  wire \bus_rsp_o[data][2]_i_1_n_0 ;
  wire \bus_rsp_o[data][3]_i_1_n_0 ;
  wire \bus_rsp_o[data][4]_i_1_n_0 ;
  wire \bus_rsp_o[data][5]_i_1_n_0 ;
  wire \bus_rsp_o[data][6]_i_1_n_0 ;
  wire \bus_rsp_o[data][7]_i_1_n_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire clk;
  wire [7:0]din;
  wire [7:0]\dout_reg[7]_0 ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(gpio_o[0]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[0]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(gpio_o[1]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[1]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(gpio_o[2]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[2]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(gpio_o[3]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[3]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(gpio_o[4]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[4]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(gpio_o[5]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[5]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(gpio_o[6]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[6]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(gpio_o[7]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[7]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][7]_i_1_n_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(din[0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(din[1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(din[2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(din[3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(din[4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(din[5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(din[6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(din[7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [7]),
        .Q(gpio_o[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (\imem_rsp[ack] ,
    \main_rsp[data] ,
    rden_reg_0,
    rden_reg_1,
    rden_reg_2,
    rden_reg_3,
    rden_reg_4,
    rden_reg_5,
    rden_reg_6,
    rden_reg_7,
    rden_reg_8,
    rden_reg_9,
    rden_reg_10,
    rden_reg_11,
    rden_reg_12,
    rden_reg_13,
    rden_reg_14,
    rden_reg_15,
    rden_reg_16,
    rden_reg_17,
    rden_reg_18,
    rden_reg_19,
    \mar_reg[1] ,
    rden_reg_20,
    clk,
    rstn_sys,
    Q,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[15] ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[15]_1 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[19] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[12]_0 ,
    rden,
    \rdata_o_reg[13] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[15]_2 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[23]_0 ,
    ADDRARDADDR,
    \imem_rom.rdata_reg_0_8_0 ,
    \imem_rom.rdata_reg_1_27_0 ,
    \imem_rom.rdata_reg_1_22_0 ,
    addr,
    \imem_rom.rdata_reg_0_18_0 ,
    \imem_rom.rdata_reg_1_4_0 ,
    \imem_rom.rdata_reg_0_31_0 ,
    \imem_rom.rdata_reg_0_17_0 );
  output \imem_rsp[ack] ;
  output [11:0]\main_rsp[data] ;
  output rden_reg_0;
  output rden_reg_1;
  output rden_reg_2;
  output rden_reg_3;
  output rden_reg_4;
  output rden_reg_5;
  output rden_reg_6;
  output rden_reg_7;
  output rden_reg_8;
  output rden_reg_9;
  output rden_reg_10;
  output rden_reg_11;
  output rden_reg_12;
  output rden_reg_13;
  output rden_reg_14;
  output rden_reg_15;
  output rden_reg_16;
  output rden_reg_17;
  output rden_reg_18;
  output rden_reg_19;
  output \mar_reg[1] ;
  input rden_reg_20;
  input clk;
  input rstn_sys;
  input [3:0]Q;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input [28:0]\rdata_o_reg[15] ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[2]_0 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[4]_0 ;
  input [4:0]\rdata_o_reg[15]_0 ;
  input [3:0]\rdata_o_reg[15]_1 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[19] ;
  input [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[12]_0 ;
  input rden;
  input [21:0]\rdata_o_reg[13] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[15]_2 ;
  input [0:0]\rdata_o_reg[23] ;
  input [0:0]\rdata_o_reg[23]_0 ;
  input [15:0]ADDRARDADDR;
  input [13:0]\imem_rom.rdata_reg_0_8_0 ;
  input [3:0]\imem_rom.rdata_reg_1_27_0 ;
  input [13:0]\imem_rom.rdata_reg_1_22_0 ;
  input [7:0]addr;
  input [4:0]\imem_rom.rdata_reg_0_18_0 ;
  input [0:0]\imem_rom.rdata_reg_1_4_0 ;
  input [3:0]\imem_rom.rdata_reg_0_31_0 ;
  input [0:0]\imem_rom.rdata_reg_0_17_0 ;

  wire [15:0]ADDRARDADDR;
  wire [3:0]Q;
  wire [7:0]addr;
  wire clk;
  wire [31:0]\imem_rom.rdata_reg ;
  wire \imem_rom.rdata_reg_0_0_n_0 ;
  wire \imem_rom.rdata_reg_0_10_n_0 ;
  wire \imem_rom.rdata_reg_0_11_n_0 ;
  wire \imem_rom.rdata_reg_0_12_n_0 ;
  wire \imem_rom.rdata_reg_0_13_n_0 ;
  wire \imem_rom.rdata_reg_0_14_n_0 ;
  wire \imem_rom.rdata_reg_0_15_n_0 ;
  wire \imem_rom.rdata_reg_0_16_n_0 ;
  wire [0:0]\imem_rom.rdata_reg_0_17_0 ;
  wire \imem_rom.rdata_reg_0_17_n_0 ;
  wire [4:0]\imem_rom.rdata_reg_0_18_0 ;
  wire \imem_rom.rdata_reg_0_18_n_0 ;
  wire \imem_rom.rdata_reg_0_19_n_0 ;
  wire \imem_rom.rdata_reg_0_1_n_0 ;
  wire \imem_rom.rdata_reg_0_20_n_0 ;
  wire \imem_rom.rdata_reg_0_21_n_0 ;
  wire \imem_rom.rdata_reg_0_22_n_0 ;
  wire \imem_rom.rdata_reg_0_23_n_0 ;
  wire \imem_rom.rdata_reg_0_24_n_0 ;
  wire \imem_rom.rdata_reg_0_25_n_0 ;
  wire \imem_rom.rdata_reg_0_26_n_0 ;
  wire \imem_rom.rdata_reg_0_27_n_0 ;
  wire \imem_rom.rdata_reg_0_28_n_0 ;
  wire \imem_rom.rdata_reg_0_29_n_0 ;
  wire \imem_rom.rdata_reg_0_2_n_0 ;
  wire \imem_rom.rdata_reg_0_30_n_0 ;
  wire [3:0]\imem_rom.rdata_reg_0_31_0 ;
  wire \imem_rom.rdata_reg_0_31_n_0 ;
  wire \imem_rom.rdata_reg_0_3_n_0 ;
  wire \imem_rom.rdata_reg_0_4_n_0 ;
  wire \imem_rom.rdata_reg_0_5_n_0 ;
  wire \imem_rom.rdata_reg_0_6_n_0 ;
  wire \imem_rom.rdata_reg_0_7_n_0 ;
  wire [13:0]\imem_rom.rdata_reg_0_8_0 ;
  wire \imem_rom.rdata_reg_0_8_n_0 ;
  wire \imem_rom.rdata_reg_0_9_n_0 ;
  wire [13:0]\imem_rom.rdata_reg_1_22_0 ;
  wire [3:0]\imem_rom.rdata_reg_1_27_0 ;
  wire [0:0]\imem_rom.rdata_reg_1_4_0 ;
  wire \imem_rsp[ack] ;
  wire [11:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[12]_0 ;
  wire [21:0]\rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[14] ;
  wire [28:0]\rdata_o_reg[15] ;
  wire [4:0]\rdata_o_reg[15]_0 ;
  wire [3:0]\rdata_o_reg[15]_1 ;
  wire \rdata_o_reg[15]_2 ;
  wire \rdata_o_reg[19] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire [0:0]\rdata_o_reg[23] ;
  wire [0:0]\rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire rden;
  wire rden_reg_0;
  wire rden_reg_1;
  wire rden_reg_10;
  wire rden_reg_11;
  wire rden_reg_12;
  wire rden_reg_13;
  wire rden_reg_14;
  wire rden_reg_15;
  wire rden_reg_16;
  wire rden_reg_17;
  wire rden_reg_18;
  wire rden_reg_19;
  wire rden_reg_2;
  wire rden_reg_20;
  wire rden_reg_3;
  wire rden_reg_4;
  wire rden_reg_5;
  wire rden_reg_6;
  wire rden_reg_7;
  wire rden_reg_8;
  wire rden_reg_9;
  wire rstn_sys;
  wire \NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_10_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_11_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_12_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_13_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_14_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_15_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_16_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_17_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_18_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_19_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_20_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_21_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_22_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_23_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_24_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_25_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_26_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_27_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_28_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_29_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_30_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_31_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_8_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_9_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_10_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_11_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_12_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_13_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_14_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_15_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_16_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_16_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_17_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_17_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_18_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_18_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_19_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_19_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_20_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_20_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_21_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_21_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_22_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_22_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_23_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_23_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_24_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_24_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_25_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_25_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_25_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_26_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_26_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_26_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_26_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_26_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_26_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_26_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_27_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_27_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_27_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_27_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_27_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_27_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_27_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_28_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_28_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_28_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_28_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_28_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_28_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_28_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_29_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_29_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_29_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_29_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_29_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_29_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_29_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_30_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_30_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_30_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_30_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_30_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_30_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_30_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_31_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_31_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_31_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_31_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_31_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_31_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_31_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_8_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_9_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_9_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20105DA17F40090BF3804C80C0FBF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFB9),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hEB938BC7D1784B77E061E7F6FC013D093F07FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hB8339A89FFDF6B7FC2739CE19C9D4E8CDEF85DF0157D7DFF5537FD9FD8947075),
    .INIT_11(256'hF58066B76F3F13BE42367AEF8C11D97E4B78CFE8CF7576326A88056A13B5D0B7),
    .INIT_12(256'h03FBEB79FD9CFFDFF0970F77F35F3FF84103FAFE7A3FFEC7ED57FF7A4F3E7F00),
    .INIT_13(256'hDFE8100BC810E7D9E7ECDE066FF70FFDEF649E2F80030CE3C01F27715CE0A844),
    .INIT_14(256'hE882020D2C5EB93083E58177435529A0B914BEB5060667B567EF7EBE7F71A7F3),
    .INIT_15(256'h002C405D3F97F7E0225F7FD13C751280061C0FDF1406602143740599442E4073),
    .INIT_16(256'h809D3963DF6BBFD7F63861B3EDFCB7773FF030FFEE3D73ED3E8AC005880B4C0B),
    .INIT_17(256'hEF83919EBBF9F5CF6FF617ADBDF7FF34198FFA335A5C19F9CABE1B6FFB9E25D1),
    .INIT_18(256'hBFDFE0F97EDF6C1B005EE63157F25C6E181869FDFE54916DDE23FBDFF9D9FAB0),
    .INIT_19(256'hFF77B87FFFE79AE7D00FEF4F37FFBE6002B0AF0D83B9100003404E75E8805EDD),
    .INIT_1A(256'hE0480D868BC49E2D68B61778033BFE3C0DF76F1C9D99318F2FB07380FDFEE3A9),
    .INIT_1B(256'h9FBEDF63CFBF9F66124BE825DE083F2034B8DE0F0FCFE00B86489721DF61F633),
    .INIT_1C(256'h77ECFF4FADEBDC7B95EFFE73FAF7523C6A59BFFF8B3FAEDDEFDF03FDFC7BEE00),
    .INIT_1D(256'h14476E900B6EB4B36824010E01FE845E9056017D22C59CC16C120B6FDBCD1E01),
    .INIT_1E(256'h1319F2D3A9FFBA007AE67ACCF7EE378409DEE74DBDF5EA3C7FFFEA8797526016),
    .INIT_1F(256'hF3B3ADE2BF3F5FF6FFCDFB73FBFFFEBE034442E02BBFE51DF683706EEB78C7F5),
    .INIT_20(256'h7490FF97FF3F537FFE1C7FFCFFFDBFBE7FEFFEE7E9CF7CEA99D6714D73FCBC5C),
    .INIT_21(256'h141103447F4B0467333E67033CF9121C3DA7B7718CE37FFE23DDE784BB571F7F),
    .INIT_22(256'hFCDD97B52DDFAFFE007DEFF67ACCA7452E6811E798371819EEFB8ACA03DFA164),
    .INIT_23(256'hBFEFCC6B7EFF7FF08019CA2800BB01EFCFE1F99A7F7EC300FEF9E5F2EF9FB94F),
    .INIT_24(256'hDFE7B7BAD7BFFC3F7FFD8654ED5C378FF8037BC3C7FD1DEFDA66D83BF076676F),
    .INIT_25(256'h19A3DF3F0871B1DBD5BB7FF59C861297F00E638FEE2FB7A2FC60C7E96D87FF0C),
    .INIT_26(256'h011857F5AEFE1BA781BFE86E43108D7D06B7BA78DA77CFDFBEF7AE11FB66B7A3),
    .INIT_27(256'h177CF2E6A32553F3A0DDFD00AFC981D4BFFFDEDFA07F06AF8BF031D5ED802059),
    .INIT_28(256'hF7F6FF023FCD46DD26DF37372BB03E82DB65C3BB7B36767A6ED7C45E3D5A9B38),
    .INIT_29(256'h0EDF879BCC81B3F63FE955BB0F34CFEC3FF660165FF54046BC9E6B6DB6DB6DDB),
    .INIT_2A(256'hFFEFFB2F8718FEF85B7FFFFFFFFFFFF7DFDEFFFDF7EFBF7EFDFBC3146F3B00EE),
    .INIT_2B(256'hF3B6BA73FFDDF67FCEEE2EAF9D72BAFE02FFF6FFED805EDF2147FB9263F4816F),
    .INIT_2C(256'h1E7EA8DBC76A8CFF8E4BB857CFAF7F038A7340063476A387C2B81BBF0A05CEFF),
    .INIT_2D(256'hF9961BD32D3FAFFF918E07211FA839788FBFD7FEBF5EFA1AF070B7BD0609FD71),
    .INIT_2E(256'hFBE7BDF3DEFBF7BFFA35CEA67DFB7BFB7BF5F5FFCFFD7FF070E7E218D1CFDE3F),
    .INIT_2F(256'hDBFCB3B6F9F973FD67FF4E7659FDDBBF537CBF7BCE3E0CFDC1967681BFF301A4),
    .INIT_30(256'hE419D84B9FBCE27BF13F5327F4E86FCCA5DBEDFF9EFDEFAFDEEFBEFF7FABFFFD),
    .INIT_31(256'hE42357DE27CEF26341BCE257FA257EFDFFD407C44E0DFFF0BF7E3FF86BCDD3B7),
    .INIT_32(256'hF36FF03F74AAFFFFF807FD7FE3FBB90BCB8FFE412355F840E7BEFAF61797349D),
    .INIT_33(256'h203583FFFE7F9C008FFA400B9C1ADA68CD68653C728410B8073E0B97F5C9CF3F),
    .INIT_34(256'h6023BD3B60C8F60FDD2FF7BF69403B7F9A1A7D8670DEF73F952C59DBFFEA7306),
    .INIT_35(256'hFB61EBBEB30E9E837C3EBFFAD4BE1FD7FEEFEEFDB1EBEBFFD7FFABEC7784FD4E),
    .INIT_36(256'h78E87CDFC05FB81F7B7E39DBD77DF26479AFFC85F4BEFBAAA0741F5F93AD9EAF),
    .INIT_37(256'hBFFDF1D0E525E27FF5E158CAFED8FF6C7ED8F7AF8E67CBFFCF7EEFFEA2E9E676),
    .INIT_38(256'h3E0160AF3474C628A1174DFF59CAAAFB381FFED2F70BFC6AAAFDA83DBDFCDEC7),
    .INIT_39(256'h1FFFC806E9F5EB5E147FAB0BB018B6AAF1FFFFFE1A53D100FCEFB6348690C67D),
    .INIT_3A(256'hA71126EE4C7FEC07F5C27FD5FFF6FFFF2F7E40F6B056EBFC7EF6EB9BDEFF817B),
    .INIT_3B(256'h13BFEB1E37BECA1ED067DB9D3E7FFFFB9BAECC3B03B7B40F00FC7B76E703B3DA),
    .INIT_3C(256'h56FCFDCB73A3FD6273C45FFB72C4DDF0537FFFFFF0C0FC84ED37206E5287ECD4),
    .INIT_3D(256'h4FFFFB960B75BE5BA9FD2700434F1FC0EFD7FCBB5B8855C4F3957FFFA63555FF),
    .INIT_3E(256'h01353FF8ED40D87FEBF1FFF4E1F79F1B2B8DA1BBF007FE3FDCBE3DFF41E8ECB0),
    .INIT_3F(256'hEA3BF00715F3DE1E43EFF06BBC1C1A31CC343CAFF816D33FE7F370DF1454FB1A),
    .INIT_40(256'hFAAFBFDFD67DFB0D37D55BC3AAABDC425FF1A67401C4DFDBEAABDD06BB29D10D),
    .INIT_41(256'hFEFBBB3E05FB1C8CDFCF82F7B97BFF7D81453EC64F907ADBD9D5578419F32407),
    .INIT_42(256'hBC5F17FD4FC207CEBF603B40BDA3C5DD3B737E6FCDF0A73CFFC8AFBEDF291181),
    .INIT_43(256'hFFB3DFBAC0FF7EBFDFF31F97FEB740605FBBBE037FEFFF33FFFFEBE24DFEF4F7),
    .INIT_44(256'hFE1CFAEC3ED487DDFFBFEFDDC07B5BDEF0EDBFFB9577FB40BFFFF7FFAB7DDFFF),
    .INIT_45(256'h7FEF77F03F08AFEB7F7FDFE73B361637A49F01161E55E8EAFF7D7B846F9FFB7F),
    .INIT_46(256'h9FAC0F0004B2B70FF92F11F5DCDF387EFC98EFFDF42B92D9F6A54ECBB1F77FF5),
    .INIT_47(256'h3FC3DDFF48770C99F761E78F726E1344FF302BBFFF625C1C1DFFC3F87F2BA7FF),
    .INIT_48(256'hB79F7318D9EBDF1FABDCD1AD8F801E30622BDBFBAA8032D9FE7CFF7C7DC9EF8B),
    .INIT_49(256'hFC1A50003E1E706ECE7861FA39A080C87FFF56B40B7572FFFCBA7005090CD190),
    .INIT_4A(256'h523FC06DFCAE2F1A95508845D63E16396C827FE07EDFD768E8AEFA7F78E057CB),
    .INIT_4B(256'h3C8BFDFFFFFFFFFFEFC70AFF1B6310F0AE201F9FD8C7BCEFABEB08D73902E0D0),
    .INIT_4C(256'h7FACB480FF4D392A727DA8FEB760FF77DA641D26DB5E7F5A3BCAFE0F00777E00),
    .INIT_4D(256'hF089FE5AFDFD9EDEF3EFB7DDFFB83AC1A25CB7C83CFE91436C07306977CFFCE1),
    .INIT_4E(256'hC03FE7B2AFFC07F23DFD557FD8D557FFFFFFFF7D35CF01A7DFF98FE5FC7DDF05),
    .INIT_4F(256'h1F31BEFFC7F57D2F5B81F7FDEB3FAFAAAAFFFDC7F803FA89565BEE799D9F585B),
    .INIT_50(256'hF0F2FF3B7F99BEFF6AFADDFDDFCE7E19DCD98E03AA03F3CF52AABC92FFFFE67D),
    .INIT_51(256'h7FC9B67E52187825F6EFBFD079F4077AFE0D9C9713F5DF77BD5DEEFD7C0AB10B),
    .INIT_52(256'hBD03BEFF6FBF69817D0755FF75E8DFED42F6FCF6DFF5FFEC04DB54AAAF35C7BE),
    .INIT_53(256'h8361F0DADAC77E7FFBAFC771B8844BEDBDB6FEAFBEAC7EAEFF42BDFBDFAFA90F),
    .INIT_54(256'h26381597FFBFCB072FFC0D65679CED98795774E86EB6F2A6EAFDEAE7D4FABDEF),
    .INIT_55(256'hDEFFF80139A1F896BB673FDD3EEF99F0BFF93E5346609FD7D3C10C01CF3A79F7),
    .INIT_56(256'hBFAEFFED7F8081007CB429F28699A75B27DF83F7D3AED1ADBFFFFED13FFFE7DD),
    .INIT_57(256'h3E0FFDE5BFF79EFDF7EFF53F77F4FDFBF9E3CEEFEA7F5CF5D3AFF97F37FFDFAF),
    .INIT_58(256'h6006FBB77FF23FFF02902BFF91FF0F6EE389CFFDC85F1F6401667F74962C2E37),
    .INIT_59(256'hDBFF3FB6EF83B8017BEB9C1CEC8A1BD6E95C631F747E09FFFE76FFF8C742EE64),
    .INIT_5A(256'hC02BB0DFA4E037BEC67F75BDF633FFFA47FEF8FC9D07C7037B60C6E6AEAEB977),
    .INIT_5B(256'h95FD9BBF6EF4BE35AFEDDCAA7DB7FFFFFFCFFFFFDBFEBA2EE86FBFEBC5DDEFC6),
    .INIT_5C(256'hFDEDD0DCFCDC0D413731761FFA0A01FCF3A1D97FE287A0C3FFF5D6C5FA7BA19F),
    .INIT_5D(256'h5A7FEDEA701787D3E0604FFF7BC7E9019F6E86F9DFF8DB8F33BED4B403DDBF9F),
    .INIT_5E(256'hAFEFDBD42F7CBE1F7BFE1781EE0FFDF5805FFF9E91A9F373B3FB5B3B670FFFA3),
    .INIT_5F(256'hC99993901F73F5F5E0FF807AFDCCEFE7B80FFCFF7BDB70781DFFD7677DAEFFBD),
    .INIT_60(256'h5DE6407FE00BE918EF91C798E18F064FCC9A41383BDBCCC814401DFCBF947E41),
    .INIT_61(256'h57EAF7CBEE1FFC8BF7F9CBD53331EA6CCE8657F2FE51FD3BEDEDBCFC39EDFCBF),
    .INIT_62(256'hCEF3BFC3F70181C27E8F711FBE3A787CF3E39DE41B7F837F479F0E49DFD3BFFD),
    .INIT_63(256'h30339A200C58C1142432D5E2F1C47D35F383811D0064EDE27DF9E5FFE46585FC),
    .INIT_64(256'h0AEDB36508FCECC6E23EDC77B941B5F2DD4FD532EAFFD69F7019F81A1B904226),
    .INIT_65(256'hCB9C8B67FFF5FD7082B82BE4FF97DFD9DD57FF78F06F785DEEE71DF3D9D0CE61),
    .INIT_66(256'h3F0403879FFE0E9FE840203C61DD7983ACC7AB31D46D0069164BD2BB1E3DB470),
    .INIT_67(256'h1E7E8FEFE1EC3E63FA9F63D84BC37FFFC0C797DFE4AEFE1E5FD87EF80F73BF4B),
    .INIT_68(256'hB3405B71F8F3C09CE7BFCE7B983433FEF0CF1C9575C7871E0186EDE0D658365C),
    .INIT_69(256'hEEDD1B8F9DE776603472936EDF55EC1C8FDC7F7ECEFBE1FFBDE3DE2E11E7E3E0),
    .INIT_6A(256'h2DDAF05DD8EDBEE5E8FF7F78E6363BAD03E4232BDFAFFF79A3DEE4A9BEE00FDF),
    .INIT_6B(256'h07801C2FFF710CECE3732D3AC746E768DF78380F5E3B4B7E7EFFFD430E03FC1C),
    .INIT_6C(256'hFFFFFFFFFF2BF71FDEA360ABCAB1DC071DE217EC470C7BFAF426DDFFEDEFFFEC),
    .INIT_6D(256'h1555455545555555000000000000000000000000000000000000000000000007),
    .INIT_6E(256'hF2D5D55101C00000010158084210842108420084210842108421084200000000),
    .INIT_6F(256'h2D4E028A9FA5C8EAE0F724612B630F8E044C0FF55FF555555500000000FFFF00),
    .INIT_70(256'hE52F2B9FD800FF70A699BB6E3404FDAFFD81D71000000000000501111100B5B5),
    .INIT_71(256'h8408001000000B20FCB477A134FF7F68F62BEA0C4AFA9BB905BC9D5D2164412E),
    .INIT_72(256'h94B5A002009C9FC6EFC8E18300C1D653F82784EC78EA8F5AD76444B000100D4A),
    .INIT_73(256'hBA124125914D0E6CC790E5085880000000000008B1234ECA6529AC5C30000000),
    .INIT_74(256'hCD28D93B118B15B1EE6A857ED70EAB460AA2E2D099A105B16CC51A806F838094),
    .INIT_75(256'h40108001000000802008021083BA6280847B39185A2F8766A4EAB8BC10301C77),
    .INIT_76(256'hDDC882BBDBD01600000000000900000000000000003D0F608401080210042008),
    .INIT_77(256'h01A01C0C1C06C6DFFFC00012871E583DC14EEA54529AA002B00007F056D6D6D3),
    .INIT_78(256'h8C3A3D424EC8030000000340CC52955A500A2494644116E24DD6328DF7B40074),
    .INIT_79(256'h00076B05CED78FBE25822F00100400070B392B33859A2862805A58286719AA93),
    .INIT_7A(256'h8BAA396AA60BFEDD6C0516C9171B6CC4D90004D408342E8000E4062729EC0670),
    .INIT_7B(256'h331C1845F2542E702D6F75ADA0D6B5176A33145F517BAAB41059269A57949F72),
    .INIT_7C(256'hC2BE6B5BFD9814E7FFEA807329A454044B06A2004000000001000000736F0E99),
    .INIT_7D(256'h3D2C281CB40B16D090BFBB00200000A8B23AC28165AC0D8B681A11F4B66718DC),
    .INIT_7E(256'h3AA02C9BD78577B7AB880007076082D47FF26497DA7400000C980075B598DAB0),
    .INIT_7F(256'hA10B6842DF5AA70240001A0E34950EC3800590153159DAB28E338801AE2E4E4D),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_0 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3BBE1B4FF61DF7FF9480C03BF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h2F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFAB),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'h05D95FB64BF71824EF9BCBC2DFFC814D647FFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h6FCD67FBB9FAC5BD7DF3984350A50AC48EFFB7A7F5FC43364534E5866777CFF9),
    .INIT_11(256'h8B7F9B7F088F1DC9ADE2F51F7BEEFEBDBCE7328751F39FCDF6C7FEF5E7366F69),
    .INIT_12(256'hFC7C78EBC8AC73B8E3EA011E610E3A84A0FF359F764A1DFFF800E0F8FB61D6FF),
    .INIT_13(256'hF7F80C20C818AFCA63643C27A7FC3BFFE4A0BD297FB543DFFFFB77B0BFDF60BF),
    .INIT_14(256'h487D3C58CBA63D511450FE7D9C94724F4AEA663FFCF19EEDF3F93E1FFF30AD9D),
    .INIT_15(256'hFFD4D8FE3588707FDDEEB6CC230E18BFFDD6AB62C7F857D410C7FA09E7DDEFAF),
    .INIT_16(256'hF16CCAFEF8F044A260979FCE90FB882B87FFCF019E751BD97375BFFA9B1F8FF4),
    .INIT_17(256'h9EFC4E6D0E336BF6825AC3E6038D175FE6F1C4DF288B38E10803FA7FD516E7EC),
    .INIT_18(256'h9CC59FB135BBF43C7FA109D315FCB7DBEFDFCE67D5CEF3D1259D8879E3FE67EF),
    .INIT_19(256'hC7BAD5B82E5D234F8016DFB8EEA6C3FFFD5F71530C57EFFFFD7FF313FE7FB9BF),
    .INIT_1A(256'h974E076FF7736BF7BDDFFBBFFDC52BD7F3694DF2B0ADCF7733FBAD7FCF47F19C),
    .INIT_1B(256'h070B8ADD63D517CDE7DAA7FF23F3D77DDB6F34B4B71ADF7679377AE3CD36DECE),
    .INIT_1C(256'hCAF97C7F96EDD13E856BF652FE6EB1D5A5BE5BDABE70C7668776FD577DBFCBFE),
    .INIT_1D(256'hFAD8E8E7F673D7A476617EB9FDFC820F0F2AFC10DBDB6256A555FF4E358787F9),
    .INIT_1E(256'h90CB443CFA2A5DFDA737BAC9F8A665AFF2695FDCA9D93025B26FF2E52D2B8FED),
    .INIT_1F(256'hDEEEBF4A82307DB77DF6AB5ECEDF7EC9FA5D069FC63A78E467BD6F4BA91BA058),
    .INIT_20(256'h212776B55E6555B0C2B4D4D5C616EC7BD21BBE7BFFFD3FA5FD548FF826D886BF),
    .INIT_21(256'hE6EEFEBFB56DEFB81D6FBBFC97AFEFF724BC94DF7372DBABBE3042797F5E29A5),
    .INIT_22(256'h9BFBDA7F9FE71EFDFFCE1DC9E73C23B3E99D775627F7E0BDBC8E40A47DD49EE7),
    .INIT_23(256'h19B3C584DF7D29EFFFE5706FFF4C7E6F3D9FB6659EFF7CFFF5DB6F3F5C444F9F),
    .INIT_24(256'hF50BBFABDE5FFBDC381879DDEBFDDF7F78FEAC5ECA55382673DE4FDDFBBD9E37),
    .INIT_25(256'hED7ED9EEF7CCBFCB9F5FE9FCEFFDCFDC8BF92AF462BB0392CB9F39FF7BF7BF77),
    .INIT_26(256'h7FEF9AB6B265FC877FE307EE3DD777CD7DD5D7AFB67CFA360ABEF5EF9FDF6A1D),
    .INIT_27(256'hF0E3ADF9DDFF7F151FA38AFFE77EFFFFF07F6C8B9FBDFABD7E33EEDF08473F4F),
    .INIT_28(256'h2CDB43695BFCE7D7A65EA5372F9FECFDCB3A7C8E06F9DB59994F6BCDD34699CF),
    .INIT_29(256'hDB897BF1777E730643D8EDF10FE4CFE3DF8F7FFD93F03CFDFC6380C30C30C3ED),
    .INIT_2A(256'h7D71AFDF13FF6F3BEF9E11BC237846F9E24F1324F107AF5EBD7AFEF7EFC8FF9F),
    .INIT_2B(256'h8FF00D0C478F76FDF3E287B98C17983DF83EFDDFFE7FB966FDBFF6751C7D4F6A),
    .INIT_2C(256'hEFABDF6418E95A8677D397BBD79E7F8F94BFFFFA13D21F809DD7FFFEF8F6D03F),
    .INIT_2D(256'hE949EDBC46DFF5C1FA8DE5F71603CED3B374FAE0E2D6CDED6FAF5ED67BFF41DD),
    .INIT_2E(256'hB8B3DC59EE2D7B8E83CB718BAAF7C6F7C76EBEB8F53FAE2D3271EC376DE7CC9A),
    .INIT_2F(256'hEC6F1D706EFFBD023B8F7F7F97E8F1FA7E05AF5F5A5DF73FEB26BDEB38FABEDF),
    .INIT_30(256'hE3D90F95EA797FB51BD435DD3F9FBB7668CDF3C7E63B9F7C689F9E7C6FDEFEBB),
    .INIT_31(256'h7BFC336DCB77BFB77EDB5F3F7DF3F67571FCFDFFF974AFEFEB97EC079EF3F2DD),
    .INIT_32(256'hEFFFEFEFBFBBB6DFFFDEFB67BD655B7EE3AB503FFC36A79761EB892AFDC757EF),
    .INIT_33(256'hEFEB0DB6AECBEFFFF7E820018FF3EAB7D3B3EB7EF3CF5807FABE76F9928AF5DF),
    .INIT_34(256'hF3BDD55FDE6D5FF1678652C1B9CFFE58EE985DFFB16DAF911BF43EAFF9DED4FB),
    .INIT_35(256'hF7DEDD1787DD85713BDFD76BEEFBEFB67A75F17BEEDD7D76FAED4B5FF6F7DDCB),
    .INIT_36(256'h37BF9F6E7EEED9E5BD99DA896E1EE387BE8EBFFB77DB5CFAFFDFEEEBFD5EEBFE),
    .INIT_37(256'h89F7096F0B91ACFFF81C91583DF7DEFBBDF75ADCF6638DDEF5B9E3560F6EA3BD),
    .INIT_38(256'h329E5F81213CCDF185BF96B0309FFFF2B7FFFFA75EF8B83FFFFFA7F9DCE6F7C7),
    .INIT_39(256'hE9B8B7F85E70271B5FBEB7F3080E3FFFFF0001E2F87E9507FE2EB14E29C53A7B),
    .INIT_3A(256'h82D345FFF77B83F81FCA63FF9F493FDCF61E487FF4DD66B17DEF8FDEFFFD7FF1),
    .INIT_3B(256'hFE10000C903E958FFE4FC9B94EBFFFFFF8E7FC1A25AFFFFAFFAC3FCEF7FFDBEE),
    .INIT_3C(256'h06FDDFFFF39A0002465BFFFDF1439C0FC03FFFFFF93FDF6BB7FFF3FFF7FFA64D),
    .INIT_3D(256'hDFBF7CF3F24BD910BEE245FF7CF43899196E02918508704B26B420000E7FFFF5),
    .INIT_3E(256'h817BC7E7EDFF39AE55BC2D58BEF36CEF099DFF1BDFDE44F25B83CFB83FB77FDF),
    .INIT_3F(256'h0061DFFCBFE2E9E33EFD3F9CCBF7CF8EF31FF1FF1FF4FCF8BAE14FC5EB5F3EEF),
    .INIT_40(256'hB40531AA820EE0F6EE7FF33F5FFF8FBEEBFA071FFFE557E5BFFF9FFBFE807EF9),
    .INIT_41(256'h79EFEF0BF185EFF5AC0C7BBE97EDBFEB8EB7CFB9F1EFA85F63FFFF17EFFDE7FF),
    .INIT_42(256'hFFCFF3DA77C1FFF02797D1DE74DCBFFAC75EEBDD742799659377B9AB69BE6C7E),
    .INIT_43(256'hBDFDFD613F431F837F2FF42E01CFBF9FBFA985FCF77EB48DFFE6F43E67FBE4DB),
    .INIT_44(256'h0DED7774F3FF7A87E49D2EFB3F6739CEB3E496EF7C2C09FFFFB2FE3EFFB2F4E2),
    .INIT_45(256'h156727CFD9F5FAB128C20151AB85FE03A6DF0687E4FE96EF4BCB967FB77220A1),
    .INIT_46(256'hCAA3F73FCB76A4F5FC04EF6FBCFFE1D31C0713E54C2F6834FD144AF171F45AB2),
    .INIT_47(256'h7DBEC90BA38B188F3F4E5B9C327E61AB678FA5A4F6348FE3FA37BCE9F61FEACD),
    .INIT_48(256'hF9F63D727EE7057D8B4150AE1A6FCBCF9FF18F07B00FCE768F1F21F838E3C7FD),
    .INIT_49(256'hFBEFBFFFA7ECCB9599944ADFFF011F132FFE7E9FFE1F375BF89DCFFFFEFBF3E5),
    .INIT_4A(256'h82FDBF804BF9D6FBE55EF7357DD1BDFFFBFDCDCFB784E17D718B746F977FB927),
    .INIT_4B(256'h27E99DD0E8703FC7F338F3DEE2FFEF5D73FFE5F3E53CC7FE34B27FBAC9FFE54B),
    .INIT_4C(256'hE98550CF9A4FD7DDBC51FA3EDFDEBDC7FDE7E3D05C920BEC6F9CCBF4FECF137C),
    .INIT_4D(256'hF5DB9EF3F494B2662575996AFAF7D73E053C17B7D8F66E7B49F10F9F5E71FBC2),
    .INIT_4E(256'h603FE692B363FF0BDEBFFFFE747FFFF7F937F6FFAFFFFF476ADE75E4D7BEA346),
    .INIT_4F(256'hFD9793400ABFEE2B487E9FCD3826FBBFFFFEDBFD07FE19B53E0B8B3E47E27ED2),
    .INIT_50(256'h1E186FFD37F3F3DDBD567FF8BF61FBAFC87FD4FD75FE98B9BFFFFF31EFF219F7),
    .INIT_51(256'h6126DF87F2EF087E9B1D288FDEBFF97B23E6E7FA3F68BE316BE7FF96C3F7FE7C),
    .INIT_52(256'h04FCFC07C76F3FFE2BE95DF260A74E693E74007F1FDBFF47FB35AFFFFFCFAF1F),
    .INIT_53(256'h7ECE1FBFE7192E343FF075ACCFFE35A4F4DBBC000CECFC0E7FFDFA41FF04E4E2),
    .INIT_54(256'hDBCFE177F5BC85FAEFDFF7AAA075B7EEABFDAB2EBFFB38033FD1FFC98018D5F0),
    .INIT_55(256'h671DF3FECF7ECF659E266B6EDF71E4FF8B9ED7F141FFCDD0ED1A7F80B2D03027),
    .INIT_56(256'hB9591D3FF37E06FE8BFFF87F976F55E6D94F7EB3F3D3AE92EFBF7FC31EAFC2EB),
    .INIT_57(256'hA04D5FAAADFBEE6C9EBDD7EDE393B0DEDF71FF93680F4F1370DBFFFF137ECFBF),
    .INIT_58(256'hFFFFEF7EDBFEFFAFD7BC76DFF7FFB506786BBFFFFF876F59FFA24D4947ABF55F),
    .INIT_59(256'hCFB11C40277BA3FD1CE9E16F10B01B1EA0DAE4FEFCF5F61DF40F8F37FBA2859F),
    .INIT_5A(256'hBF0724E1398FDBD257FB975ED2BFE6FE3FB27FBF5C7B2940251044EACE36176B),
    .INIT_5B(256'h75FFDDFFAEF7DA5D0B7887AA692CA5192B1DB6DB7BDA38E3C270FFDFCC6633C7),
    .INIT_5C(256'hCBFB84E0A7DDF7B95050E49838F9E1B9E709A5F367814E3FB4F0F1B8F5BF09AE),
    .INIT_5D(256'hD885C174A7C866215F9E8533F37B70FE837C2758DCFBCE5FF7FE7827F9F98FF7),
    .INIT_5E(256'hEE4E7357D03FC1C79458EF0987FEBBEBFFDD9462AE6AD24AAB12928B641059AC),
    .INIT_5F(256'h4088819406313ADA04C47FC3F8770DE863F234928B9B4EF09A039FB775CEC3B5),
    .INIT_60(256'hE639BE9BBFFA3FE7437E20E66E434BC3B782FF1A47645254AD900A6A4DC39A1F),
    .INIT_61(256'hBFF1EFC7FF73BF47FFFAFB0BDDA98776A4E369A1370E6BCB9ED70FB8DE226E1B),
    .INIT_62(256'h7DCFF7813701FFD0FAFA2F6BBBF8B7E7E5FEB20592D7FD9B9EB6FE773F557FE7),
    .INIT_63(256'hDFB58ABE9ADF5E1301CA62833FB8209EFDF57CFFFFB3F5E01C7BC3FBE4B8B7DF),
    .INIT_64(256'h8D3634DF8392EA18004003B2FA3E13C6A5F90C707F3C026B37C53FD9EF100AA7),
    .INIT_65(256'h6CE073E01AB5801F41B0010B3B21D7D04DD7FB900FC0FFDA47F3CC5DE61847E6),
    .INIT_66(256'hCFF9FF2B1FFFC7FF177F7FC897BF97FC5CFF6FE6B3F77F72D334C87C4FFE778E),
    .INIT_67(256'h1E1E8B51D1E81F98FA3337006F9D7F39BEC78FC9DEDDFEB5D6A4FA7CE7825D04),
    .INIT_68(256'h31F99B79A95BAA44DDE09E6503F073FE877E63998F5DFF8E7F72AAFE5DB0CE9B),
    .INIT_69(256'hFF0FF3F7EDD3BB67CBF671DE2F4FF59F7AD5E106F5981E7EF68125CCF1E1F3E3),
    .INIT_6A(256'hFD855EBBF7F3FFE79ABF3C7F1E1CC6B4FF641C1FDB03DF59DCCC54DF848388D7),
    .INIT_6B(256'hFC7FAFEF3F81B161B9E73DF3EA5DE9B8705FA3F003FC61DDFBEB3BFE71E05FE3),
    .INIT_6C(256'hFFFFFFFFFECE77E8B8193C670B1BF6FBFFFBC25E53F222AFB3D57075C04DCFEB),
    .INIT_6D(256'h15554555455555550000000000000001000000500000400021000010AA8A8227),
    .INIT_6E(256'h02D5D55101C0000001200A042108400084001840108021084000002000000020),
    .INIT_6F(256'h8440700E8877B5B3502251606187A7E63B080A28028000000000000000FFFFFF),
    .INIT_70(256'hC121800328005E70002924E980E0D3AC0120CA83E6BF1DFFFFF4291111148000),
    .INIT_71(256'h92084100421000C0CA00020870E5D40D00997802D9C920228C8801004C8382B8),
    .INIT_72(256'hAA8450600882980BA00011C84B043A61C75E9928720BED4A40A1882000161D03),
    .INIT_73(256'h38245629E680845485285C14CA805000200200ECA0095C2083315541F2A2001A),
    .INIT_74(256'h0C30499200CA0AC040517FA113070D880808F86070868105A0C901066D400173),
    .INIT_75(256'h000000000000000000000008008F4032140C21881B6D28E4A0322E3C042044F0),
    .INIT_76(256'h5D5127512022048102040810000002040810204083300EA00000040008020000),
    .INIT_77(256'hD0D00C08081A45CBE390001FFC1000801250300108213E501000034020A0A0A3),
    .INIT_78(256'h490D2FA143F000000000047400970823FD118A1000101882960932CC58C6002A),
    .INIT_79(256'h0002891348A2F0B22A9556080084000E700D45A1380D5022910B2C68262D2D69),
    .INIT_7A(256'h77012208C125019B60504CA01B8B042449008420893A228100F4733D84FB03D8),
    .INIT_7B(256'h89C9C90444489EF3CC41522CB706A4D4BD00892628981048411450414214248A),
    .INIT_7C(256'h38020618306024A80045938851252807B40A8800000000000402100045504402),
    .INIT_7D(256'h98810B5895A8AE681ED08800000000108C3810B144AD88573414C0122668909D),
    .INIT_7E(256'h1AC09B110004347121100418C6C65F7A08EC02403792042003A33840A0143301),
    .INIT_7F(256'hD9ED767B52F2501C8000050C139212E4808416924E22014494214011803D6410),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_1 
       (.ADDRARDADDR({ADDRARDADDR[15:5],\imem_rom.rdata_reg_0_8_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF6FFBBDFDB8F7EFDFFFBF773D3DFFBADFFD0F8A6800080AB01041AA914000400),
    .INIT_01(256'hEFEFFF7FF77BBDBCFADEFFBDEFFDFBFDFF9FF5BFFFFBF7FEF7F5FF5BDFB73EFF),
    .INIT_02(256'hFEDC7BF7AFFFDEA3BFFFFFFFFFEFFFEFFFFE54FFC07EFBFFDFFF9EFF7FF7FFB9),
    .INIT_03(256'hDFFEFFEE87E7379FEF6BFF7EFF7FE5BD6FFFFEFDFFBDFD6DDEFDB8F7DFBFFDDE),
    .INIT_04(256'h2005EFE7BF9EFE77F7F97F5DFDF7FDFFF9F91FF000AFBFFDF3F9EFF7FF77FB9F),
    .INIT_05(256'hB6466FFFBADBB21AE4FCCF077E8F7BEDE36F7AFCCFFE56FCD5AFBBBDE0446654),
    .INIT_06(256'h3D181AF26887067B8BEF91E602BD25555EA7B9D5EFFB64DE82AABDFF779D7EFE),
    .INIT_07(256'hC6FA4500DD780737FEEFC29E075E777EA7327133135A8818455EA9ED3C4C9D46),
    .INIT_08(256'hFFFB7FF61FCEAAFA7D3481A63F77557BB57C860C66FFFDFDDAE7597F7A07F49D),
    .INIT_09(256'h1C6BE4D55B7DAFE3B05F0F87CDBFBE4F0E7B170F9833757EABC9EAEF27CDDF5F),
    .INIT_0A(256'hEC34675F0DEF473CCDEB4401BED6DDDA59D0D17DF0D475B76B3BF37D6783EF0E),
    .INIT_0B(256'hA57F3C0E2B596A7FA3DB77E9EBFFFA7AFE606737F7FBEE47F7FBEFFFFBBBFA5B),
    .INIT_0C(256'h8799B57DADEFAC533F21776FBF1F74FEE69FEACFF7EEEE7D6DF337DDEBF1ED3A),
    .INIT_0D(256'hFDFB33E45BBBF3C03D98ABD23B9FEFBDE2F5EF2DDCBA202F97EAD7FDEFD9E635),
    .INIT_0E(256'h75E5E397B13D89F9F2C9E4EF45304EA67FFFDFA67C837D6FCF00F66E53EA33FF),
    .INIT_0F(256'h3E1F9ACF375C8AF89A8CE6A67746BF0E6B50B644F04CBD5AB85DEFB2FBE7F9FD),
    .INIT_10(256'h134EE5C77A2E8AF8A9633802C80900C8C8A0FBF9406C635A30375D9CA227E116),
    .INIT_11(256'h5055010901B80DC0ADC1FC1F0D03C3D9F6E194E5D6F7CE84964A93ABB66463D9),
    .INIT_12(256'h1885D1EBFC9C4263693A2A7AE56303D4C27D3C1C764FF3FB59BD07B0C4237A62),
    .INIT_13(256'h8FE80428C6B57B41A24E4E873FEC1BC8ED40BF0231D107C4D6BC6605F394E83E),
    .INIT_14(256'h65F1345A8F0494E3345F0507A445560E29FE909AE1D24CC4D3F2C7EBDFFCC5F3),
    .INIT_15(256'hFB3DC82C4FD0FDF10D5E7BD0201A9C9D41EBF0E502CA171451D48A9CE7F8AA9E),
    .INIT_16(256'h92C568F57A1FAD6FA4F4E7B11F79995C8CA0AE35C62C3F341E5C3E67B9051053),
    .INIT_17(256'h404E4C3F997B74F50CF0436B9EA86E0ABF9FF62DA28D3960C34FDB5B7AA64BFD),
    .INIT_18(256'h9904C2795B7B5FDA74E72F3717EC00BFC16FB5F7769E62A9FCABD327CBE9F5E9),
    .INIT_19(256'h3A2B8C6DF1F9BAED804FF4F57EFFE1E253FEDEC0A930AE55A728B337D6B52D9B),
    .INIT_1A(256'hB5861F8D699D76BFE67D07754666576930F566362DB543E214CB3361D7EDD697),
    .INIT_1B(256'h0A17F7C6E5EFCFAE75B1A0B834B7BE85685AB8B32C57E2F17176CE08D65533E9),
    .INIT_1C(256'h77D57B130B8DE375D16CDFB5EE4E716147B3A261B24EE1CC4FEEC6CEE557C6AA),
    .INIT_1D(256'hAAF976745FABEF1D3F815DFD005EC3338386CA7DAD556810C5C31765F6CB8431),
    .INIT_1E(256'h887EECF1765D8DC345D7A12F8D17DA495F8D93F446EABBD61BBB7560E93D8D80),
    .INIT_1F(256'h286D3B3CBFD33143D0169FAF67EFA1D385BB483556DE7F20E976BE557A9BF5F5),
    .INIT_20(256'hADB7F5AB3D6CA7C69BECAAF5086D5EB5A081FEB8E2B6FF4F7527C1FB7EBD068B),
    .INIT_21(256'hB282A64A3B378E172FDF7660BB73E174945A8917D1B1B6DA5CAE3562950B60B9),
    .INIT_22(256'hEB2B4D6F9F6F1DF05B185FC0F52086F84385418AE40B35B65D67E508DEE847BD),
    .INIT_23(256'h7BEFD6863C41A3C28D3D3A60686457E5B3CBFE26BDFD10C5EDFADAEED9B8D7FF),
    .INIT_24(256'h3F78F1DDEFFBE89B380CB0E873FF6EDC83E4D45699F348BE55C226EFE0C48EB4),
    .INIT_25(256'hD4E539ECE1104F44FF7685FFAC58874BCEA61561A11DB77A68DA0CF39783C2A1),
    .INIT_26(256'h54E029C252A27F950CEB510154ED9AD6AD4BC5AA1FADDC89896F72A5DFDB2ED5),
    .INIT_27(256'hCE4BC9AD79DE2ED482A04B526C7542AB61740D4FA92CDC17564B630E73C55A9E),
    .INIT_28(256'hEDDFFAB5F6F9BAF8FA32B0935688BEAA45199AD125E8FFFF048CD51BB863E8CE),
    .INIT_29(256'h79057A683D2A1DFADEC0A56E07A882E06B0CBA5D1CD468E440DF4410410410F0),
    .INIT_2A(256'h40B595CB85BCEBA3A5D63FACD759FE9D7FCBAFDEBAF5AB972C5AB986F7FE637B),
    .INIT_2B(256'h4571DD14A7BB30ABB7D48DBD3876F8B988C0D7FB1FA558F605B3F03317EC4D6D),
    .INIT_2C(256'hF7DD7184AA4B9E061FF821EBCF9FEF8F90D60D9801681740194907582E0EAF5D),
    .INIT_2D(256'h94EDE6AC49C06FF6EB94235FAC01553BB51E37FABF59673AC96C9C5A9E6BB4AE),
    .INIT_2E(256'hDD77EEABB759FDDBE0B0F5AA5B70E77027A08DFE4B8A7F9A4CADCBB2B9DD3823),
    .INIT_2F(256'h281E5C1DE73E5D0893F73119AF59B376AF051E3CF66C271ACF60D9C600D2AF06),
    .INIT_30(256'hE0512B76B6C5AF669F6CA4D35B9575664B7BBB5B4F5BDB487DD5B6DED775E273),
    .INIT_31(256'hEA3585AB4DA767266B753D6AB696B412F2F813FAA0331B6276AF3C051F7FE1CF),
    .INIT_32(256'hE495689E6D116DE072997883B2E7FA75D2A5B1115480E697E2D742E66BA561CE),
    .INIT_33(256'h4AAFDEDB7C35C962573BCFFED7F8BC9DDCBA8C575A0F2FCEAE2D41DE73420F6E),
    .INIT_34(256'h9230B00DC42CBB43CAEB3593D443372D5D0CAE116B755EB68EC86A6FA3F5A615),
    .INIT_35(256'h7025452F37D91A2BE3803FE69B7657883B0FE1B873450BFEB5FCE6D3F4B3AD86),
    .INIT_36(256'hD664AB2CE39E796B4B2ABB93CB6378F2B68859D0E3E67F846132B41BED12EBE7),
    .INIT_37(256'h96DB81C55015BC7766DCE52A5C09EE04DC29B797FF45E4D5C31085B48DAEA7FE),
    .INIT_38(256'h31935218C18C0FFFD82B0F164DF7FFE42585A4D4DE21425FFFE24472AD6ECD45),
    .INIT_39(256'h6FFC42A8DFF46F078468281CD01E8C7F60AAA2E848710002E6CE1300780F1437),
    .INIT_3A(256'h25D575B61B4CD8E03FB203FFAE24F4210A6E007FF2A2A560A9CE72D9F7C6443B),
    .INIT_3B(256'hF86AAA1EA0304A0FF848127378F776DF66E37069131FF826ECB43FDE36C54A34),
    .INIT_3C(256'h73031FFFF7C95540D5E92006FD518505225DBB333CE878ACF77B56F4EC9B4895),
    .INIT_3D(256'hE6FF1608C03A329EBE1A51EDB03732D25F9EA620168033FF5F3A55546DEFFFCA),
    .INIT_3E(256'h006DD6F441EA385E5F6F97AAA6E1B515031F26536C9266FAEB6E9372D6EECF70),
    .INIT_3F(256'hEA472E10BFE9BAA31D16C15CD8D89413E2A895FF766DAC9D4F54345AFB84B742),
    .INIT_40(256'h52AA8B35541F41581FFFE8117FFFD8CF85B9CB1984A44F6BFFFFB669C5A92F3F),
    .INIT_41(256'hF9B7F5171E5B496332ED8FECEEB445D3EBB12DD1B57086EFBA7FFF58C6E8D39C),
    .INIT_42(256'hE40A05BFA5B9116542657AC5E9699371528CD5DAF9B358E7969B5715B0BE24A8),
    .INIT_43(256'h4C6BCE7231D7A5BAC77629BF51DEE9A0EB5FB1891F3FEA9E67FEA940A75672DA),
    .INIT_44(256'h6C5FE6CDC5B9B7EFD73B00F482D231FEC7C58D6FD8CA03B77FF76DDD7EE53B80),
    .INIT_45(256'hEF0935946EB8A5C2B6D52E301D9432144ACA069EB0BAC787EA868F3C4F795553),
    .INIT_46(256'h06B91AD28DC754190564600F8EBE980E6E8C77C51C2DBBC5CFB002D4F0B8738F),
    .INIT_47(256'h978932D622AD149FDC24ADDBD21FE56B8C288CF599561EAC568698C8B62DF6F2),
    .INIT_48(256'h76F6D0F26BFDBC239843F37C4FA0DAB308FADFAF5A8EAC3EB50440F0D530EFA5),
    .INIT_49(256'hDA25C5E2D42A928157F5BC72F2B982D10B717EA9152EBF7EF1329B1BF3D3AE8C),
    .INIT_4A(256'h8ACCAF6514DD4A377554D133B9C53977B32AFDEAF9F72267D93387A9B1E726CE),
    .INIT_4B(256'h0B522A92C960BD4FB722917BC9B9C3AD515E8B7F98979FF57AD61D2942EDF59B),
    .INIT_4C(256'h7619D4427A4A0AD587DEF21AD9D018887F9BEA6F815554B6FCB3951972DE4944),
    .INIT_4D(256'h104046E948150EAA622DCFA3B794426AB3E8F6D568D8BC7B809F31823DC4F9E2),
    .INIT_4E(256'hE017A3B0D3131372D27BFFF624BFFF77FD75EA2EBAC59A46BDEC1941BE16B043),
    .INIT_4F(256'h6FE2F05504FFEC0B4A638E5DBA39F417FFE12099955001AC181B4F384AC46008),
    .INIT_50(256'h0C83C806C48AB7949B8EFB04390C15C3242BCA464F211B0345FFFB33FF37B88F),
    .INIT_51(256'h674B6B29A73F51726FB680293FF8D633032383E96CEDAA72D7E33F75A487FA14),
    .INIT_52(256'h88C4404EDF675A2A562A4B49A10494FC86E2505B5FDB03126526D17FFFCFB3B4),
    .INIT_53(256'h09DAF227FEE052002CF072E46B501E455D4D62AA8EE0B6BFAF0760A0BD0D436C),
    .INIT_54(256'hDE8F85433BD244A68007EAF8956D72621AFABBA2336FFAA77FD6FFC4543848D4),
    .INIT_55(256'hAFFAE95B06645624142152B84BA2CBE1A7364FA6B2F25F64B45FEEC111B2085E),
    .INIT_56(256'h1FBA7D9FB3638456FBEB983EC0A7C0FD2A9B0915B347B125F76ED94A15DEC5B3),
    .INIT_57(256'hFF0CCAF01B6544F95FFFEB8CF744B5D7D6F37D80A01FB6666166D4E4A407167E),
    .INIT_58(256'hF6217C733FF5955D07E869FFA8ACBFCEDD83A559F9AA8274AB4F16D4358762EC),
    .INIT_59(256'hBBC93E003693A3546D4281B615A202D2E096F44DFCDDF27376B72C2DECC04894),
    .INIT_5A(256'hB141B0CB848587A7C7FD023DFC3B6DA611F7F2AFE075BE037F50C2EA6F8EBFCF),
    .INIT_5B(256'h45FF93746CE7F6493FD1D6021001CE5DF6DF7DB6FBFF28CC6864FBDD8C2C5FC1),
    .INIT_5C(256'h7050D0CA10A9528D94303619307A3BEBE92195F165F7076EDBBD617DEC59218B),
    .INIT_5D(256'h16AD60A0687796740903757739D2A25B0BE6865D93FAA0DEF75F17918E8CBFD7),
    .INIT_5E(256'h49AAE390FFE9FC7242B863A1C6247FE6491D8B22B2CBB1E9DAAFAFD273905928),
    .INIT_5F(256'hA14942D05F5BE0DFF0CFB11DFF222773E1312869D252633A1C7F8E544D4CBB3D),
    .INIT_60(256'h6D20033A6A2692A3CA3AA7454C460846908E94B05220909155619CEFDDD2BA09),
    .INIT_61(256'h2BE3EFD4E03376CFCDE3E0D6EA01AE680005B3B6774AEE561FA67E21683EEE3B),
    .INIT_62(256'hDDCF828EE5B4051CDC5755277F46F106736BE7E42267587A86DD2CE007946563),
    .INIT_63(256'hC7FA1DC496C552C20102347745B6EE8E5B7F447C36DA63042061C5CC508C87EB),
    .INIT_64(256'h138AF4D289FC3B5EEA30C8C54A109F4CBADAF850B738CD33F68043FEB5956DD0),
    .INIT_65(256'h37A266F1824B8826F96ADC9B5D7439523ABAFDECED1E5F15CFEB9E94C07AF7B6),
    .INIT_66(256'hEFE0890E1C73C53F15D3A8DE8204265829F74D97651E2A58C77756F8E69E1702),
    .INIT_67(256'h076E02D7D1E03D08802595467F51FCE1B402DBC583157F5155A5DB3AA6826E6E),
    .INIT_68(256'h7291BF617917AB4AC9C0026B8080B7F705386A59A2DDDB927290A3EA3881C292),
    .INIT_69(256'hDE1E23EFC1D1AA2244E4C36E1E23C0BFA498D107DD28A3717EA2594A617615F1),
    .INIT_6A(256'h72461AA363237BF3526E385DD018513D0880262A840A3C7BB93084FE18828917),
    .INIT_6B(256'h92795484280084002B3425126C0988B8AA2080F08CD6E3FEF3C914885E4015BD),
    .INIT_6C(256'hF88696AD26C7FECF7891EB21030AF91DFD9746BA8E17E2B5B1976F0FC1D36CB3),
    .INIT_6D(256'h0808AA22828A8080000000000000000080018028000040006108FB7A3A94BFAB),
    .INIT_6E(256'hFC40400409D1C8E43C45CC042163421284AD63C200358C0000C2942960FE3B54),
    .INIT_6F(256'h9CA73E2FB9990B740FB7FE00D0B34FD4BA8C0547050045140000000000FFFFFF),
    .INIT_70(256'hDBFC7339280081080B2B03AB37062E2EC131991800000000000CAAAAAA955CEA),
    .INIT_71(256'hD205A4631AD63B36DEF9BF29026CFC555026766866A263405EC01ECAB0684049),
    .INIT_72(256'h2B196001089D951C111D7859EACCC4F97990DEE82DA96914B44F4580201C1F82),
    .INIT_73(256'hCBE92880EBBA5F2C0E1FAF0FF63A87FF82F53C0514E2618924630CEF77C129D3),
    .INIT_74(256'h863C248F8F0116618BBBD5778605E07AD389FA5CC958B117225AD0044843C43C),
    .INIT_75(256'hAC0B5806318C60000080040007E746B7D7FDBCBF48B1ADCD3B80208FCFA37F61),
    .INIT_76(256'hD0C3ECEA78F42F12244891223222244891224489108D10E05280A50042029401),
    .INIT_77(256'hD8B108082114A2622F51FFCF761D0EFDFB0E495C52A5DE072BB006E77575757E),
    .INIT_78(256'h49B92B626AE8414021084535B2A847E9FC055608A8520A52B17A8AA2CBD205CB),
    .INIT_79(256'h0636B600FABD152E99B8CFBC0318C0342C6C518116317ABED727B4DF3E542A49),
    .INIT_7A(256'h111A930C6436FE88A5F0EBE1DF8FCEA17840007CDA961E0000BF85FCE83E21C8),
    .INIT_7B(256'h2E11125500798738B21B5753BAA6E6D4DB144CB436D1986DC11415D5190D3149),
    .INIT_7C(256'h28E2A98625200BFBFF87814891330829640AC8010012AAAAAA00C63185050C98),
    .INIT_7D(256'hF4937519028A98584B57F8008058D644D5213751C83A8D4C2C69471AA1C89229),
    .INIT_7E(256'h222074CE2E924CA489B004C9CEA1F0B64FDD1007557C010C616FC299AAA19ADF),
    .INIT_7F(256'hCCB5B32D5EB3FE02C0B54F4C3F171E67802382575D93AC264584281159306900),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_10 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_10_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_10_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h100051003460900A1004289B71000410002118280028014C0484033004A0A000),
    .INIT_01(256'h10100080090040436E008042504244424279000000000900090248202068E124),
    .INIT_02(256'h01A38488108020484059342752122212119C0A02AE88040020D0400080000510),
    .INIT_03(256'h2001001330B882411084109110909C0002000002404242800003460900C00088),
    .INIT_04(256'hA000008002000808032004484B4442440182C026EFC040020004000800885000),
    .INIT_05(256'h1B88000124EC4E2022420003A0400008600040000110010202000101FFC67874),
    .INIT_06(256'h83AFE255938BF8147800EE0E704068002158462216A1182036000200E0682143),
    .INIT_07(256'h08001A7B1282B7B000107F1FF8010DC8D8F1E0F02885CFE211004833E5E7CE8B),
    .INIT_08(256'h004D800EC410020022825E58400A57004A033CB18C10403707F0A48007E04890),
    .INIT_09(256'hA2001A0F840212800A80E070244500A0E00448E060444000989317B0D02202A0),
    .INIT_0A(256'hB38A10405010104B221813BC00008401949FEC008E9BE0080057054218781050),
    .INIT_0B(256'hD0003FF04020E3114002001614000466407F800008041180080410000440C1D4),
    .INIT_0C(256'h68CA32605404D3AD3272A1F000A0091009C04C1040101080833C9026100A024D),
    .INIT_0D(256'h00008C03A0400C0FC007584C046000000C0001A328040FD0E0150F22012C99A8),
    .INIT_0E(256'h4212183C4A8BB843013013D0824BB10000000011807C0280303F0011B0940000),
    .INIT_0F(256'h7920400E2904C88109941049811A73121C3140A0FFA054019620437C10180C3E),
    .INIT_10(256'h6502000022001804000410194402008145531007C030C0804804001180100E00),
    .INIT_11(256'h184C104000161641002708C068D93B800B22006A82006009000DA11E60048C02),
    .INIT_12(256'h14C180312902144602754775223C0428C38300A7083F98046002CB58C06F547C),
    .INIT_13(256'hB81078800810247184010188CD905C7629C7024C3E28205A4E026640004B8840),
    .INIT_14(256'h478001023C0801280109188810080630100600C03561D2AA0C3328872002064C),
    .INIT_15(256'h0521400274D98986054300118A141223300810131C1200020109F008008F6600),
    .INIT_16(256'h23002100002C4303B2232C1000042A0123473280480260000429C1A46C009D85),
    .INIT_17(256'h1F9F00D120C060010800140C3CF3E03188210013085601004070930000202C10),
    .INIT_18(256'h60871C060A4583F6900020A58A0492080000208850000000811E03C250008806),
    .INIT_19(256'h18413942AB66104200402A4F0002209E308008008280F08AE2160644204C8020),
    .INIT_1A(256'h02900010E00800401280C880789AA003600000401880CD060221197C11B44010),
    .INIT_1B(256'h0800011822830102C0004733E1850148A40001C05200AC842008010200004C00),
    .INIT_1C(256'hB308080C8900C44001C100001C7024008048400106010E040802F8103611E398),
    .INIT_1D(256'h0501400989153C3061463003023901600C0C628A020000014891E10008841D10),
    .INIT_1E(256'h0B84D008040000F89004951287C80083339A0203882120801700020124001700),
    .INIT_1F(256'h65960401608C44DAA4B20B40D8837805F000D54301000040124C000218A1880A),
    .INIT_20(256'h92451080F2330148214722103001004831D600AE1443CCF02B84640A81000524),
    .INIT_21(256'h742D4C2450210400048002CC008501D243807089320900290005008008C0DD08),
    .INIT_22(256'h041511A48483001DC6000200028148001000880003808A080630B4254E0C0816),
    .INIT_23(256'h080009AAC201800C58CC802726922B884540C0432004BC78BE033740985410E8),
    .INIT_24(256'h0900202001841301459019010000E0A038500000202C02800061C3AA0109902D),
    .INIT_25(256'h52101200322B843810A96201687528A0D000E082160400202321370424683950),
    .INIT_26(256'hB0070411809188307200864C0C08A021E430120001010802064191494000404C),
    .INIT_27(256'h881004100D101A001C8F18B8B0027804228450521A8170012251014004000008),
    .INIT_28(256'h6008A0948900434021D546C81873206038E00A0002013401840102444022870B),
    .INIT_29(256'h00810401C2E610000100002600400E3BA082D700080400000008082082082004),
    .INIT_2A(256'h8012002060401159C0A07C405880A14A071028D30ED8702040811400002D7C04),
    .INIT_2B(256'h4200103BEB18C014447C0000A431C005F038282CC46CC650108020008A014182),
    .INIT_2C(256'h080008108202080020471604080109400121B40200000084A0228022CEE20A05),
    .INIT_2D(256'h0028C811A14004040481C088000300011000B0000A04A4C10683C08860A06902),
    .INIT_2E(256'h8114809A004D8010CBD440022000E20023812C00640B20003040006442028E1C),
    .INIT_2F(256'h11C061002ADC941A4D60442294020400478C01000011C444144E3019711E1948),
    .INIT_30(256'h05805654000402CA64000500040004C809205450890821102440000440801D0C),
    .INIT_31(256'h0181243114580252042B400109481AE6000260114160000C0000C00300480000),
    .INIT_32(256'h09200F001266001FE64E00F42902C0403104000D21A2822000001082004302B0),
    .INIT_33(256'hA60952000514917C18010014015B0D50A608738B100508739E01008040C20400),
    .INIT_34(256'h440007A1185A020008580804208700A030B000C2D020506281282200500100E5),
    .INIT_35(256'h00E10620B94091489105800A8480000F40E00000110609003001000C05800101),
    .INIT_36(256'h000006B06D33604044014C6600891C38001604020ED00619960160309201940E),
    .INIT_37(256'h395008030006010A02C000020008C004003884200318703008416409509B5094),
    .INIT_38(256'h238E0C46041042020400257A64080001DCC0005000C14508000D830D80890282),
    .INIT_39(256'h16443980404000480B57B5B40011220080AAA210020010008268800080102A5C),
    .INIT_3A(256'h41029200EC5227A80044600026248000282004000A00100302511E0442297804),
    .INIT_3B(256'h82DAAA31384C4A04819001848420A0308580424924A001C02612001000782102),
    .INIT_3C(256'h05E0000000155540600000020010282031000000008603442080A10341602648),
    .INIT_3D(256'h50A0810F5110A844800000004204C0A20280A48200C108144081355472100010),
    .INIT_3E(256'h038A4002095E042088220010110415800002586816000302A0110801C83B1D47),
    .INIT_3F(256'hEA140560801E01CC206676699211210900C10400A010000004064218000A84A5),
    .INIT_40(256'h06AA8C555464A0F900000848800062122240B436D80C849000006DA03129004A),
    .INIT_41(256'h0828003269E132B23B30B6000102B90C7902A12850175009154000E6A1002024),
    .INIT_42(256'h00411004D841E00E0814E40932902042C00002004020809A680020024168C878),
    .INIT_43(256'hA40B121BBE1B8037388122015211BB0704C0095500A140020831132258040B14),
    .INIT_44(256'h6182004120526EA4094440421CEA320084283001588101130084105218A502A1),
    .INIT_45(256'h2208F227A1E60000501403C07161C417B02500127101104801000001C0001550),
    .INIT_46(256'h59A9E42D8228CAE09819CD0002009138E0907C453020120C0D24002408092504),
    .INIT_47(256'hD031A30296800000928005000804003003C75248268DE5818088683148322832),
    .INIT_48(256'h0808400818004244CBBC01812A37210E112290A84A83804A8210460801D41292),
    .INIT_49(256'h01D82B04499739046082200524211704448F8090E080580170C5662000084508),
    .INIT_4A(256'h22070021812C0C429000020100300030085162078C89809042644212067A80E9),
    .INIT_4B(256'h14011D733998CB484418242418042C002482620004223802C10FE38803029824),
    .INIT_4C(256'h009A04844511C008A2240064820C6203882A802040449600110A5064A8100118),
    .INIT_4D(256'hE036E1040801230A429230480243ADE63080200880074602006B0F0081040408),
    .INIT_4E(256'h03204010608BE1862044000A6C400001058980DAAA3FB0000105A00000002438),
    .INIT_4F(256'h9160681500500348437CD6B5421904080008935184C04000101020248C194000),
    .INIT_50(256'h02230753A3A03A2E446889F4940CECF0F6400A79288013000200043200090608),
    .INIT_51(256'h8401B1620549082804001426089530400058680053911A4214044004626808A8),
    .INIT_52(256'h087B3C5D19190DE6C040020905034B30BA02502440300001AA10008001001040),
    .INIT_53(256'h31080408C23004080000060B1C836920259612AA888446B1949810A143049C26),
    .INIT_54(256'h010408040042487C0000D92140002906A001209EAAA60AA0802C8033D4242824),
    .INIT_55(256'h840411A649090000A840040000105A0698030000889400052080C00000365951),
    .INIT_56(256'h66A24124057C5B0F100040801100010080007000400213158102040801500018),
    .INIT_57(256'h391035A024001928810074352CE8D22029108201419E02C888600117EBE0A141),
    .INIT_58(256'h07CA234A8401288200404C23094104B125802A0236319C0398028098A0000322),
    .INIT_59(256'h083020200020040100001A02C8200200C0100090140220000510B00000402201),
    .INIT_5A(256'h3E80610E1D1D542940127CA00A04820BA009294889380208120401234028AB4A),
    .INIT_5B(256'h0000000A00082110648118292000620484E2C92482810108108714201011C040),
    .INIT_5C(256'h13A4210C5B16C03420850C21803AD80208C21C0280784E100000409C0100C230),
    .INIT_5D(256'h0102131B4BAC18CBF09DAEC4050C09A88D01086C0831A08001012758F402E02A),
    .INIT_5E(256'h24064005688039B82000A06208C088319A024000102108000000000005802482),
    .INIT_5F(256'h0A1214010842D12711033E200544E2C4C362DC1200810D062044B0D210000C10),
    .INIT_60(256'hA1049C0598C22D64C4C60200800C610C021E4003008020220642051422004518),
    .INIT_61(256'h0408009000040040220048000802480002801050080011C080254251050410A4),
    .INIT_62(256'h0214700A8203884261C100080402460408241D0C20488CC4010E084000800A80),
    .INIT_63(256'h8808C548601904983804800020000C210202799689808059588C300880802010),
    .INIT_64(256'h4245800000910106A004C318182A20410506E286884050450200540641298547),
    .INIT_65(256'h926E01150108144BB802EC40508C300081010424E34808102008212008808020),
    .INIT_66(256'h317AF07400E4184C06098F0700A865B1820008204028180100480F8420041104),
    .INIT_67(256'h0100880200082012E2452801480900120C87400C0C6084A000032400080390A8),
    .INIT_68(256'h4000088100200C101C09010D0114840103020010004C20000F24A80084090000),
    .INIT_69(256'h2010480118044000A210A022800030040034461820002C80008120C880904000),
    .INIT_6A(256'h060010001400020181DCC4640212000B110060F50250200054F1001940046800),
    .INIT_6B(256'hE394CD009CD1308C001000000144002008030B20811189200009885140802AE0),
    .INIT_6C(256'h022001202000110E88030000002000610660CC84DC64C242430810AA224C00C9),
    .INIT_6D(256'h8AAAAAAAA0AAA022555555555555555455545505555515551CE73C8E08A00028),
    .INIT_6E(256'h0095955401E1F303C159C805BD0D2008028CE7FBD6C29D6F7B08121C6008D542),
    .INIT_6F(256'h908392C21519649AAA9A8D20ADAB4236A71009B41541441400FFFFFFFF000000),
    .INIT_70(256'hC7E9913318008B0802103901836624B6F061B027FFFFFFFFFFF0D33333299442),
    .INIT_71(256'h1804290842104832D4D8B41691296A80B92383BDA28905A0A1390C782560308B),
    .INIT_72(256'hA19D300D6F30B098808201011360A91128004FE909A80E7BCE4004002CE2A860),
    .INIT_73(256'h8A4685444AA34F3D040CA50620BA87FF82F53C01A40AC18925A64D2520040921),
    .INIT_74(256'h2860000BC50A5600820A05778E98A90044826200926080140281D80725008214),
    .INIT_75(256'h20000008421084000080140406BBC29E9C5195D49200850444A041244D213541),
    .INIT_76(256'h9082C8A856500B22448912244444448912244891201910600800100020004000),
    .INIT_77(256'h10100412403482002363FFD21A5000BDD27400767380A0086FFFF0A454747470),
    .INIT_78(256'h0088A820006840000000001F900209405555044093A2E9DC90E12008408001C9),
    .INIT_79(256'h10848030281D0463708C84A40842004591E00000C8F0AF004001134504800004),
    .INIT_7A(256'h400802004063FE22C770A121FB074C8C0A80B070CA8202014BA730A062210000),
    .INIT_7B(256'h4328209004A090844018C7077119CF0C410066189060CF28208208A0E2A31000),
    .INIT_7C(256'h83121A613400402BFFD31C800670030080028C010042AAAAAA03CC6381104858),
    .INIT_7D(256'h60000032001A0A084200880080020001606000031038190504001891C8004401),
    .INIT_7E(256'hE24A20B00048E4C63B92050D0E00C10208D2A92630080421030C9994C0603CC2),
    .INIT_7F(256'h8420210802870E4C4021CE091417124480222D578145888B5087181400A148E0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_11 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_11_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_11_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF906C40512F1167EE06D2030C400AD401165E1A050624170002683C71CA9FF30),
    .INIT_01(256'h249764AFEE06D2061929E4A83A244BC44DFBB8520564912F1137DF804A25E229),
    .INIT_02(256'h289788B3F7036906C859C541E1225E226FBEE110815925792DDFE164AFD06C40),
    .INIT_03(256'h2EC96FDC0DA40A792A0E8912F1137EEE048159244BC44DF7E0512F114FC83620),
    .INIT_04(256'hA202E60B882E20590B38A83C2453C44BDFDC010815925792DEFE164AFD06C409),
    .INIT_05(256'h0000000801000000204080000004A22A0050F440140009002480141400400056),
    .INIT_06(256'h80400011000000C2845018000024B680815840E2108000125B4040D0C80E2108),
    .INIT_07(256'h2118AE9421054401682000000001088020000200082900002AA330A840346311),
    .INIT_08(256'h022222850409560402CB43188782A918990A4146300F5F9220886510A1F00042),
    .INIT_09(256'h40102424800862185C100804101421020210C243470C098740801042620180B4),
    .INIT_0A(256'h488080C0C21170A04000ABDFEA212004A217BE092F13DBF51804E17980F849C1),
    .INIT_0B(256'hB60200000188022802C00A2224A9088976000001110850011120210208800000),
    .INIT_0C(256'h1104088F1214C00A42840800626C0212444642218001000001D1A08004000000),
    .INIT_0D(256'h140441188000010000058008488064A5310212552B15007A08AA0B0085E2800E),
    .INIT_0E(256'h437009205A000042000208000064A53004F1404823100100020000120020802F),
    .INIT_0F(256'h00800802A100290247DC015848C2000202800A10000002A1904B80130B447220),
    .INIT_10(256'h6AA095C02B9A01A8412008410808000C04404300000009054004A00008100782),
    .INIT_11(256'h003C407F000112204A259CD639600D605B600EC844D44C218648056A11A4C290),
    .INIT_12(256'h03850080080AA2060210436902690510E27E1D041445CA926004C3808001403C),
    .INIT_13(256'h2010708086A5102B408B5000180150F12DA38040214822004588220060000010),
    .INIT_14(256'h508080102C48802000D100040245112025148021017C12AAD812E16284CE4424),
    .INIT_15(256'h02B488120841898198592080085410C05A8820EA05C60820C820F64000081E60),
    .INIT_16(256'h029900008600214180002032CA00103D0D20204181A00088103900569102806E),
    .INIT_17(256'h008200008201454B4800288A3CB460046C0A0220880531A002606B45922A0C58),
    .INIT_18(256'h40071C40200103CA5014A4C500102C3A1850040600008000C40032D1C0500200),
    .INIT_19(256'hD422100287C2022700402F000AC51241309012088090DA1800730250A003DA00),
    .INIT_1A(256'h00880000624098E10B8A00184398880109000018908026020382C078D8300114),
    .INIT_1B(256'h8B0899410011110218600716238D040C03A1840C1248CB201CA811000809C00E),
    .INIT_1C(256'h28C8680D8081080A11000200B648142084018261424007650900F31012B80C78),
    .INIT_1D(256'hD01E44087911240404030CC0000106010100000406811089C29038404C800088),
    .INIT_1E(256'h0115008CEC6600C2042A0002501AA56701C89E48200180A1E1C4100080005682),
    .INIT_1F(256'h82C01E18B022837240200304211C400A1B440200E0A200140483526E8A000D16),
    .INIT_20(256'h424541422A90517860047E02CC7120201184A001010CF40080D1400620608510),
    .INIT_21(256'h100000006424002910A2AB02068913B0202007000BD24951A388421E22558068),
    .INIT_22(256'h14940081010903000E441800C00802010044006193F404010024C2D33F1E0104),
    .INIT_23(256'h180440626241A040800C58200F890F8060438100072602789869E1D448149284),
    .INIT_24(256'h9406341213B6881404180414A12C370F70022A108610100010640B6A80004064),
    .INIT_25(256'h1902594A086031821001640094ED4E940388008E400E2000A38784561B04B10C),
    .INIT_26(256'h011843500144081301230000031084080404B0488B40C61600000C0106E44002),
    .INIT_27(256'h40602040832140501C0080700000BF582044049407D06E283220E18008400001),
    .INIT_28(256'h6859A0004040A18A241500A48100E0188206281610A46240425100040012902B),
    .INIT_29(256'hBA110A0124613841200050170364C023C6000F1049444000C008020820820810),
    .INIT_2A(256'h8F406A84122884045A0810100020002080041022494244C99326000C013070C0),
    .INIT_2B(256'h4180081046084071C85C0E03A800D0B1E04DC412C01C845D6000430141000098),
    .INIT_2C(256'h4B600DE6082A0F0A000B01029814CA1005334A42404810200117846638114A56),
    .INIT_2D(256'h81283F04223E800F10C9E0208003EC040621C0040A048411408116000202081A),
    .INIT_2E(256'h20A11050C8281206C21148806181C381C3C0F001C07F00500000808352850002),
    .INIT_2F(256'h80001029026CE4002B79295211000010870883080095C12D200652A43C403980),
    .INIT_30(256'h80C821C2302180AA54A012804402AC55250AC0190A49040020028A28A8883808),
    .INIT_31(256'h30C884E8E49408A02FD3A0019A0012C038407880407800030102E000D1001218),
    .INIT_32(256'hA92003E106AA920009CF0107CB029502038CC117888001C042180880040786A8),
    .INIT_33(256'hD1C1524480042370B341001C10025844850240200080A061844502900101C420),
    .INIT_34(256'h600927931F124482854D2602000F34342020C7DC9FB801601500024810070019),
    .INIT_35(256'h810180B3394C143020FB9015458818183F0000C1E188A8017202AB050344F168),
    .INIT_36(256'h6301F402662240B866314C42800793C182060E2034A0020207C0FA041004820F),
    .INIT_37(256'h900000408000324AA0E010896070F02060708520030665000010C68202D82414),
    .INIT_38(256'h21014F00049050204044008004A800124BC100509000016000142028112880D8),
    .INIT_39(256'h000087850140080210000B08C001A00010000160100051000A00242404808A62),
    .INIT_3A(256'h478CA4024027507C2000428000000000200640500220C1405000110208137041),
    .INIT_3B(256'h67D000312800000A00000000822AA90018008C1824A108F01F582800C1BE1008),
    .INIT_3C(256'h24001400020400024B001A7360A0B0200424C900048084848804200842190004),
    .INIT_3D(256'h012040C008119A0E21C00300404D20221444048011000A50E180800000800005),
    .INIT_3E(256'h011421908000602308B047541002150008118740A18455B618022CB24120D050),
    .INIT_3F(256'h00005004806244161A0B43C009B40A210894200308105220A591708512100918),
    .INIT_40(256'h040002800000020D0040000200002440600014800F4080808000051E00000100),
    .INIT_41(256'h2C0808800B81040C10061C0005110000772402440880681094C0000418130000),
    .INIT_42(256'h00000208020078829063E806022F0089222220440C4080041008280951694100),
    .INIT_43(256'h046A4620B01801805C20003000011860068800031C14D02208E24000C8048071),
    .INIT_44(256'h71EE102102007F2409C000900FB21098260004898880014FD004404880003282),
    .INIT_45(256'h050A0073D67400A00C0217C039140002241100841DB316A28B0486380C300112),
    .INIT_46(256'h5AA834004E143834091423E810472860103890C1200A90000024480488905286),
    .INIT_47(256'hA81C2B0115630C1135E0051408144128E0C0D1406C892070E80757300A004D00),
    .INIT_48(256'h631261944841A864D962000C6F30A821C0000800A01022519E0001200D140288),
    .INIT_49(256'hC86A0490C6040044007001302D8180A00F3A0194EBA40852705A0E1101340400),
    .INIT_4A(256'h420480614020280A0000080480000030480004804E834018E0006000004062C3),
    .INIT_4B(256'h0080018000C8000603068292024202502225164D0C04004800808006010A4805),
    .INIT_4C(256'h218AB40089043108404108409406450408443200405015001280400400013000),
    .INIT_4D(256'h2089F810401585402394B0505A81E29FB09001401028102200043054041000BB),
    .INIT_4E(256'h030244822A9BC1020A34000EA80000F528131E3010007901C5A4050054680A44),
    .INIT_4F(256'h8065000002B00443027891C1A08000200018402483C208091400C44148051008),
    .INIT_50(256'h00626B3335920A1C08800C9902CCB638FA388C0F00705008100000820001A049),
    .INIT_51(256'h3181A40C100839813621008780847A0206101406224400335004800440B00788),
    .INIT_52(256'h8862081400022061EA00044000000E813E00005000000108399104000028140A),
    .INIT_53(256'h0C474080002628082800820E88740A49A00008000C241802C090800119040036),
    .INIT_54(256'h02281D00201000040000095033102088601470084814100620118010001C2900),
    .INIT_55(256'h8844101029068B158110A1823400420020912040B920C484120044004CA47001),
    .INIT_56(256'h880104E054795D3E70B420442E980C4225C51EA6D0E220908B972E80140C0250),
    .INIT_57(256'h4007044C28B29734D3A69C033D180741434000020180E21A50C1691C5858EB85),
    .INIT_58(256'h23C42086496582A40650424B28151AC02C8300AE7E2E99617842B852A2240C30),
    .INIT_59(256'h8A00240021020003A283009A00021252A41202E510105904900003F043024C40),
    .INIT_5A(256'h3CD20051060CE52008305DA9404182588090201241880010400885044628014A),
    .INIT_5B(256'h00160044011604001020040220000011010000001820000E80280C3310000100),
    .INIT_5C(256'h22F10010044238068080400220021A410200C443218410000208C004244A0080),
    .INIT_5D(256'h48458AD1202801080047A0020041C007048800880971000D02A020901F100102),
    .INIT_5E(256'hA60611C03010283710C1100022040800005104121021604220A2020910881100),
    .INIT_5F(256'h0404088213511056001F87820500023000FA5A1009080100012892D130864B90),
    .INIT_60(256'h118607C0060A2110C3118090E12186218C45002E235048480440040184C00000),
    .INIT_61(256'h2C1308A000318C4C0900488680012A4000061C079303002089250891309D0620),
    .INIT_62(256'h10128C8B41B0065002B120311300403080A002144800838164100249820A5602),
    .INIT_63(256'h330AA0870072E1184222500290440050B3820E0924600C48AE84113A1CB80080),
    .INIT_64(256'h0044890104000104481000508481C40A8D42D6A18210E070098258040852308C),
    .INIT_65(256'h4A980105240000009000010456CC11100901265214A068106888223211500019),
    .INIT_66(256'h02140C2364080A800586809003100C0E0404232040218020002100029A1D0401),
    .INIT_67(256'h10128048010002440916A24149C00901004400490000404C5091080209421000),
    .INIT_68(256'hB24040160AC09028042E240F0010300A088090014124001A818A08A154032348),
    .INIT_69(256'h20951489224A11280012412C010200008242482234B8C1A100A8142611015294),
    .INIT_6A(256'h6E42D1A0D373642C122C000B821130AC0160003F40000834A2A0C43F04028050),
    .INIT_6B(256'h7903F00281D10F000C2A25127260E9400831C4582ECA550AA981280CBA004414),
    .INIT_6C(256'h8204000808004016C805200002D408100C8110409D30A00010E01125A5404428),
    .INIT_6D(256'h28280800020280A2000000000000000180008028000000007DEFFFFEB2341501),
    .INIT_6E(256'h00D5D55609C1FC07FD001C04310C621A86ADEE39C673110C630A863960FB321C),
    .INIT_6F(256'h3DC8188D0B914DDEA7CC0A5036C331C73C7C00EBC00401500000000000000000),
    .INIT_70(256'h0002CA84D0007E40A6F2A200006040C908100608000000000009A1111114A2C7),
    .INIT_71(256'h0000080000004F00202108800AC30045E690C08010392C0F0B744015131400C4),
    .INIT_72(256'h2300D020044BE9C865D5889070080942C0318014E07206000222081000800000),
    .INIT_73(256'h30022914B50E508203DF002F083A87FF82F53C00105006104001E30017DD10F7),
    .INIT_74(256'hC01840000191003424600000510E42073211004D069F18AA0C83238725183080),
    .INIT_75(256'hAC03180E739CE71806B19C6718180920600A0002408F00220400888800C44090),
    .INIT_76(256'h4248074321201468D0A142855D554081020408102046298018C031806300C601),
    .INIT_77(256'h01A4020444002CC44803FFC08408697DE9001298001815439FFFF44A20000008),
    .INIT_78(256'hD1A3054B01800000210843411208441AAFD8521444010C239036882226340596),
    .INIT_79(256'h10825C8862C0015006203050084200432B5B036795AB0056A4590865515B285A),
    .INIT_7A(256'h99A051620600FE44A1056ECC04163161A14086078074B8812950864918505090),
    .INIT_7B(256'hC464618112570294AC92001202F410032A43000502120201D15D355534949A11),
    .INIT_7C(256'h4278414788884297FF804573B28D19196D0C2200EBA8000000030A526CA8A744),
    .INIT_7D(256'hD3006805440111D2A02663006018C600700006802A2C0088E90013C4124708E8),
    .INIT_7E(256'h44A0004565051A219202019210482154920844918E52018C6CA58626220BE22A),
    .INIT_7F(256'h02024080984801A200A581F2A060D88640B5906028091A10863A2007550481C1),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_12 
       (.ADDRARDADDR({ADDRARDADDR[15:13],\imem_rom.rdata_reg_0_8_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_12_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_12_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000C50994819841000D002085000D50006601A90820A1008809A8075C89F800),
    .INIT_01(256'h20D846C81000D0041128A2200A86520651044A58006E1948194420A053290331),
    .INIT_02(256'h4CA40CC208006805085541012432903288412913001B3641B1202946C8000C50),
    .INIT_03(256'hB08D882001A00A288802A1948194411286001B86520651082899481988000628),
    .INIT_04(256'h2AA7000C003000210AA82024866206522025013001B3641B1102946C8000C501),
    .INIT_05(256'h020F4C0860FC0E3C8002BE17ED40800262B8B400A006000020800405FFBFFFB4),
    .INIT_06(256'h02500010000BFFA2845019FF9126928A891940500080211349454192C0050008),
    .INIT_07(256'h7B2E34C62197F08D8892009FFE9610017DFFF3FF00290FF88AFBB08C82386141),
    .INIT_08(256'h0070C085400B542228890110838CAB18C1EAC1F7B003159220903E5324598176),
    .INIT_09(256'h44342B60B1466810CC9148A48110280804508449221959854108100822850410),
    .INIT_0A(256'hB47A8188869161800401A8C66BAB208E261115B963109645D500A109888DCB85),
    .INIT_0B(256'h4E6C3FFD584FFFC7213A6A5251093494887FF0F129344FB12923553AD4981AF0),
    .INIT_0C(256'h76AEC8929215E1FAF346DE00D27C8AD24246221270D1028021887699841A0140),
    .INIT_0D(256'h890C6D7498183C0FFFF8BF64548040043000125455296000008052808A429FEE),
    .INIT_0E(256'h00A0000289FBF80003FC03C448E4A531BCA890CDAE930160F03FFFE07E868DEA),
    .INIT_0F(256'h11040B07A1606B80806500785003052003013814FFFA86A18003801213448000),
    .INIT_10(256'h0821800802000004402218800C084480500008D0003C104900010020400C3024),
    .INIT_11(256'h0000600000010000422108458810195049200448060460100008010A110410B0),
    .INIT_12(256'h01A120000800800F801043E1426100104201008828058A066004070C05016800),
    .INIT_13(256'h8340608986A573E1034F40143EF147B845031141004B2001800022000C200000),
    .INIT_14(256'hC88000080404A820004081650141000000048894060404020A13E1FA04FE4521),
    .INIT_15(256'h002440103841898000492280245400C0060C005E04060800CA240440040C4060),
    .INIT_16(256'h0281200080202311220820022D0096552410208149A4028C2888400488020C0A),
    .INIT_17(256'h01021002800975466904288C10E404040803283080041181425000059BA02450),
    .INIT_18(256'h5C012041400323C2000C640100100C480800001000008000C2004210C0501230),
    .INIT_19(256'h7410001541A29AA1005CA44110DD004000800201831000000040420028005284),
    .INIT_1A(256'h084010C6828810210284801000A8E010081004189930100A23A05A80182AA110),
    .INIT_1B(256'h8A0001200000004618224830F00C28201080830C0D41C002040800011A010030),
    .INIT_1C(256'h2C08100A2003C84811C1A000B44004084201A021020102890B55001540402200),
    .INIT_1D(256'h14030488085B20920020000001F8000C10000235028100004010014A43081400),
    .INIT_1E(256'h0310088124461A02402020002030260401C2A028883020A477C4E28716922000),
    .INIT_1F(256'h628004502236C7E4A6A4AB018888280C034400C0230064041243402E08044544),
    .INIT_20(256'h524045C0709D504CB2112AC6D86102220280000621848C2090C0410C20C00418),
    .INIT_21(256'h141103456421452D16A2ED000E9D22180480966004C249241315E38622448909),
    .INIT_22(256'h048490940400060000080000000800010E0811670810100906A83653031A0044),
    .INIT_23(256'h1800000242218850800C482800080188C7608898020401001029E5D04814988C),
    .INIT_24(256'h8102042211B68404410002148000310140023840628410204244502A2020204A),
    .INIT_25(256'h590203040070B48A0000262000861290100A2087420C01000C40C4000C000504),
    .INIT_26(256'h0108427C834000178122880C0000840D0494100081000E568A00841050200001),
    .INIT_27(256'h1048604400314A40208C8800A4488154A0440000005206208010218104800041),
    .INIT_28(256'h4048B20020000104044801A0291022008A21408900B220000842004209001110),
    .INIT_29(256'h22100001440112000000048700008FC430060010000000048000282082082014),
    .INIT_2A(256'h3945BA8C14000CB8025807B02F605EA5B00D8000C1260C18306082100030000A),
    .INIT_2B(256'h618000130C0002200A560E21A810D0A2004D8432C0004C112002620021000125),
    .INIT_2C(256'h1804000A0002040A084898105820110024214002200440840014003B04058806),
    .INIT_2D(256'h01201655AA1F84360482000801002C0C0C22F01815000A10B07000800000C503),
    .INIT_2E(256'h00B18058C02C1004E2114003210103010380BC06E0BF0190000000C810000000),
    .INIT_2F(256'h000420200A65D5002A716D32118204100780020000120148248602243D0001C0),
    .INIT_30(256'h1008784200A082321101112044002CC4232AC9590B4945002008820820002801),
    .INIT_31(256'h4421946C24D6322160D0E0949A0942403A450091400A40101040000041D41000),
    .INIT_32(256'h0000102110889220000701F7B1029D02130CC10101110060620818800406022C),
    .INIT_33(256'h20240245879CA700B282A023115A5A70454821020001004004100090C4C0A020),
    .INIT_34(256'h042300302048C2028D4D020000003077220005C490D801600420000040131906),
    .INIT_35(256'h83C18C322B081481483E108A4488181F3BE000C1E18C30084010290000043028),
    .INIT_36(256'h6880726401448C1C0A16001A803D92C08008240010A8120A80001B420001008F),
    .INIT_37(256'hBC1880000140304000C0080D60C0F06060F0C521D05643060C6006C010D00404),
    .INIT_38(256'h0101204A08125022400004A084C0001010010050810000400018A80481680211),
    .INIT_39(256'h08014001410C0A52104222090011A200000000021002000042A4A40440984009),
    .INIT_3A(256'h27008008046110042042400028000000254200000004D140508013029E708040),
    .INIT_3B(256'h011000312830000000000110860001A0918CCC142420000100DA0000C1021208),
    .INIT_3C(256'h20000000000400000204111220A09400276244CCC08094040424004802044080),
    .INIT_3D(256'h4400C042051108C4204003004044800004520412414108104051200072000035),
    .INIT_3E(256'h00101D08814040204892035200861902000081C8800404020080000041009040),
    .INIT_3F(256'h0001500480034E06428B404108041A3100B4200018004020A4A200851010A808),
    .INIT_40(256'h2C000280000483080000000200000C4001048090010002800000140600001109),
    .INIT_41(256'h0C60883A08880C849040063231418A2161042A02018028105080000008910404),
    .INIT_42(256'h891042E845420220B50021002A034400022028070C0001041148809800401180),
    .INIT_43(256'h042815004030000004000210020000600288000114045C3380009008810C0432),
    .INIT_44(256'h62120021000405A00144000000B2120000000208898000000124504A80000284),
    .INIT_45(256'h050A2140100A00000E0202002012020100832014101080AA0000020002100112),
    .INIT_46(256'h48A8004024302907A80210E052C1300010201040440A1018ACA00404A9605284),
    .INIT_47(256'hB3C16B0210430800224006A40A02002000D05342408924100800031802006D00),
    .INIT_48(256'h1504628C8000A805423601052A303400620008000000124810200140395C0089),
    .INIT_49(256'hA40200004200102600600088090E00A4402C0004029128230048000408045588),
    .INIT_4A(256'h421B006140240C0080000004000000304C0001804A03404AA2060001480002C0),
    .INIT_4B(256'h048004000040000603020294024210522220164D0C400C08002008C301020840),
    .INIT_4C(256'h308A1400820D110800010832852035474844100003481542B3888A0000011400),
    .INIT_4D(256'hE0808F1000008500234110C02A08080130048000040100010002002942030059),
    .INIT_4E(256'h83352400E05C01101A0800002800000492069448240F012145900040C0010244),
    .INIT_4F(256'h1B65080000200800128031042480002000009000800200081640802C49441800),
    .INIT_50(256'h1012262B1311061F6CA0D589944C7618FA988C012000A0081000040201CB864C),
    .INIT_51(256'h1009310040081805B68981900000032240140896125040331C01088404080188),
    .INIT_52(256'h8D018804001C6181E0010001208048A140000000001002040093040001001002),
    .INIT_53(256'h000100184201020C0000031288044A4D8106000004A408024000880119042006),
    .INIT_54(256'h02100C920800090520000C34349284002545240004901004000000000038A420),
    .INIT_55(256'h421019002900081628400500340042008A010040A20084041002800040203101),
    .INIT_56(256'h8009212442815C00748421000608000200C48242128000801810200800020048),
    .INIT_57(256'h2220090D88821110614200AA2C0AB7191141C684018FA0089821212068092828),
    .INIT_58(256'h0004A0A60941AE440250404A0970008444810BA40834840A0060991BA20A0C21),
    .INIT_59(256'h0804000020028006D0C94488000012168410011D003001838400135203808401),
    .INIT_5A(256'h40823213008034B0C00109A5060006F242B008BC09020000020004004A08010B),
    .INIT_5B(256'h0421092222049B010920000000018D51580000001BCA382E8901270A94206180),
    .INIT_5C(256'h80051240440409440000464A200A10B02224047760100083254D40845062240A),
    .INIT_5D(256'h48058098802883000021811043028801022892545600000B2080009004118216),
    .INIT_5E(256'h864051C431040A3110D00404A400294180548C00100120400090101900004880),
    .INIT_5F(256'h4484898200701546224F80028500CD10000A4C10190911404922137320864884),
    .INIT_60(256'h2000018A80020008C3800180E021C06180C7410E03C0000004400E29C1048A00),
    .INIT_61(256'h03902333A012EC00A300408400000840008650A604102D0B8C2518B1007E282A),
    .INIT_62(256'h4042040A441180024681210A00025814000100204A03810A24010A4118181260),
    .INIT_63(256'h001BC0210950A1180E0095821104284033098208006084C19E080053C4A30480),
    .INIT_64(256'h000590450490C104481644301C80514A840BC6810A00E08E1800700C01020024),
    .INIT_65(256'h4280826587C08120902021406E4586C01957DC3200204810A0010A1051141228),
    .INIT_66(256'h390003010F76000D0400801100140D0204472330444D8001004280308814B401),
    .INIT_67(256'h0040800000040A2408178201018229034040108F00C4CC141000208805020003),
    .INIT_68(256'h024019360241D02046A22C2E0034014A0806809115268008810A09A150120508),
    .INIT_69(256'h609D198EA0CA10083450806C8400300C8B524822449000A0308B040410044284),
    .INIT_6A(256'h2A005100D8813AE980A83848860502AC024000295E0408040020443920000090),
    .INIT_6B(256'h0000582DA5C00360206A2D32D220E320890044080A3A51082C89484288005010),
    .INIT_6C(256'h00000100020A430E9004202302551402088012649800838000249165486140AC),
    .INIT_6D(256'h00000000000000005555555555555555D555D52D555515556108C2B4B8943700),
    .INIT_6E(256'h00C0C00601C1FFFC00C1180010042008028CE639C6731D6F7BCCA7B100000214),
    .INIT_6F(256'hEF7E2EFFFD733BD372E52C00FAF81E4AEA4C053C150401500000000000000000),
    .INIT_70(256'hFFFEFBBDF801F4FAADFB8FFFF706FFFFFFFFDFF800000000000D7B33333DBFBD),
    .INIT_71(256'hC004290842104FF6FEFFFFBFBFFFFDFFFFFEFEFBFEFBFFFD7FFDFFDFFFFC6FEF),
    .INIT_72(256'hBEBDE0210CFF5FD7FFDFFFFFAEFFDFFBFBF7FEFFFDFBFFF7BFEF7DF0209FBFAA),
    .INIT_73(256'hFFFFFFFFFBFFFFEFFFFFEFFFFFBA87FF82F53C07FFF87FFF7EFFEFFF77C100E2),
    .INIT_74(256'hFFFFFFFFFEDFDFFFFFFFDD7FDFBFFFFFFFFFFBFFDFFFBDBF6FFFFB804A03F5BC),
    .INIT_75(256'h00084008C21084401004110C47FFFFFFFFFFFFFBFAFFEFFFFFFFEDEFDFFF7FFF),
    .INIT_76(256'hDFDFFFFBFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE04A00940128025004),
    .INIT_77(256'hDCFDFBFD79B7FEFE01F2001FFF1F6FFDFB6003FEF7BFFF57F00007FFF7F7F7FF),
    .INIT_78(256'hEC033FFBFFEFFFD02D6B5FFFFFFFFFFFFBBFFFFFEFDFFEFFFFFEFEBFF07E046F),
    .INIT_79(256'h16B7FFDAFAFFBFFF703383F80B5AC077FFFFFFDFFFFFFFF6FFFFFFFFFFFEEBFB),
    .INIT_7A(256'h3F9AFF7FFBFEFEFCF72081000060FFF50380B5FF7ADFA0014BFFBFFFFB803FF8),
    .INIT_7B(256'hCFEFEF9FB6FE3F79FEDFF7FFFFFFFFFFFFD77FFFF7FBFBFFDF7DF7DF39FF3F7F),
    .INIT_7C(256'h7FFEFBFFEFA7DFFFFFFFE7FDFBFFFDFFFFFFCFFFAAAAAAAAAA03CC63F73DEF1F),
    .INIT_7D(256'hFFBFFFFFFFFBFF7EFFF001FFC018C6FEFFFBFFFFFFFFFDFFBF7D7FFFBFEFFFFD),
    .INIT_7E(256'hBEFAFEEFFFD6DDF7DFBE017FFFFDFBFFC07C4496DF7E010C6FFFFFFFFFFFFFFF),
    .INIT_7F(256'h3FFF0FFFC0FFFF7FC031FFFF77F740180027FFF7FDFEFEFFFFBFF805FB5FFF7F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_13 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_13_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_13_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD815450994D19C6D415540904504D55092A3FE662000017E200247FC04A00400),
    .INIT_01(256'h04DC66CED41554020928A2A83A865346595EDA6826AE194D196576A01329A331),
    .INIT_02(256'h4CA68CE36A0AAA0780154541E4329A32C96FA90309AB3669B9AEA966CEC15450),
    .INIT_03(256'hB8CDCDA82AA80A28AA0EA194D19657B68A09AB865346595DA8994D198EC0AA28),
    .INIT_04(256'h208B668E0236287002A8A83C8663465275ED00309AB3669B9BCA966CEC154509),
    .INIT_05(256'h4200000808000000E208C100008291060010B420002000C0218C048400400044),
    .INIT_06(256'h82500002220000A284501800002492809809415440842012494061B2C8154408),
    .INIT_07(256'h210834D62197F181081200000019010822000200112900040AFBB08882386145),
    .INIT_08(256'h0222B0950249560100C905988388A918C10B41F7B00215C2208064D025700142),
    .INIT_09(256'h45142020800260184CD46A344419A1262319C061AB0C0987484490403221C014),
    .INIT_0A(256'h1800D0D0C21170882028AAD76A212446261535092B1297651804A169886849C9),
    .INIT_0B(256'h664800004048022803801850512024149A000000282400002800500014000000),
    .INIT_0C(256'h100408968214800842440824505F8A0400800403003100004489300084000000),
    .INIT_0D(256'h040440140000004000008018540024211102105801011062082A0A800042800A),
    .INIT_0E(256'h05E00902CA00001020C208000000001000E0404802800000010000000060800E),
    .INIT_0F(256'h0226080BF104CBCC1FFC307DE9DF561083700A540000AEA19443860317009204),
    .INIT_10(256'h17A520054808920198242A1D6302340D7913DC79C080E36C6845A208634DBF87),
    .INIT_11(256'h417F780021203C4001691886FDF00F900A63B0D76210215C0033B800E8D45E2A),
    .INIT_12(256'h3C20211B19040423917903E1C8200168A23DD52288352B0E60020B090E5F687F),
    .INIT_13(256'h9020708986A5D0B005AB038810A564900D07CA593F4A28C27F94224148AB0044),
    .INIT_14(256'hF7A98FAAD081428E69CF1F863DAA865204EA35E3B2F602020D13A1C204CE54C2),
    .INIT_15(256'h838F6750C1C129279D596B86EF00E587782150C66DD980C0439DFD964EBE7FDC),
    .INIT_16(256'hB2684395328B8A44AF7BDE45B9872D616E87F7B1C00A442E08B01071ECEA31E8),
    .INIT_17(256'h41BCB6A3490D7370EFAC46C5E8D6C827F1B53C96AD5B0089C054E105B4004E63),
    .INIT_18(256'h61013F0E40192BCA7DEB4AC1AA142F0A69B191143EB7EC1603AC5414CC591297),
    .INIT_19(256'hB43B1C57D0488C8F00191413519C6147FB26C4B279B3FAE0E0F747002887D884),
    .INIT_1A(256'h428409C06CA6A5EB51AC95527E23542DFA942265C7B2DF9A6787F3FF2B1FF111),
    .INIT_1B(256'hC214747E8428E837E8217FF8F5ED6C4CA3D1AE8A1A25CF253D62EDD2137260FD),
    .INIT_1C(256'h8C4E238F70930C6D01000801B450648253D6224042002E894189FE98824824FE),
    .INIT_1D(256'hCA3B139DE1C9049989A6BD76020339943E87E4EBB6362B285413F831424858F8),
    .INIT_1E(256'hC3A4A0257090A6FCD4E9C0062F4B9E23FB4D384A4B227373FBD40D5AE2BCAF8C),
    .INIT_1F(256'h239D0C6482710328C0201A2181ACA5DBFFEF6D2FF4450F78884DD0585829FA65),
    .INIT_20(256'hAEDCC0420328F316581F02628088122313025584011681118162004770491511),
    .INIT_21(256'hED1F3F756623452633B265C8AEDD67EBD2424D2EB74F6D4DD6CBFD1EE2A5C490),
    .INIT_22(256'h648D11A4040C42207F080D8071BB5C7B9212D8DEEBC87F4345610109FD204D4C),
    .INIT_23(256'h39414F884A21805F3DFEC6B1EFAB0E18C32C8AF9860E997E32096518499CBC8D),
    .INIT_24(256'h971A54763236C7C44482FBB6B10FD73DF076FC489A92178C70E537CC01C1B840),
    .INIT_25(256'h4F5B2A0973DE74A620812061E5FB7E3147BB9591D148B55D27E7FA48AC7EE9F6),
    .INIT_26(256'hB72FA71C68C3E05BFC03DF91FCEB3B92ED0E549BA380FAFEA101177E4240101D),
    .INIT_27(256'hCE8D6D452D214081FF8CD976345DFF15E04435412FD3FAE3B84DEBE513BDEBBA),
    .INIT_28(256'h004858003409093C4D2CDB686943D37BA689C259A73B90E79CE397D7EBA53457),
    .INIT_29(256'h28170200CCFF4688D890228CD001901FF2129F70AC464C3103D5449249249224),
    .INIT_2A(256'h2D941820E4000183E8C85210A421480C18A0C48A4D32448912241D2291437E82),
    .INIT_2B(256'h45902C214C0902200AD606A7B812F063F88D8436C9BF8EA078934662AD81CC95),
    .INIT_2C(256'h5B75EDFE201EA90A39E42F540240E3700A774E5BC34808653A3A8027F4734246),
    .INIT_2D(256'hE38CF073ED5E8E343513FE6A3917F5EB184A751B1F293EE397D34E0087E0CF3A),
    .INIT_2E(256'h21C190E0C87012158AE3D5DE52072607270DBDC6EEBC718440840AAF440C1023),
    .INIT_2F(256'h89B56D7489601201E60188C69D714294C00472EAAC7BF00C404F5400B9E97E0B),
    .INIT_30(256'h15E233BC3CD70CF9F7B93DAE003AF81C7A3CF881A20D5C651444A28AB0AB28C0),
    .INIT_31(256'h95E9189FE04CCAEF8F378E7D18E7DEC3A2047E8C58FD301FDC381003C0140702),
    .INIT_32(256'hA4901FD0455549200FCE02FFB28471C91B88231FA91AC3E5C034D34592173099),
    .INIT_33(256'hCFEEC4295110907F8B92400300064AC9D504E940001008BFFAD241C72FD6CA40),
    .INIT_34(256'hE00937B33E12A4800F641505405F11D392A0F39E5FC80E40116070018A253BFF),
    .INIT_35(256'h8524960A314C9AFEC1FA38805C8C682FB9EA0142F2967A88F51196A117D7D074),
    .INIT_36(256'hAB43D41AEF3164F27427695805269B154B4E4EA1A2C4A50417E1E8B0564AB34E),
    .INIT_37(256'h9E1880CF72933915442EEF212149D0A4A179202B5A024D390240022A835320CA),
    .INIT_38(256'h4D86EFDCEC9652545A140D849962AAE44FC5A00807F003C2AAE47B8624654E09),
    .INIT_39(256'h00054FEF528050D63BC13AF6D816662AE000022D73A5AAFB609746CA99537620),
    .INIT_3A(256'h4124B0400A2544FC15B4A295B000782129500452B0404282D420E1230812FE4E),
    .INIT_3B(256'hE5F000230840000A5190124EB25555019FC8CF60273631F13E4A2907C9FEB058),
    .INIT_3C(256'h6902154B755C000491B9D4ED3592A58DB5604000090FA7A9F005240A4B784895),
    .INIT_3D(256'hC618C34EF025990B321A396AD19512F6C4560166764318F739136000210555CE),
    .INIT_3E(256'h9C1C491B920E007012DEF1E7062FE0115203DFA4BF9A212A6AAED462DD6F5047),
    .INIT_3F(256'h0016F77CD5AB58E67B8D87C019ADDB8633B5EAAD6F63C46DF98F17BF64BBCD6D),
    .INIT_40(256'h44000880005180701195409E2AABF59A0525D885DF080A4B4AABA93F4001566A),
    .INIT_41(256'h087899FE7E0A047724713E503953443C6E4EF35B34D7FCB398955741AEB5C1B0),
    .INIT_42(256'h801806398007FA880937CA8E232E788DD496BED7D4EB870C3DF384FED76A1C38),
    .INIT_43(256'h06285EBAFF95003C96C30196028E7FC7C28B183C14059E8C00284A4084089B21),
    .INIT_44(256'h1BF680E90C14F8E01E5740149FAA1004404DA830088B021F8100510B8C400085),
    .INIT_45(256'hCD124957F4FC0D027A4729407D6FDA0478A3211DF1100110600048004E014013),
    .INIT_46(256'h5EA9F803E890F9FE291776E0F061A9C4B12B13C109CAE58B0E8AB504020BD689),
    .INIT_47(256'hAA7D7A4413EF0C12E4E6B8864A020060C8F7D95B48C937F9EC0E5F987E0BE980),
    .INIT_48(256'h0240098CD9010086547481096FB7B427FDC00B03C013BA2A040A0B386C5D3008),
    .INIT_49(256'hC5F047976FC931B73297B6ADC9A78F42453A5735FBB57836007A0FB53F34C52A),
    .INIT_4A(256'hFB02B327D56CC06C7AA723BF80EDC0F0485B90A382365288285281897F838412),
    .INIT_4B(256'h0C922280C0603407A33836977F421EF226773C4114FD28094AEC8FEB47AA19DF),
    .INIT_4C(256'h5706D887A1FCDD5C85DFBC0A056E0F4C53FFB80FA339E15203E55E793B475D5C),
    .INIT_4D(256'hE089F05E400189802198F6D31FABEAFFDBD1A978F7299FC480FA53BD609B0733),
    .INIT_4E(256'hC3412D356ADFF9160A115574A895575E4C421C603500FF79F0E538416DA9B27D),
    .INIT_4F(256'h2206440024E5704619FF4130E4C0A042AAF531C097F04002A4D4C52544501049),
    .INIT_50(256'h3AB42729139D063F6E20D5E980D17618FA188C7F03F7A81A68AABD40100706C0),
    .INIT_51(256'h996E814C657551A5F02B95B7BD767D32667FEC9702E980330D4002E504FABFB8),
    .INIT_52(256'h8D7E880F0B00407FB4631641A587DF14FC800052187103023DB6DA2AAF40B0C2),
    .INIT_53(256'h3CDFE782D3CB7A1C28A0E35FB8766088890460000604201DC91F88039D0DABEA),
    .INIT_54(256'h16DC6BF32ED00BE9E002D2EE45D34BB626167D960836D0004ADE0AD600BCBC20),
    .INIT_55(256'h0AC01B1E200F931FE641F7D62002524714AF11421A978F85F1DF9281C704510F),
    .INIT_56(256'h600938E044FFD83E85A470C0290E5C58C3D0FFE450C621B010C182C014088704),
    .INIT_57(256'h4B1085083B048B8520401820283C920001C208028190B0BC590608007C817082),
    .INIT_58(256'h97F53C0720504050412C21028600819100203002378C1065FE04A2952B8EC700),
    .INIT_59(256'h884FAB926ABE45CBE59755BA8F6566B392B51DE3707BB9C2062A1CDD2F5C7A18),
    .INIT_5A(256'hFFD2D11BC20FF091C8044D840E400B59F8510810A376A5BC8FDF3A19FBE1018B),
    .INIT_5B(256'h6A882A0655082D02590C445794939CF3702000001C0440F8B885074370294D10),
    .INIT_5C(256'h20C171084029F97EBCBA5A2365FEF240A2E2166768070ED84909007A2002E247),
    .INIT_5D(256'hFBA3B21B83F0999027BFC0904C800B3EE08B884D2220000C02845000FE164003),
    .INIT_5E(256'hBF3A57FBD580AFF530E8E4E230F0D4F07BFD9D63E4BE016B369B1B1FC2B159F8),
    .INIT_5F(256'hB36B66F1F51C9550B1043F8405004210A3FB64591F7F3F4E21B7625DEB9FEAEF),
    .INIT_60(256'h69741FA07EF621EED79EAFA7E6517B91B72636CBD5E4F2F35F6FF083109F20B8),
    .INIT_61(256'h040600040001CEB8000367F02247F2E9031A8A0D427E80D488211A90755284C0),
    .INIT_62(256'hC21445080CBE6E5246F4B7C852478F84982180BC2E20BD2182D73A7322141000),
    .INIT_63(256'h8B48B54E06F396F114CC845F3733EA8B1D0BFC087CAB92452C26361E04FD3808),
    .INIT_64(256'h728F49593BFD11E91BA36FD5050E801BB63486A6875009F6C3A015A4706DD55D),
    .INIT_65(256'h5FEDB704A4421FA715682BD8825C102EBB3B007807A68D35194870BC00363092),
    .INIT_66(256'h9978FC046400200005BF8F8120906CFF35104BF165AF5B9AC6AF150448DED706),
    .INIT_67(256'hF1E088141F136FB808122200599E8D53DD7C700F8B5141A590262B84A38E0A63),
    .INIT_68(256'h415BA4983104E34B1E600584E1D3845B43312B03BB8A3818173205FA7D288AAB),
    .INIT_69(256'h10446CB002523606DF10028A900008E33669D1472AB08F8000811DD4FF1E46C3),
    .INIT_6A(256'h8EC35A04EF60A036450B808F5B76D5F65DC3C8C2645F502235E7D558791C7380),
    .INIT_6B(256'hFE9FE1D3C3FE701C0220E71E448DC780FB238078A7C6C4120E0DDC1D76F470ED),
    .INIT_6C(256'h180001000093C96789D8FB15371108753C15D8649E70A33525EC1E25B7D378BD),
    .INIT_6D(256'hA280080008028A08800000000000000100010000000000006108C230A8202200),
    .INIT_6E(256'h001515560DC1FFFFFD1CDE042108421284AD6A5AD6B52C6318C4218860FFE756),
    .INIT_6F(256'hBDEFBECFF834E603A54F5FB04CFDDFD880980BB3115505000000000000000000),
    .INIT_70(256'h4EDE7ABDE78DEA582622A3AF3766FE5FF9B5BF5FFFFFFFFFFFFDDAAAAAAD7FEF),
    .INIT_71(256'hDA05AD6B5AD63376FEE9AFBFBFDFFC0D32B67678F6B92F3B0FFC7ECFB7766E6F),
    .INIT_72(256'hBFB5F02D6BEFFD5CF55FF9DDFEEEDFFBF1B5B6FFFDD330739EE76CD02C7FBF80),
    .INIT_73(256'hFFE9AED6FDBD1FEF7FD3EFE9FEBA87FF82F53C00BDFF769F64F7AFFF77C10943),
    .INIT_74(256'hEFFFEE8EFFDBDE77EF7FD577DFBFEF7FFFDBFADDDFBF9CBF0C7EEB80271BF43E),
    .INIT_75(256'h8C031806318C631806318C631BFFB7BBFBFEFDFFDABFA9FFFFE6EDABD7DB5FF9),
    .INIT_76(256'h5A5FFFFBFFF21F6AD4A952A55D5554A952A54A9528FF39E018C031806300C601),
    .INIT_77(256'hDFB4021E6DF7AED7FFF1FFDFFF5F6FC03B5EDBEE73BDFE0FFFFFF66FF5F5F5FE),
    .INIT_78(256'hDDFABF6901E845600C631FFEEA6A5FFFF441D67CFFDBF7FF6DDEEABAFFFE01BF),
    .INIT_79(256'h0636FEBDDAFFB57FFFB9FFFC0318C037FFBF33E7FFDADFFEBFFEBFBAFFDF2B57),
    .INIT_7A(256'hB9B8DF6E66D6004E66D57EEDDF9FFFEDFBC036FFDAF6BE80637FB7DFFB7FF1F8),
    .INIT_7B(256'h2F151A5724FFFFFDFFAFF7D5EFFFBF5FFB536CBFB2FBDB7DB2DB2DB69C1FAA7F),
    .INIT_7C(256'h6FEE7BFEECBA5BFC0007D3FFB9FE5C3BCF0FEE01EAAAAAAAEA00D6A5FDBFEFDE),
    .INIT_7D(256'h3FB3FD3F4E9B9BDAAF77FB00E05AD6C5B57B3FD3FA569DCDED2D7F77BBEF9EED),
    .INIT_7E(256'hE6FA76EDEF4FDEF7CF96057F7FEDFBF6DFFD5497DF7E052D6FCA5FBFABEBEEFD),
    .INIT_7F(256'hDAF7F6BDDEFFF7EFC0B59FFFAD77DEE7C0B7FD37FDDF36BCDF8678175FB5A9F1),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_14 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_14_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_14_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h11BB0400029D9A4905B0E19054287143CB880015104000FF818647F804A0F01B),
    .INIT_01(256'h87FD813DC18306120B201700051FF180882C2A487E67D96FD974608520053FBB),
    .INIT_02(256'h1254ECD25A2D8797F26EC7BEBDB2DFFBE84869C12F99094FF74C218145583042),
    .INIT_03(256'hBB005024B63E4A45C00105B4626A0B8A961F9BFF7BF65D9C210029D9C88DD821),
    .INIT_04(256'hEF42B64D412B24EE41A04A959FF7F6D06AF52C92F9B014FB722A1804439B042F),
    .INIT_05(256'h0220806011002080801985400494C7960810FFB21460B9E16EFE45460007FFF3),
    .INIT_06(256'h9858000274200021D4B91C00446F92AC8B0F800200802237C956591F84002008),
    .INIT_07(256'hAD18BEC73B37F4912A16804000182892A000060013BB2000CBFBB1CC02992803),
    .INIT_08(256'hEBAEB3B19B91545004890F1087AAA8006B7D51FFFC4E3E3449015DFC8D702BDA),
    .INIT_09(256'h4417B6A49812C6904C844220503511840010824326080FD7E085417160038075),
    .INIT_0A(256'h1780A0949204A4D841B0EC464A212107A7C194012B40D245105612C0C2481D8B),
    .INIT_0B(256'h52C88000404802384AC07F27077C3810CB0000C193B90E348AC7125D01009800),
    .INIT_0C(256'h111408A0B6140C0E48D5283131468A188C1D406B84F98810418890C4A6008C20),
    .INIT_0D(256'hF0744296C2593D6001FE4010DEF831CA552A905D0101CA0828182183002AA01F),
    .INIT_0E(256'h037085C2720002B5E88328301148BED243FF4B6A52182A023D8001988140B21C),
    .INIT_0F(256'h6C385E8A6BD08805CF86D0409BE2A21C5E7FF8DE0011BEB991C31E21BB908A70),
    .INIT_10(256'h4FCB65D42A1018B87D8A54590A0B24CDF5042777EA0381246A4CA351E43F8011),
    .INIT_11(256'h087F014E00112FC0ACC7FCB40A1B27D0B6E437E892C2ADC19447C4A5F1840148),
    .INIT_12(256'h3DA511892910A19F02F003EB0261041462C145038C458A776004A7B000414680),
    .INIT_13(256'hAC107CA946A51421058B6D89F1A15046A9A78C4940FA221C3FE83240ADD4883C),
    .INIT_14(256'hF77CBED02B89396755D1A14C1C02522F5222C888FCF19AEAD893F7C694CE442C),
    .INIT_15(256'h7FF69C2A084129181DC10611600E53BF81CBA0F513E117D412DE078085E1EF80),
    .INIT_16(256'hC563859860387160C2A41E5A002B4A9DAC980F0AD440FA18FF452FFED385821D),
    .INIT_17(256'h127E4875E6E18D15184596DE964F248FEFC08DE838DC28211481E6D489C1B73D),
    .INIT_18(256'h418200360B67B3FC7EA10D218E1EB491EE4FA4CB0F0E9B99B41F03F3D130C7E8),
    .INIT_19(256'h962291380BD5202080108AAA1F2A83BBFC4F10510C34EF1FFB48F754BE7FB916),
    .INIT_1A(256'h55020209701171339DCBD99E80462153F02A9092B8A5C178336BA100DD644194),
    .INIT_1B(256'h5D018140028504CFF79AE00301F2CE116B0632B525509050781709C420174C00),
    .INIT_1C(256'hB90AA882098308E831922008E54E29498467C7F5364161219B34001341AE0BFF),
    .INIT_1D(256'h22D8CCFA1D77E7B67E617E9E02011207010EF918CB19601789D40FCA238E07FE),
    .INIT_1E(256'h8252A48422C429019122C001000646ABF2F9809D09217239B2763A622A218FF5),
    .INIT_1F(256'h2EE41F42823A6B73CB29220E974A74080354449FC209FC98013F4E4F00338748),
    .INIT_20(256'hE12579A0AA7655DBECB4ABD9E965480B3382C2BB3784B685F1C4C1F4251826B8),
    .INIT_21(256'hF6A1FE0E74258E3119E331EC078FEBF0191B24C070D3CB281A60E27B2F4C36AF),
    .INIT_22(256'h83BE58EF96284CC1FF801308838820B1458D7FC62401E2A514A440257F1C12C7),
    .INIT_23(256'h3D0109865EC1F000FE0FFE2FF06C7FC97573E6022207FC8111F9E1DCC8105EC7),
    .INIT_24(256'hBD0B0C2213A75037413C781D8A61F9C3C8FA7C13CA7838E80BCE8FEA92098049),
    .INIT_25(256'h9987D9DFF4613AD3486A66EDE6FC83D8EBC840F6E41C03A2785F04DB1A830F75),
    .INIT_26(256'h79E81A773EF80C73035580083C07C5BD74E4539CC10BFE1E34815480669B681D),
    .INIT_27(256'hF003B048DDFF6CE580A19AFFE46E81FEE0040C839FB9FEB54E43E5CF00C6BC6D),
    .INIT_28(256'h6A6AEE2120180504A68801302DAC20FCD3585B8802F83901894B0825C1029ACF),
    .INIT_29(256'hFB936B61D7FE120040016AD747E44FE02F1A1F9D9B0470B8C26180000000003F),
    .INIT_2A(256'hBD7B2FFF70F05E63EF3E7C7CF8F9F1B3EF1F79F1F7CF9F3E7CF9FED700F0819B),
    .INIT_2B(256'h60C02C1F4B0B52C03B968BB2B417E8C000E505345AFFA7639DBDA22D100D4E92),
    .INIT_2C(256'hEBA0DE7D9A87DE0A4BD800B90AB77FCE1AB2FFE2238416059D51056405FADA32),
    .INIT_2D(256'h0149EB1B45DF9587CA0815961143CE433E10FAC1DAB8F51168A5B0FA69F7491F),
    .INIT_2E(256'h89B5C4DAE26CD89CAFDD700FA3E3E7E3E7C7B2B0D43CAC2C000280306C000204),
    .INIT_2F(256'h702701602EEFFE033EFF7D7B97A060D87F052E4E5818076FEBA69FEBB509BFD4),
    .INIT_30(256'h06224FDF488DD3FF7BD135D46F27EEFE6BCEE65DEF6FE5516CDA8A2E2AF66A86),
    .INIT_31(256'h7A3D365DCEED1FF550BB511DDD11DAC9337C84E6F174ADA04B97240791F12459),
    .INIT_32(256'hAB6B802B1EAA960007DFA90FA526BB36AB2EC221FD358792E3CB10826D5655DE),
    .INIT_33(256'hCFE10F669496F780FA4D30153BFB7A5C47FA232A00070807FE03C69848C2F47B),
    .INIT_34(256'h723A3527806CCFC28D890201B0CFF666F4805DE7C97750AA9E882A1860028405),
    .INIT_35(256'h63270E2177DD510113DE560A66EC7298BB1461B1F30E7D60FAC1EB77B7E7E1EB),
    .INIT_36(256'h4487A55450D6ABEC4A1CA2828A0D12464D0E25D247A8B2186843F352BA15D5DF),
    .INIT_37(256'h3802000F28044C9DC0F0091358F9EC7CD8C9C534A8444A464C4094C80D9D6D44),
    .INIT_38(256'h3C9F501A011C4FB1142E07A82090000397FB5B50E00344500006A44C858EC70C),
    .INIT_39(256'h7E457FF447563CD3146066F90016E0001EAAA2569228AA3C4164A544A8950A46),
    .INIT_3A(256'h35D645585F69A7F82042C695B024B80025B200F6B084C5F1552B0746295000B5),
    .INIT_3B(256'hFC9AAA10A0104A1A0008012846AAA9B0F9C9FC0124A00A01FF7C6819D103FA7D),
    .INIT_3C(256'h02E03DCB71055540249A6006F08145AE4AB254EECBB0967EB6CF739AE6844997),
    .INIT_3D(256'h5512C043F19F3A617EC063F57E742099D2C6A7D6C00028DF643135542A6014C5),
    .INIT_3E(256'h1D5BDDE489FF71A4CCB06F5CB1C779844018A192DFC482A2D197CE9163BF9068),
    .INIT_3F(256'hEA185F8495B367E7067F785DDBF61E3FF0BE2CAEAF927CA8BCFEE8BDFF14EEEA),
    .INIT_40(256'h0EAA8ED5547623F9084048E28029C7E6A22CA49FE12882B00029C7FAB1297F9B),
    .INIT_41(256'hFDEECFBB89E17FF43739C758B7EF02B76FF53BB8F0F82815FA800097E8DD07CC),
    .INIT_42(256'hC9304E3EBE40036CF357E3905ADD0666C03E3BC77C649F7DFD7CB0996FFE61FE),
    .INIT_43(256'h0269F161003101007A230227529EBFA8310904FDF791DC3FDA31B309EEFF6B9E),
    .INIT_44(256'h741F7424C72B7FA689DD419220BA120A02C8001C898001BFE026784EDC0D3226),
    .INIT_45(256'h6B8F002829F558A05C3603447D94023482CB0495F6AA160C5D22C638A160115B),
    .INIT_46(256'h5BAA003FDF74A807EC0CEE080A29D678ED576D4333DD7A38A07A86B4C01B77C6),
    .INIT_47(256'hEE017B60938318CEA8485C900A12622860C852C890ADB7E20BC53D307A2BED32),
    .INIT_48(256'h48EF5A6AEA05CB64C3FD118DAA38778F80321EACBA8FC66ED726CFB8297ED0BF),
    .INIT_49(256'h8207BFF8E236FB844BE27A000F207F9E1069568E0E8E56C2804DAFCFCEF36204),
    .INIT_4A(256'hB2E60FE1423FDA897FF9F405EDF82DF7FFA4638FCF8B711DB9A75677C03FABEC),
    .INIT_4B(256'h17C89563B1D8EA0D563BC3F4FAFFE17D679FE77D0C063FBC81B17F9B83F77403),
    .INIT_4C(256'hA0CD54C8C707D38DAA65DA46DFD047C46C47E6A247DC35EE741A9B81FD111360),
    .INIT_4D(256'h2092CEFB0839A5A863339872C2640D7E3429B4BF0C906F3B0106AF82490E530E),
    .INIT_4E(256'hE301A0346CD801C6FB700000AC405318038ED4706F30FF25258DC3410796A256),
    .INIT_4F(256'hC7A52815014571041200BB873699A4300A7481D887FE4DFE9CDAA395CEDD7841),
    .INIT_50(256'h3E323F6F1FB3870FFCB4F689B4CCAF3BFAB3CC8165FA1B289402B76F26E39E4E),
    .INIT_51(256'hCD97FB63D28F197FBF3801880E1FFB2B679E6FFE3FC920635C06C384670ABECC),
    .INIT_52(256'h8C81F40981507E7EE2895DAD35874EA5020250D0407B0307FB13A500ADC81B42),
    .INIT_53(256'h41CE18BF671B2A7C6800F383CF7E7ECDE5DF02AA8CE48AA2C0A0D9A25B8464E6),
    .INIT_54(256'hCBCFEC12DCAB4FFC2027FDF1F036BCDEA5FDE2CEB7DF12A7E025802054F0FC84),
    .INIT_55(256'h63145BFE4F518F2CE3E885664B70DA28CA0F50E00798C804F4A67300D6BA79D1),
    .INIT_56(256'hB6AB5977D4015E7EF2DFB10C372805E6C9C402E262C32190E89123422B51806B),
    .INIT_57(256'hB9193E29A9935334FFFE773FACF8F73D3F7037864180E4FAF0C3358A7A0868B6),
    .INIT_58(256'h980EA0C8C7E4D3630498463F269230A01903B4F1080400D9FE60B099261BCF7D),
    .INIT_59(256'h8A2628926A4123F504C99CCCD030060CE812641A1CD3F20444182313339DA485),
    .INIT_5A(256'h80D7418F818FC63B0DD27FB1986E84BE019B036FD17A0A18260C62085E0FA90B),
    .INIT_5B(256'h0577A17039A760586D85DC028492D6AE84C24924828050EFF0C7C2775831F101),
    .INIT_5C(256'h43F7E18C4B99F7863030E831F0FB1209E7C31D5775024E260220F1BE5467C33A),
    .INIT_5D(256'h58828499442E18C0DF818256F45E88FFC2BF0C701C030097B6DE309304BA406F),
    .INIT_5E(256'hCA4A7A53F88578351840EF630F0488227C424466382360422212120B4111B78F),
    .INIT_5F(256'h58B8B1308F63CD3F918FC0020566E1D043F278120B9A01F630E7C1D775AACAB1),
    .INIT_60(256'hF1F6A1C73F0236E1C56E02E0AE1D4A1D343EB90A41E1D0D4E5D1271DE350C61E),
    .INIT_61(256'h2B8D8B0100A62B742E66782E811149C442677C778D431AC004269EF41DFF1AA7),
    .INIT_62(256'h548D44B2422071709AF938681582E007E82F2F9C220D7DC79938CA7509B444E3),
    .INIT_63(256'hC4AA259094C758E215C3B59918FF2C256E7601F6FFF0762404C75A9BD7B84D13),
    .INIT_64(256'hF357A5C7AB9312DEE116C032433E261600F7DEF2B310D80E67E4425785101D81),
    .INIT_65(256'hEE6147E7E7410B6FD4602B6BC6A7900A98F7DCB10F820FB22120808C2A8A8106),
    .INIT_66(256'h5DE9012E5301C96016BF505182B40E7D40BA0EFE027D7C9307141D4449061388),
    .INIT_67(256'hDDD6E8D38C472B820C3636606DE249027E77796E90C134E471A2CED7C98A5804),
    .INIT_68(256'h7FE1AA510D3009409C29164F62373A4A0707609881DC438B7F460F9CCC98C288),
    .INIT_69(256'h36B2887CD007DCB720D569BB848E7357CA61E618B19C318956B025C71DBC5A9B),
    .INIT_6A(256'h5E055CA2B0E26186134C4117801EC09F2351E03564F43C835CB0CCFE269686B2),
    .INIT_6B(256'h007FF219C1FCB09C59D498E1A9946FB869140BF0AA2F29FCED4960A379006BF2),
    .INIT_6C(256'h540A3014485C25EFE9039C51213B6089D7F3ECC6DD84E34B57D5B17B2D78DF62),
    .INIT_6D(256'hA280080008028A08D555555555555554D554D57D5555555500000084929E9DAC),
    .INIT_6E(256'h0000000701C1FFFBFC1CDE04310C621A86ADEE7BD6F73D6F7BCCA7B960FFE542),
    .INIT_6F(256'h00000000082747F7EAF3CB20AFCA9767FE380F59500005000000000000000000),
    .INIT_70(256'h00000000078C0000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h00018C6318C67000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000C6700000000000000000000000000000000000000000000000CE00000),
    .INIT_73(256'h000000000000000000000000004578007D0AC3F00000000000000000000409B0),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000700580000),
    .INIT_75(256'hAC0B580EF39CE75816B59D6F5800000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000005AC0B5816B02D605),
    .INIT_77(256'h00000000000000000003FFC00000000000000000000001400FFFF00000000000),
    .INIT_78(256'h00000000000000002D6B58000000000000000000000000000000000000000580),
    .INIT_79(256'h16B0000000000000000000000B5AC07000000000000000000000000000000000),
    .INIT_7A(256'h000000000000000000000000000000000000B000000000016B00000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h00000000000000000000000000000000000000002EAAAAAAAA03DEE780000000),
    .INIT_7D(256'h000000000000000000000000005AD60000000000000000000000000000000000),
    .INIT_7E(256'h00000000000000000000050000000000000000000000052D6000000000000000),
    .INIT_7F(256'h000000000000000000B580000000000000B00000000000000000001600000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_15 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:6],\imem_rom.rdata_reg_1_22_0 [5:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_15_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_15_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3838240E6A9DBA5E5D82C8005D1FFF50F3FA00DF17DE0F81676040039FFFFC42),
    .INIT_01(256'h87DF7EEEB4382C800B3B7EB556F65BFF7D1648737B97FFC60222B48118453B69),
    .INIT_02(256'h6114FFD6E1EC1EDEFC7FD5EA1AFFDFFFECED2196C0E5F6300A23217EAE838240),
    .INIT_03(256'hBEFDED4F006B0CBFAF55BD96FD97457208DEE7F6D189A82BA0E6A9DB49D1C120),
    .INIT_04(256'hF49BEE4FA93EA45FDFDFF7D7F67BFF7F7D6419EC087F6300A97A17EAEA20240F),
    .INIT_05(256'hC29FCFA875FE3F7CB345BFB7FFE7C8AEF6FFFEFDB5EF1F7077B7879DFFBFFFA6),
    .INIT_06(256'h10E0001BF31BFF607F7E07FF980B92CCF3BF8BB6D27C2805C966767F00BB6D27),
    .INIT_07(256'hFFFF3CDFBB17F3BFC9F2003FFEBF154BFFFFFBFFDFB99FFFAAFFFC049F3C62D0),
    .INIT_08(256'hF8E881B10EDF567329CB47B987AAAB506BFEC3FFF06E57D220773E79A97FC07F),
    .INIT_09(256'hE33DA3F0FDE86818CE592C968538B9EE657DC46BEB5D5D83E958F01873A7CE3D),
    .INIT_0A(256'hFAEB91DED6B5F1842539BFF7FFEF34CFA617FFFD6B13FFFFFF29E73F9A7FEBDD),
    .INIT_0B(256'hFE7C7FFD495FFFEF37FBF830105E094118FFF2F0320971B4ABE85725DBDAE2FE),
    .INIT_0C(256'h7FFFD8AC4A19A7F8F3DFFE3387FF9AFECEDD667175FDF6A4C3D5E7DDF7FB6241),
    .INIT_0D(256'hE14EEFEF78F8FFDFFFFFFFFD7AF5CF3DFF0E16D37D7939D978BB7C835E8B3FFA),
    .INIT_0E(256'h5314011CDBFBFDFBF77F3FD4ED8E8FF67FCE1EDDFFFF368F3F7F9980FFCFAFFC),
    .INIT_0F(256'h5E3EDEB93BD7BE51F002F4257E31BCFF9F0BFCB5FFEA82A4124B491F3672FE74),
    .INIT_10(256'h5811851A63383295E74E73D979FBDCDDF9962D243FBDB2DFFFEF2B7BEE8E601C),
    .INIT_11(256'hF3C063477FE56BBF8CBF8595871710FF847E63BC75D49D0174D86060135F8023),
    .INIT_12(256'hE1EDE3DBBFFDBC659E4DFBFFDEFDFDFFAF8141A39FFFEFE3FFFFBFEFFCDFEFC0),
    .INIT_13(256'h74A3F9FF7FFFCC976D3BEF7BF9B7FC462BCFC6F56026FEF2407FFFFFBDC20BC0),
    .INIT_14(256'hE05C33CA083D094955D57195200C1409F184D7610C81D0CBB5BFFFE7FFCFF6EE),
    .INIT_15(256'h28666169F1FFC7F473FFF4D77C72A2A0C40E8FCE7232B41DF6ED003BCD426038),
    .INIT_16(256'hA7CFDECCE0ABD9DC1840213F97A67BF849F43005BDD8DA7CFB03AD0CCC2C7D15),
    .INIT_17(256'h7F83E1C2FBF9FF87BFEBDEBAB6DDFDEC1CA639FF7A3A7BBFFEFD9FF6E77BEF3A),
    .INIT_18(256'h637F003DC2DE2BF983800E0EE9F1A61D0F1865F56DBDD727D0315E3E7DEBFDA0),
    .INIT_19(256'hECFF3BF9D9BD39FDFFFDAF77D5A6EF600635948107FE0D981FE065CDBD803634),
    .INIT_1A(256'h57D7F9FA9B3DD0918B42D98BC0DF70DC021CFFCD8C7520CBD7B83E805FDF3FBF),
    .INIT_1B(256'hF1F0F1803EE1E0E71FDE1419F6079969F2467CC77EF0F87C415D85BF9D6707E0),
    .INIT_1C(256'hAFDFCFF5C7F73FEC7FFEBBEFDFFDDE3FFE51FD9D6FDF1FBF7BBC003BDFDA3E01),
    .INIT_1D(256'h9A47D885137FEF847166834CFE00237D28B81BFF65CCC36BFFFE07FB7F5FFC03),
    .INIT_1E(256'hBEF615BFFE862C03F46A6DF17BCF7CAC03F7C2DFCFC6D77C3FFEA2219F710875),
    .INIT_1F(256'hA2E7FB6EDFFEFEE99FFFF3F87FD7FBDE0267476009C1D444B823F0BF1BEFFA32),
    .INIT_20(256'h7B63EDBEFB7BF7CDB7FB81BFF9650DFBB7B6F507A1A36669B4E7EDED3DFB2EBA),
    .INIT_21(256'h96E083C7CCFFFFFFFF63FF2CA7CFBE1C4FC1FDB9006BD9FE1EDFC1C1B7EF5E87),
    .INIT_22(256'hF6BE9DF3F3C9DFC300F7DD9FE5AA2789B2083B75C02C4D8753DF5F2B83B7F8FA),
    .INIT_23(256'hED9EB83FFFBFDA20C30742A018C8E1FFC7E9FC0C2EE540019FB3BBFB9FFBDDFD),
    .INIT_24(256'hECF377DFFADBC834DFED8035E7BC3983478D28D751DEFFE8C37FE43E953903DB),
    .INIT_25(256'hFF82FAF10271EEFF575DFEE585860155A86E75437F5F7CA2B03001D70E803506),
    .INIT_26(256'h0D043DBFE6B615BFC319507B0190E51D1A7C097ACEEECE95BFBFE60176D66BF1),
    .INIT_27(256'h3A6EF17FA1BF7F97C0EE9E81DFE9C1AADFCFFFBFE03886BC8AF832BBFE0B6645),
    .INIT_28(256'h3EF5F6EF757BFDFFFFF4A3FFEDFA36C6FFF3FF8FA5713FEA1BAB14360BA3FF84),
    .INIT_29(256'hF7F0DC93BE001F7F978FCDEB182EAFC01FB680DD26A5EBCDDE36DCF3CF3CF35B),
    .INIT_2A(256'h11FB3FFFDC5FDFE073FFFFFFFFFFFFFFF7BFBCFBFBEFDFBF7EFDC33FBF37C07F),
    .INIT_2B(256'h7FBFEDECEB7FD7D6E71DFFF6F3FFE7D403ED6EBAB9407FB9E17FA65E0195DB05),
    .INIT_2C(256'hFBE74F7862E82D7FE260202738FB81C332EC00331EFBE00FA7937F400B86F9D7),
    .INIT_2D(256'h075B0F2F579FFB778B780D17F3F40F4EAA5AFDB9F5FF4E07B07895C7EA1D74FF),
    .INIT_2E(256'h27BDF3DEF9EF8E74FF1D69A7D7D7FFD7FFCFBF6EFABFDBB9CF9EBEE038397BE2),
    .INIT_2F(256'h33E7E5F5FF7FDFFE1F8FBB9BFB2366D4FFFFEB469AF80FFFB2FEDF72BB9301FC),
    .INIT_30(256'h3D06F8772994C9FD3BF371C4F7E3FA7EE3D6FE7FFFEFCEDBFFF3AEBBEDF62DBE),
    .INIT_31(256'h783F72FC1A7F3FF778F87144FF1449CB3F24C4FDA707FC8829F7F3FC147D661D),
    .INIT_32(256'h9EDA88274BBB92200007BBFFBE9E7FE60FBA4EF1FF77DE37FF18539FCC1F5FFE),
    .INIT_33(256'h083CBB0E85F2F7C0FB37DFFE7BFF4B59AB3ED7ABFFF7FBF80788FFFB20F4FAF7),
    .INIT_34(256'h27FFAFF081FFC1FE3DB4F67F9F90FF53F4B34FF5D47C70BBBE1BCFFFCA5DA404),
    .INIT_35(256'hD7FF9E7374EDF906761FED8FF3DDDBBFBBFAFFEBFF9E7ED8FDB1D957AF661BF8),
    .INIT_36(256'hA0DE17F8F8F3E30C66EFEACA3BE7CFFFCF7EEFFEA2E9E6733C6F19F2FE37F79F),
    .INIT_37(256'hFF7F7BB800AEED777DC8242AF5FFFAFFF5FFC4777ABF3F323CD7FE42FA5F7DD2),
    .INIT_38(256'h52F140308FFFFBF374E5FAADE77FF526F03FFBFFFE0EDFCFFFE7E82DF3FF7B19),
    .INIT_39(256'hFCDD101BA5DFF39DF8017E0C73F9B8DF77AAAFF95BCF225247F5C682F05E01DF),
    .INIT_3A(256'hFC957F15F22D7803FFEDFFEA27ED87FFFBE9FDD9479FFC7EFB793FF6287600FC),
    .INIT_3B(256'h0CEAAAF3FFF3DAFB2BB8373F72EAAB94FD5DFEE77E794B0E8159EDB6FD8370B9),
    .INIT_3C(256'hDBFF6BFFF603555FB50760027474E52B3FF152EECB88B4CFFCBEDF7DBF02D9B7),
    .INIT_3D(256'h3FE8DFFD07F3257EFE38D39AEEA7F67B177EAD94E07EEF7A59EED555FFDFEB0C),
    .INIT_3E(256'h39D50D70BBE1FFD4C7D972DF7DAF1134567CE164E87880A3C8791F7FF150BFFC),
    .INIT_3F(256'h8AFFD0C5EA7F370DC6FF7C7D5E1F3B39C0F73D51D8CFF82DA5FCFCB5127C2B0E),
    .INIT_40(256'hFEAABCD555E33F8B79AAFBD3B57DFC718F2FFDFE31B99EFB35547E830F6B79C7),
    .INIT_41(256'hFFFCD90BC77AFF8633D8E310F0DF843971270AC021743AB58AFFACDE0C919E63),
    .INIT_42(256'h5BF5FE073E5C03FFFBF02699DF6101B313BB2D65AD7E755D714E73CA30FCC1C7),
    .INIT_43(256'h57FFF1D7806F7BFAECFC7E3F57F7001C36F777A1F3F7943BCE39FBFFF80DF98F),
    .INIT_44(256'hFC1B47EDAD2E05FEEBEEEFFB70FFFF7FF7FBEA9DFFFCFFD0E0EFEBFD95FB777D),
    .INIT_45(256'h3EF3DC3C0B0BFFDFFECE67DDCDB513EE78CB7EFD0FBBD466EEFEB8FFA8D7FFFF),
    .INIT_46(256'hF5FF01E01E34FE0575FF080A8B095F3CEF7C6EFFD59D9BCF9FECDBAF8F727F7B),
    .INIT_47(256'hEA81DBEDFC02FBF8E8EDA6F9CFFBCE7FC8E03EFF9BEFF603195BE15B8BE47F66),
    .INIT_48(256'hDDEFFE52B65C72DFF3BDFF7FFFFC14681116FDABBAB842F4FBEFBF07EBEFF07F),
    .INIT_49(256'h0005400C3F146A0E4A51F064097FF0FA702029ED06E247C6FFE97862C48BA6FC),
    .INIT_4A(256'h07B588FFFF9E1DC797FC4247992C79BD66C233B84A5B5E7B6FB76776A0202D28),
    .INIT_4B(256'hFA9237FFFFFFFFFFE76126D617E300517E000DF537873AEDDFDFC8D25F992F9A),
    .INIT_4C(256'h5C7F8BDCE7AD1D953D6BEDC3DD01C53C4E4404CCFF53CF6DE5E7F5C706F719F1),
    .INIT_4D(256'h37F2F8F5FFFDA78BFF7BEF261B6018A04A693CCB0898D1C3FF87F8040BB6C63E),
    .INIT_4E(256'h2FC1E8FC7CF800F7FF73FFF7FDFFAC4F6FCEDFFFFD00018585FFE27FB614677C),
    .INIT_4F(256'h86FF6BF57D3FE3FDF700FD9FDEF3F5FFFFFD67D7F40FFF6A1C9EFE77FFFDF7FF),
    .INIT_50(256'hF037E0FBF07F7B2FBBDCED1BE2DF86FABBF2DDC1DC0D0AFBDBFFFA1EDEEBA3DB),
    .INIT_51(256'hC7F9FFFD5F4C1F7CB3BBBFA07CBA0327ED4C8FF2FF93CFF75BEF99BFEE8D40E5),
    .INIT_52(256'h9C01BFFFFFF2DDC0EECF3E5DF5B4773F819ED7DB586EFE7E002936FFFE8A8FC1),
    .INIT_53(256'hE370FCB7A7736AD5FFF7AB01B4CE75BFBFDB52AABFFF9AA3D4B19B6FBDFDE805),
    .INIT_54(256'h83060D123DD75D0C2FFE1E99A90B956C37E4904C3DF5DEAFD53EDFF6D5FBD5B5),
    .INIT_55(256'hEDD60A80DDF9D06A42CFE5F0CAD7FFDCBE20D84EF8CCB1FF0CF1E9BF36BEEBB1),
    .INIT_56(256'h357ADFD7DF00FEC0707E278AFC6C5DFE5B5A02B56EBF7FAFF58B165FF5BEBD2F),
    .INIT_57(256'h5EF8AFFFBE4C76BDDBB67EFFB4F7FD3D3CF787BEFFF7FFF6F77C8781F795D5B7),
    .INIT_58(256'hCC0D948F8E25C145FC23FC712E0BE67BAFFEB013887DF1F781EFF63FFF7F3DF3),
    .INIT_59(256'h7FF86EFFEB209FB7ED5EFFE7F5DD4FA67A2C3001FBBF66166FE36E599B79F985),
    .INIT_5A(256'h807FCF975FF01EEE7EDFFF77B3F6FBD4018E87F25A8C2E258B0219F3EA3EE9FF),
    .INIT_5B(256'h0000EE53CDD09FFBDDB7F2D637FFFFF79DD0DB6DBBCAFB36F7CBDDC569F9DC77),
    .INIT_5C(256'h3FF7EF97FAB4078261E3F9F2FD0D8EA72FDF1F6F3D7F51C2492FB7C69BD3DF3F),
    .INIT_5D(256'h6A27A49FFE17BC7E9000FB9EBC3E9F01EDBF7CBF37137FDF564DF7B7027E382E),
    .INIT_5E(256'hEF7FFBF42F03DC1FFBEB0BDF2F87DEFF867B7D45DFFD6FE33DBBBBBD9F21FF76),
    .INIT_5F(256'h4A9A959F29E08731EF93E03D7FFFFEFFCC07DFFFBF5FE0BDF37CFAFFEBEFEFFF),
    .INIT_60(256'hF9FFF0E7A189F480734889806811615122A7CC6B1143018112E22B9FF3A0E7A6),
    .INIT_61(256'hEC880BB9AFF5C9B04D7F7985D6F796EBDFEE4E77CE839D19F7FEFBFDEFFF9D26),
    .INIT_62(256'h329D67FEC86809FFBFCD6405D75E600E7A1FFBE7E9FD01663FFBAEE70BFDC3EE),
    .INIT_63(256'h082FF109B0887CD47D01ADC474ECAC28020501D4007261CDE7A73E9FDFE3E169),
    .INIT_64(256'h475B2D43B2ECE8B55EA4283D1E606E5607A4FFFCA153B105246FF41680115908),
    .INIT_65(256'hCF0F069FFDFF7478BC7BEFA27A7F7FE7EE5B0177F80E4FFD5C3E13809FA6AC3C),
    .INIT_66(256'h0383817DF3081E0F7F40F815FE3FE68163AA1E3D2D3146039DD939787C8218BC),
    .INIT_67(256'h1D19FFD1C1D84A03FFFF7EFFFDF0C9DF6367C23DFA713527BFA0AF11E919E4FC),
    .INIT_68(256'h1FD7125BF72E0F5DB729FCDB8F3CBE4FFC23487E2357037BC1E6FCC6E71FC3AF),
    .INIT_69(256'h1FF0CE0FD706DAFD9E5D8EBBFDFF7F96E64D777CBF97B80FDDFFEF1F99F17FCE),
    .INIT_6A(256'h2FFC4EBE987F5D87B7C8DB90C7FA91CAF1FE1F8BE3DDF3FF01FF4FAD55B09AFE),
    .INIT_6B(256'h03C03D25716907E3EFE5CC34CDDA793BAFFE3E03AF178CECFCDFE5D14F9FEC9F),
    .INIT_6C(256'h79537946D41F9D87E7070461E473CBC1A20E13B6FDC7FF475C164EE5953FE370),
    .INIT_6D(256'hA280080008028A0880000000000000018001807800004000000000841A1EBFA8),
    .INIT_6E(256'hF20110070141FFFBFC1D08001004200A028CE639C6731C6739CC239860FFE542),
    .INIT_6F(256'h88408ABA1A9401D0692A4D501FA29C863D4C0208004155400000000000FFFF00),
    .INIT_70(256'h2AD04820878D1E980CD203747706C2503EBC8880000000000000F22222290529),
    .INIT_71(256'h9A018C6318C67772A005C8272141C1AFA012022332CB1D0063306C407A0C4F05),
    .INIT_72(256'h878C200C677571510155BAFB1A3D9520239216F6803BAA8420630C100CF3B828),
    .INIT_73(256'hA3088847A17D14A6A601AD20A280000000000004BEF254C946C386A4600009A1),
    .INIT_74(256'h0ECD99DAF5CBCA0434465D2E5BB0F290E9FD4BA90496311C6920C280051B1034),
    .INIT_75(256'h8C03180E739CE71806319C6718A192FABA41BBC5F2616B1BC0658DEA4549450F),
    .INIT_76(256'hD7DEEB60B7315AC983260C981110120448112044814DE42018C031806300C601),
    .INIT_77(256'h546D9300389268287C03FFD69442289DB20AC84C841320123FFFF0CDB2020207),
    .INIT_78(256'h71B0A4DBE48045200C6318DF57597546502348F1CD97643FA411681AA30C01A8),
    .INIT_79(256'h063446DE0AC02FA5773A387C0318C074684A294534249502B3406B41043A29E4),
    .INIT_7A(256'h300A7E40441CFE40045050EC59E065B4130031A5A84D8C0063620E0508B5DA50),
    .INIT_7B(256'hAB565D55A0E18319A06262B62EA08344A6D278E8E1A170C1A09A09A69973054A),
    .INIT_7C(256'h5808C19089291503FF9CE348D01CE83754008C00BAAAAAAAAA01CE6399ABA702),
    .INIT_7D(256'h6229311060A9F436320730004018C6A675B293110330A8FA1B45404C000503B1),
    .INIT_7E(256'h5E20AAC1B45001860B280135548882CDD7015497824A010C6118C1C3AF71C420),
    .INIT_7F(256'hE32078C80CC156B2C031954829520C7B003731B21020B641E88600065CC8BB96),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_16 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_8_0 [7],\imem_rom.rdata_reg_1_22_0 [6:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_16_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_16_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BA7D5026B9FFBFFE07D3D12040F3141E98BFFFC53FE5FFEBFA6C7FF8FFFFC58),
    .INIT_01(256'h07DFFED41BBFDB52412BF7BD6D1FFBFFFDBFFA5B7DED7FFFFFFFFFA004D73FFF),
    .INIT_02(256'h011CFFDFED03E92483E3EFFFF54D73FFBB9FE9E9C17BF7FFBDB8E9FEFCBBFD50),
    .INIT_03(256'hBFFDF9330F8488BDEF5B47FEFFFF6F7E82DF7956DFFFFF7BE826B9FFFBDD3EA8),
    .INIT_04(256'h7FCA0958256095107C7DFFFEA99E7FFE87BD1E1C119F7FFBDB069FEFC9A7D50F),
    .INIT_05(256'h0B00802810004000800184000404F32A0014D6F006101FC6263D150000000003),
    .INIT_06(256'h98F8000BF204007506123800416CB6C2FB0FCB4612F0B1B65B6177BFCEB4612F),
    .INIT_07(256'h2D50289DB295403609F2008000388548A00002005FBB80056BFFFDC0FF3C6FD0),
    .INIT_08(256'h3B8E3271CBB15550814B4B298482A8188A7C534A50446B9668001838A810015A),
    .INIT_09(256'hC0969EB018FE441446A45228423550521090A01366C88E95E420C17048132A2D),
    .INIT_0A(256'h131488B4B204A8D81134F84254E72227A340427E81002A4A732B4474C003F4AB),
    .INIT_0B(256'h42D80000D528001040806B52530FA5D4880001020381103782A4410708000004),
    .INIT_0C(256'h1005088C761408044005083321609A000C05442B80D1005941C811C494004000),
    .INIT_0D(256'hF896438943030F800005008046AD418C591B10592951DA09083B2D0054868002),
    .INIT_0E(256'h797000AB640000F340028C2909CE3B13C3CF834A733849003E0060180100821C),
    .INIT_0F(256'hFDB2505D920B9FCB17FE053C48CFF979D7F2CD14000082B110028B398BF0D204),
    .INIT_10(256'hEFEEFFB55F6DF257D99E72F32A7B66FF8DD5CD2BCFA1ADC4EBE7293D79679F86),
    .INIT_11(256'h5FFFDFCFFFB1E44F7B4C8FE47CEA6FB3739DBEE39E8E68FFBDFF9B9FED8FBFDF),
    .INIT_12(256'hFE3F17CD05FEB42387F07DFACE507C01DF42CD6404C79A4B7FFCE9A3FC40FCBF),
    .INIT_13(256'h2817FFEB9FFFD83FDD99C03A08B9F66129BDE9F3DFFE7F1C5F8AF7DF4EFDDFFF),
    .INIT_14(256'hA063E42FCBD96C28CB78AE7AFFAADDC24A53131EF3FE3BF99D9FE8E19C47FE80),
    .INIT_15(256'hC78843F8CA3B8D8BBD39EBB62FFB88BB39C977D461CF3764FFD4FF703A35DFC4),
    .INIT_16(256'h9F31331107162A6FC48FDE5A6F092F452B1BDFFA9CCAF2E6F6FD70F1087F32EB),
    .INIT_17(256'hD07C5EB108763118FC85B6C90FE63CE7E09C0780E599FF8FBFF46FF489F9BE04),
    .INIT_18(256'h21FE7F40E779B1E7FC5EF1F7B21EFD96F8AEAF68F466B1BB2BEF24C53A1F60DF),
    .INIT_19(256'h7DFB7D574276EF883FFC99A2E6591FBFF9CA75BF1964EA67E05FDF672AFFD1F7),
    .INIT_1A(256'hB532FEBD6497677EDDFF7EFDBE6CC773FCE3EEBCCF5FDFB1FDCFDFFFBCEB777D),
    .INIT_1B(256'h9877463EDC2F8D59E536EBCA1DEAF4D74799E39AE9D797D57EF662DE12583CBD),
    .INIT_1C(256'h85DC7A37B2BB5DE9B7DEA2FFF7F2EFD94BA62FD735FFE89DDCD1FEDD014E0FFE),
    .INIT_1D(256'h66BBDAF4EC48C6C31EB43C90FFFCA434373DE5D39912DCB0315DFD6A33FB57FF),
    .INIT_1E(256'h5E8A8DC7A3D923FD5CBE3FF92C1844FBF6CD3A985F0EFE63EBC56B10EB5C7F0E),
    .INIT_1F(256'h0B717B7F9FEA6F791EFDBFEBA6DEAD3BFF54826FFF9E583A993D46B96EE2C1EF),
    .INIT_20(256'h092EF5AE395ADC9CB2AAAAB1ABEF5AF76FFFBE3105E7539DDFCE9FB3145F7EFE),
    .INIT_21(256'h6FBF7D7AC77CBAF46BFD55DB7D7AD3CB945A8F673FC2ED15CB82715F662445E5),
    .INIT_22(256'h13F2784F3638FAC1FF19F27B9B5E30D757F8515FBFCBB05553905F3DFD3BD74F),
    .INIT_23(256'h764F1BC8B2AFC65F7CF76CFFE75E9E4D978433FBE323FFFE10579994BF3DFE57),
    .INIT_24(256'hAEFFF5F6723FC7C77D23FFFF9E23D17147B3AFBA7F8272A9AFBC3F8CBECBFFC0),
    .INIT_25(256'hBB5E3B9DFDDE7B87FA786C6FFCF3FF799F9B955F45544B994FCFFED77BF884FD),
    .INIT_26(256'hB3F3E8067A99E74ABDE53FDB5E611FAF67CFBF99BB9DD7F7A9FF4DFFD6D9FFFE),
    .INIT_27(256'h959B2F69D6ED6CBDBF68F67E75FCBD3B9E7FF5D73FD7F3E0F9C8DDFAF204A945),
    .INIT_28(256'hEDBEB2EF62417FE5AC2141607D09DC39861556FB3BDEEB11EE72F393F55EB0BF),
    .INIT_29(256'h5B35CA6FF3FFCE78EBB7706B30DF7FE7F4FBAF2DD20CC5929E0C3F1C71C71C0B),
    .INIT_2A(256'h534C5A440E1BC487A648DE11BC23782493C49E3C41E2142850A13DD670423FF5),
    .INIT_2B(256'hECC7FFF3F83F5FC01F0BBA3071FE6383FFB707107ABFAA68BFA7ABAD7F8B7C25),
    .INIT_2C(256'hA9B9D6D7A3D496FAD9B06FCB58BE14A97FA4BFCF3F0FFC5D793FFFF9F7FFB7C3),
    .INIT_2D(256'h1B9977DAF57EF7CB66FFF6CD7C7FF6F3138D7BE68D158BFADFD7F8FACDE1DFAD),
    .INIT_2E(256'h73DC59EE2CF79B357BE3B679BAFAEDFAEDF55EF9B777BE5DE7CC9BFF2E9938F7),
    .INIT_2F(256'h073AFBEFAD06EA7F15083FB97E3F5EA7ABFF757FDFEBF6E37FA88DDFCB0DBE73),
    .INIT_30(256'h0AE27795DECF774FE6DDFEFF6A354FA9FDBF38345CF6B5C177F269A3BB5392F4),
    .INIT_31(256'h1FD5FF57EBA80D4DB7A7BCEDC5CEDB81CFFFBF2EE37BB7F74CB97DFFF02F0FBB),
    .INIT_32(256'h7EDAB7F1FDDDDB9FF7E39D785DEDA2F3786BF7AED5FB6DD28B4D14EDE6F0CB50),
    .INIT_33(256'hF7D6BDC5F8F75BBF5C0AFFFE3CAD5F8B7755BAE9FFFAFFA7F941DE59F79FB751),
    .INIT_34(256'hBEF767FDFEEDFB5FDEE77BBCB7BF061D59E7416F79BBD86EFACFEBCBEBACAFF9),
    .INIT_35(256'hFAECEBBCFCB778F643FBDF77EEF6E9D7C5F6CF7D76EBBDF77BEEEDAAE77F35BF),
    .INIT_36(256'hFF6DFB51B7D8B7F7C362B7BFD863BFDEF5B9E3560F6EA3B69BB6ECDE6BD358C7),
    .INIT_37(256'hAC19BFDFE6748A9FEFA5C9E7FEBB7F5DBEBB7FB02D8EFFC3DF475FFDBBEDAE7A),
    .INIT_38(256'hE19EFF745D39F81933EE7BE9EB48000733C10011D7F77C180A63BFC2716AD919),
    .INIT_39(256'hC3FD23E5B207C41F77D07AF0AFF69DE090FFFF40B62257214194C679A734FDC0),
    .INIT_3A(256'hFDB44700FFE10BFDE034BE95A8FFF00178C1FDD2B7BEEDC677184D030914FE40),
    .INIT_3B(256'hF17FFFF0A7C1FFFA57981308C3AAA91056CCAB4FFEB102F45E3FE818C17E1E8D),
    .INIT_3C(256'h52EE7DCB763FFFFFA43AC004F79F87BC9FE040EEC737D7B85647F48FEAF84D97),
    .INIT_3D(256'hF57A7E79FBE977FA7117E3E5318B7FD439B7FC249EFEE749942EFFFFFA500006),
    .INIT_3E(256'hF1DAFD8F9ABE633B3897B5694E4BA1F0527E9FA09F91BBCDDFE1E3B62F1F5EF3),
    .INIT_3F(256'h1FF07F3FC06323F77B0B83B7F7ECDEFE3F7CE0030F3E2FE9F898F387E9B3ACF9),
    .INIT_40(256'hC3FFF89FFFC22FF1F2404F8E2029878F9FE3047BCF099E43E00002FE77FF6E3E),
    .INIT_41(256'hFB544D0D3CF2C23D678F5F5DFEC540A33E9CEB3FBEC3EF913EC00017FA9F4F9F),
    .INIT_42(256'hD9F4FE2E43DFFA9BF96FCBB6C7DE7A64ECBDB9B737B1F9C511F1F49DA0B77FF8),
    .INIT_43(256'h04EF0EAA7F9CE1245A07FBA0FE18FFFBD2BFB9DE6D3A5FFDC81E4EDFEB0884F8),
    .INIT_44(256'h4BEF4DBFDF65F85AB0AA7FADAF73FE1ADED9A3843F5D7EAF69666140CCDDE80E),
    .INIT_45(256'h893A4813E0F506AEC9377947EBCEEAF6A3E3FDB7FC66BD7B182DDF65DF7B575B),
    .INIT_46(256'hF47EF8FFF9DDE7FE2775FE98612D8FFFA17B9BBFFD1C6412AEA18E97C612C49C),
    .INIT_47(256'h687C7FDD3FFFFDFE205A9AB2C7F2FFDBD87FF8B312DDB5FEEEB91E0F01F03D1F),
    .INIT_48(256'hD33266FFEFCC100F3D575FFF1D3BF9BFECCFF87CD7F7BF619169DB83ED3B0268),
    .INIT_49(256'h0FFBAFF332E653F7CC8E4703CFAFBF17D821D6A6FF6EEC6287EE8F9FBF746EBF),
    .INIT_4A(256'hE364731DD47463AC68027DFD23DBA35E5FBDFC8F97E1E68DB3459C62CFEFCBDC),
    .INIT_4B(256'hF3F6680E074380FE07FE9FFEE25EFFFFD7DFF66173FBEF470A93377E3CE70527),
    .INIT_4C(256'hB6FD79DB7806F37F5A4116C2FDBEC7FC65DFFAA94C3911B8D22657397919F70F),
    .INIT_4D(256'hFFD68FB94BF5C8BFEFCC99B309BFF75FA9C13434E080AE3A3F7EF7F2D6DA110F),
    .INIT_4E(256'h7FC1B9AC3A5FF9E58BF5504E9B9504E768F2D6BDF7307EC53093585F19C3EAA6),
    .INIT_4F(256'h63B7DFFFEE20055D72FF0BADB7DFAFE80A771FDBFFF1DFF06C9A8FD37B347BFB),
    .INIT_50(256'hFFDEBFEC5FF2BFEBF6BFF7EFF479A36F5F967FBEEFF27D6E360007DFDEE5FFFE),
    .INIT_51(256'hFBDA4CDBEDB7EF97DD6CB5FFA6CFFDA36F3F765F680E27FF9C1E80D75C70075D),
    .INIT_52(256'hFFFEFDF098C0763F70BB9A4B2FFFB615FF8FFFD0E04A03FFFDDFCD8001F87C09),
    .INIT_53(256'hDDDF13FD7D9DFBDFE807F19FCE3362EFEDFF47FFFEDF8BF1542ECFBE18BF37F8),
    .INIT_54(256'hFDFDF7FA1652F9E1F003C5FE3EF9FED7D32FFF97D75B0FFD2011C00C7F99FE8F),
    .INIT_55(256'h7B315EFFEEC6BFF3C3CF2147E14F37CBEA7FF1FEF0B3D29F7E59767FFB31EF58),
    .INIT_56(256'hE5AFE5B2D4FFBFFF87D5F303E7FAB7A27DF5FFEAB6BD3FEFCAD5AB5EF4DCDC7E),
    .INIT_57(256'hBC7FE36FFAB6138718B1DA709FBDD5C4C1EE317FDFF279BCBF3D618CFF487AF4),
    .INIT_58(256'hB3F7B07061AFD3327FFFFF0D7E95AEE89B7FF4B837BD78EDFE7EF01DF6BDCFD9),
    .INIT_59(256'h37E92DB6EB1C4E4BC2D93559BC24DD8663ECA7E30BB23FC6067833F76771C7EF),
    .INIT_5A(256'h7FD667FB3C3FEF7C3C765FFBC1E3BA5DF87C261033F6D8218C7802FD7E1D35DE),
    .INIT_5B(256'hE5FD2B66E9B048DA49159CD635B6949966A049249A80D7D793FDED885FFF72BF),
    .INIT_5C(256'h0F6527FBD8B1FAFE61E2CCFF57757E033E4FF7E56DBC5EBC0307F79971EA4FC3),
    .INIT_5D(256'hCAD8AB0A4DFF37B70BFFDD3443310ADE9C293FE33816FFBD8ECCFFB6FE339B12),
    .INIT_5E(256'h9265F449DE130FFD77D7F40FF071E51639C01D7B8098477F30EB3B390E3F11E1),
    .INIT_5F(256'hC383879796610153C7F81F9FBFEE9ECFBFFB51DB39E87FC0FFB680B93CB24E88),
    .INIT_60(256'h1F4DAFF91E71B27FF1A778FE3FF1FEB17D63B20FEDFD4ECE0B2101E0BC4778F8),
    .INIT_61(256'h7B99981DBFFE6A667E6FA1E0BF5CAB7D7E03C78AF11DE06AB0BE29D7D349E219),
    .INIT_62(256'hF5B90CFE4728077E9AF8B2BE50BCBF9F829A27C3FFEC5FF9D2935BF9E93EC09F),
    .INIT_63(256'hE7662106F2C7B387F5F997019A3269E32C7EFF62FFA51C3FE5824CD7DFFD3B02),
    .INIT_64(256'h869627B9235A0788062C0FC642FFA61675305BF497C791F2678DC3B374553101),
    .INIT_65(256'hE571F68C0C1F308B1FEBEB1D02253800AAD3019BFFBD842CB82CF1AE2A8B898F),
    .INIT_66(256'hF0FD7DFBD009FB60F63F47F3BEF1DF7ED592FEDE2C97F91E7C361547D947CB3B),
    .INIT_67(256'h041DFFFF39C84BFEFFF6F67FE5BEC9561CC1073DB73330ED3FFFAA1399F9DADF),
    .INIT_68(256'hDEEAFAD7E7F67EDC9A7F7E4A8EC47E4A7F91773AD9DA78BFFE9FFE99CAE3B9DA),
    .INIT_69(256'h72F3BA75B73F8BFE6DCFFF89B4FD5F531361BCD191F7C787C2FE75EDF0617E8F),
    .INIT_6A(256'hD9DFF9EEAF5FE25E1E0EA1C738FEEC926CDE0F9542D0FDF6FE97774FE77183B8),
    .INIT_6B(256'hFC3FE0C1C1E0B981C2679CB5CB575DD7FE75FBFFAACD289FE9FF8B8C706FE360),
    .INIT_6C(256'h83E5CC2BABF44CFF6F3B18CCE5BF21BCC697F8E3FD3CEF0116EB2867802BC767),
    .INIT_6D(256'h082AA2AAA2A820A2000000000000000000000000000000001CE7394A00000003),
    .INIT_6E(256'h03110517017E0000010008018C6318C431000100000080000002100400000000),
    .INIT_6F(256'h1CE6827056854BB1A0D95DE0DCC1337987940AD5010400000000000000FFFFFF),
    .INIT_70(256'h6C0410288801E110ACA000401306809C54104058000000000000B2AAAA8D4563),
    .INIT_71(256'hC8000000000000166E884233A10594694D004868605800A01241220280506500),
    .INIT_72(256'h1628600000029089B08A84095834B94A60C09CC50528239286400400001BB280),
    .INIT_73(256'h8135088422B00040E241C8808C000000000000054E2B27471AC8209A50000000),
    .INIT_74(256'h27A39365B454CC02750888080892F0110C6629061E2431A720C2C00000010022),
    .INIT_75(256'h0000000000000000000000000098B1486A01546DA2206A09043C454241590522),
    .INIT_76(256'h404C22E0F7700E0001224408110010200001020000AC84800000000000000000),
    .INIT_77(256'h0B1108164964B0204E000004815046C0184ACB2210B01408C0000050F1333132),
    .INIT_78(256'hB4BAAC2263444420000004CB21AEB4260FE80408C2D2A48480218C23438C0022),
    .INIT_79(256'h0000D000D0829C0BFF997DAC00000001C9C550A0E4E6A3A2B34D0934A3A50335),
    .INIT_7A(256'hA2226017337000064355206C125301D45A8001D0E2820E00000DA2D360199D30),
    .INIT_7B(256'h04020C01808055292262A55E4C9D1C0921006283800AC10738E3AE3A858AB90B),
    .INIT_7C(256'h5B02C860292009A40041824A00E20002418067014000400000000010100B0714),
    .INIT_7D(256'h01130C0E06024A88F103FB80A000004E618130C0700E01254440581C992D4E84),
    .INIT_7E(256'h982A6820681E401645B400DD4A94224207880821860400800046058C0560022B),
    .INIT_7F(256'h3310CCC40E4E58FA00001BC718050E1380046C25287032E29911280179C81B75),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_17 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_17_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_17_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BBFD50C239FFBFDBDFDB5125D1FBD51F9E8012C6D2C60FE5D4093FE08290040),
    .INIT_01(256'h87DFFEFEBFBFDBD24B32F7BD7FBFFBFFFDBDFA6B7DEFDB7FFFFDEFA11CD73FFF),
    .INIT_02(256'h611CEDDBECEFE5FEFFFFEFFFFDFBFFFBFF7AE9FF017BF7FFBFBBE9FEFEBBFD50),
    .INIT_03(256'hBFFDFD7C0FA78C9DED5FEFFEFFFF6F1E8ADF7BF6DFF6DF7968C239FFFBCDFEA8),
    .INIT_04(256'hA113EF5FAD7EB55FEFF8FFFFBFF7FFFBFBFD1FF011BF7FFBF37E9FEFEBA7D50F),
    .INIT_05(256'hCB80A06D10007001E27FC4000607FBAE8157FEFC47F81FF677BF979DFFFFFFE2),
    .INIT_06(256'h9AA8000BF100008AE4D13600006FB6CCFBBFCBF6C08CB8B7DB6677DFCEBF6C08),
    .INIT_07(256'hAD10AA9D3AB547362BF6800001396DDAE20002005FBB8002EBFFFDC4FF3C6E90),
    .INIT_08(256'hF888077F164D56D5444B530987A0A908A27D514A5C4C6BB221E159BC24302ADA),
    .INIT_09(256'h5D1D82AC18FAF2DA665A2D171430A7202114CA23630E0ED5D8C7C013D7235AE5),
    .INIT_0A(256'h5F94B4D5C304B6A3E2C8BC43F4E73D4422A0C37E81606FFA7B555EB68243F4C9),
    .INIT_0B(256'hF65A0002D5F8023843C06B62615DBC9CEE0004001BBD8E05BBF373DF0F41D805),
    .INIT_0C(256'h915418B2FE1E8C064EDD281377FF8A1EE457C6AB82DD9814EFDFB1C4E600AF21),
    .INIT_0D(256'hF424D399E0608F800064C0887EFDAF39D72697DF2B55002EBCC1A787D5E3E017),
    .INIT_0E(256'h7F748D7F760001FBF0827C398DC8BEF047FF4078712C4BE4FE0007E78128923F),
    .INIT_0F(256'h899334062680426007804146ECD0A3492233FFBC0015BEA895C21C477FF2AE74),
    .INIT_10(256'h2CE1F28D3998003C62C6304381059044BE9A35F2C53F4896A13675B4309FC048),
    .INIT_11(256'h2800A03F80C199C096717A0E818812309C601A82236BB7C0C224249507706064),
    .INIT_12(256'h1070D83F6A0E43DAB071A2005080004000403082092029F38001B21C1104143C),
    .INIT_13(256'h976802008004276873E604A6575809DCD6727C0BA00101C7D5BB00003DC6202D),
    .INIT_14(256'h4FE00C083D229AD7BE42907CC8154226A9802000C0FC0C4643C0281E7F380911),
    .INIT_15(256'h3417FC9B36C032240E4E36C8240278CF6073D8610D80C9C020A60C8A35DDCF0A),
    .INIT_16(256'hC0459EC210123598A3303F1244692C5C943E0083CD0156017A002682FF93CD99),
    .INIT_17(256'h00D8C16F0ABB0B8828428AAD7414A44C23C3F6965E4E18A0AB192366C3A0AB81),
    .INIT_18(256'h9C4103D26801240C1F421A1C04145472484992F417169D518C17D179C4FCF780),
    .INIT_19(256'h461188581321904580048809643281BC3C3A0D11AA309294685441BB98741BD5),
    .INIT_1A(256'h9C000E11A10443179C5F1BBCDE989310E0E648CAFAE940A011B232820C82A182),
    .INIT_1B(256'h8602C340600280D0641220F281CE3409094A549232B6C8600C446E4056093401),
    .INIT_1C(256'h1AD278478FC9C868D86BB204F88706231C2613F0B00041444F3406E35FBC367F),
    .INIT_1D(256'h83CBED8B11C14BACB061452F01FEDEA6C0C7611603408184852207EA21A22C4B),
    .INIT_1E(256'h619E7479BB0C851DA0E3701DB20EC42311C4021C85C899EEB97E360929408F06),
    .INIT_1F(256'h6A228D0AB03521A96106D8069ADE0C0CFECF32CFC959FAC08225736D3C1B3683),
    .INIT_20(256'hF5B57CF059517689E6AA81FFD0070F31410AFE9585822B2CF063F0AD2DD803D8),
    .INIT_21(256'h0B0015067581965019AB315634E98B2C4C8196F930674BD6174C4F9837274237),
    .INIT_22(256'hD2D90FAB9BF40AE037EE2DC46108EE11040DD5C5501331B1A6E34430059A0863),
    .INIT_23(256'h9983C5215A5021C04D89F7AF84E896EC2991B4081A694806F4D86274408646AF),
    .INIT_24(256'hDD87361293ABD81C80DC3C14F53E1F8D74212843ED549C7059AE47809300002C),
    .INIT_25(256'h9D823CAF1260A8CB187A72EEFECA81D0F388227272A57ED4780C02ED7C839E74),
    .INIT_26(256'h41A41D8EB71A1503C1A78068F807274F825549CC8726E6151E809681B351A00F),
    .INIT_27(256'h9243B4E4D9A1235883C5A43F5A29812AC04004C307B8F3B5880558A780E82A7D),
    .INIT_28(256'h66DA27001358060E36401B3125961FC0CB2A4B8CD11418320C360C6A91729947),
    .INIT_29(256'h8182852CAB7F3B4227C04FD9C703BFE81447351E9FD9205580C61208A28A084D),
    .INIT_2A(256'hD3D46A9506B85501268A28145028A028AD456B545682A54A952A49D207444FC3),
    .INIT_2B(256'h13B004002704D16151D107158C0998600C0CEA9EA2C0DC3077C7A304C0AC25AA),
    .INIT_2C(256'hCB2A7D601079BC0700BF900B078EEF9558BBBAC9004022A21054038204A7AA37),
    .INIT_2D(256'h9172DD886C1F83CD0A2C0C9454230D52E70DC1E5A256BC087030116077696018),
    .INIT_2E(256'hB9907CD82E654F9C4BC131BB1AF20DF20DE47079E37C1E702852A477E0854812),
    .INIT_2F(256'h793254A4A48D8812B13A6A132C7BD7AFE83A35673C88327722B9FC428900C5D8),
    .INIT_30(256'h49111C19EA957D0B4B9555857FA40FB2AA95635E4C64849225573CF6EF47C0D3),
    .INIT_31(256'h301B57E5DFB11B9764CB6146EC146E3FDB2C87243356D4E03A931FFE04E302D9),
    .INIT_32(256'h924FA0290C88B6800413B90070EDC3968CABD4D899566B980D8A322B2D196EE2),
    .INIT_33(256'h7750A9D6B083624F616F68109D4A49D5B918D8E8400B2049FF29430D00C3E359),
    .INIT_34(256'h72D3BAB1C024C339D5AF16E0904333D86508CDD5156A06A0080046184954CCFC),
    .INIT_35(256'hF20CC8952686230380FE0F150270EB900702FF7906C8E0F1C1E3AB3232C2BA89),
    .INIT_36(256'h30699EC428C48B7D69410AC9520AC50B066826E442CAD0AAB03D2C465C066687),
    .INIT_37(256'hC20100079021E87FE010059EBC837E41BC8356A4C2CB15D6FD406B52CA667793),
    .INIT_38(256'hADC7402811440CBDE82417F2008FFBE35CDFFB885E08019FF18EB80654E6C5E7),
    .INIT_39(256'h50021832AA55342998223624E00A843BF80001ED9842798CE4BE50206C0FBD66),
    .INIT_3A(256'hA85BE2242225D8561DB2629DC0000000124902750922594156D34193BE920553),
    .INIT_3B(256'h0DA0001C8C0C000EA0CFC9C9473FFF715E66EF28018F740060593AC1ED42100E),
    .INIT_3C(256'h37E09FEFFB5000024D0840007874ECC4767972EEE50C96485444998923020083),
    .INIT_3D(256'h25BC401F8E4D5C5437080CA03006F050070603D900219944F1A160002AFFF7DC),
    .INIT_3E(256'h009C8590CDA60C1984B13D5FD4636E8B818DC1DAA90360B8584933B1D9D9411C),
    .INIT_3F(256'hE00CD24637FDEC21C70F8406644E2A06201621FFCC28AE3AA1926ACDA198290C),
    .INIT_40(256'h04000580000EE0108655606ACABBE79103FAC44A1124474D3FEFEB9EB000AA44),
    .INIT_41(256'h5C56DFBB404553A6463821F05BF779E7421E0A40616C2F5FA3EADB4B49F533A2),
    .INIT_42(256'h7C5E17F4EA6006AC015700E8A87F01B1D34D69AD3531436FBD41508A6197A01B),
    .INIT_43(256'h3621FC5407F39A8C6A7305DE01C7184C1BC5445C77CFB405CE144222A45BAF8D),
    .INIT_44(256'h180AE874D1144B82A511A089000C01EC3206CAA5402600D269A3F0BF94001470),
    .INIT_45(256'h678261A8061DA7E03A4295C808CC1601226F1004E79C4A6EEA51261427900081),
    .INIT_46(256'h0281071FE9566804A48476028A19032A843543C1C70CA870A06C4A80748D72C0),
    .INIT_47(256'hBD06C8A342838E2E367109932906300C5200020C083045F11C050E88FC0FD2A0),
    .INIT_48(256'h29432B6B3451D05047E9C8468244009701380A03F005822AE50A85F83AF542AC),
    .INIT_49(256'hF0052A14D70E488A0EB0C2643FD2711009B657DC9E8216FB081DF0E2C59FA346),
    .INIT_4A(256'hDC3F81004296B114A001F045988C729845D2288982F658992D5180FBF03FB12B),
    .INIT_4B(256'h06E155D1E8703E07FB1803FE02C200552A83C6810802B34EA0B23F5B00E9DCA2),
    .INIT_4C(256'h60A78A4451FFDD84B0D1F73E6FC03FA7D477B514E09641A9404C67C2D201D950),
    .INIT_4D(256'h1012F8F7E016A3002150CB60C8301E1C50449451008FAAC240C46E045354DB3B),
    .INIT_4E(256'hA03F23CAD7E01D8AAC3E200B064073B5B0A3DD003D1F1B8593D587C01E805E45),
    .INIT_4F(256'h1A91A00013F77E2309034D7FD260E02FF19C81EC080922A10E4AE271835AB024),
    .INIT_50(256'h1AB060B830504150D9092C1856C45A1828394440B2424C5C5BFEFB26CEEA4047),
    .INIT_51(256'hC48AED65C9447474934A02C015AAE579A1C6EAD21C685039C9C2C3B050CBBFA6),
    .INIT_52(256'h249FBE04A19C97FF20494BE0708926B08160007587F9FE821FA916FFBEC2850A),
    .INIT_53(256'h204FF0DDA1CB2E343B4825C084F799E2F44934000450780F7D47EC00DE04B99F),
    .INIT_54(256'h8167CB17F47821B02FDE2690F10DD5463BB490441D7102016EDAC433807E5C80),
    .INIT_55(256'h35F20D8945988FAA5F742FEF40F158E4AA497A5107C4AEA0C6157800D75C2007),
    .INIT_56(256'hE90804DED07C437EE876383697A90EB3E9467AA77AA914996D9B36641F8DC025),
    .INIT_57(256'hB1C8D3B5C9C30E7CAEDD6325F2D29286AA685DC260082AD33CEBB0F2101ECD9D),
    .INIT_58(256'hC03DCB406FF06EE703982B7F8379118FE8019BF08186B67581E21585AE0F2E9F),
    .INIT_59(256'h48A7CC2DB34330C28FE9592AC1CA201FB8107E1EEE74A30062130F918B50EE85),
    .INIT_5A(256'h018A2485E00956BB1D5A8B1598EAC77605CB2A5FD41608443503D3848F4EB2E3),
    .INIT_5B(256'h15FD8D373EF12DAC190BF7620324843DB05A00001AA0105A86424F06C2179148),
    .INIT_5C(256'h61310C8400DFF380DC5C449098268408F21901F9EE8AAC80D2BCF0A8F6361914),
    .INIT_5D(256'h78E59C1146040C4C7A003050579410DE5288640A42788009B0DA000100D1E943),
    .INIT_5E(256'h8724B1C598D5300710607509008A4C51907584A5C11C60011609090B41F8DB60),
    .INIT_5F(256'h6CDCD9F847EFD15F1C868040403260C003243021094C0050904BCBC9AE864398),
    .INIT_60(256'h77A65051A08212600FA687E1E80D2A0D941F5129514259582258574468985188),
    .INIT_61(256'h178783ABA05B2C366763AE1D19019B7400B27D11A26145C40A839C98358744D1),
    .INIT_62(256'hD4A5261E279FF91DDECC699117002042A0AAA11D8254D15106908E259B1B03E1),
    .INIT_63(256'hC8A83E08E0FD606C2E4682BB7113B604752400CA212895349D494697E1FDE732),
    .INIT_64(256'h1862A645C85BF8ABB410F0045B8C54468FD1323211140A0BE081045585FB5E1F),
    .INIT_65(256'h74A00BF352610F574024116997FECD1B5D3EFCDC87885541242E1F1480524C3A),
    .INIT_66(256'h0DA0839414FEE62F01E3680B401048FD0E920756535D88848301883C4C122E44),
    .INIT_67(256'h3E5E3441C3F9BF0102325F90AFD95DB08CCF971388A4F7C41881EAF687053D30),
    .INIT_68(256'h87C05A50A29A85A5AB340F45B101C6FE030DA8A9E543010CBEC207E052108558),
    .INIT_69(256'h1E9C02C7C942AB48025AA40ACD4769330AD43106B69248B40C490CFC9DED07E5),
    .INIT_6A(256'h7E214800C8D1A422C8BE4008010B72A512C8B04F4A201C589CC84E11040B2C9E),
    .INIT_6B(256'h003823198D85F26631702F3AE4C2D338211A05C0573653FD7CE44A7283903FE6),
    .INIT_6C(256'hFAB6B56D7C0C74B444C1632292D58442BB6B9313234161B9FAFA4115CAD9DBE8),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000003),
    .INIT_6E(256'hFC011006014000000101D8000000000000000000000000000000000000000000),
    .INIT_6F(256'h800220D109058FD59C9CDD301E20A0953F680114145115000000000000FFFFFF),
    .INIT_70(256'h56CA0A140801D4B8045200306706A6150A13B8980000000000056A2222251110),
    .INIT_71(256'h50000000000005F6C4A6808C2C1041BA2010087BF081555461F40D0D6D4C024F),
    .INIT_72(256'hA395600000184B062B1A7D2517B29608C2122421D4A090F5BCC059A0000F0AA8),
    .INIT_73(256'h67808E534039AE6FFEB464FA2180000000000000B79A542B789B8E2120000001),
    .INIT_74(256'h3BBE0022C51B15AF034ED571C6086EE567ABE0A048B608174154828069020412),
    .INIT_75(256'h000000000000000000000000029F31127110D7B51AE2810EEDCDE02145591561),
    .INIT_76(256'h5E51139A44C7748912040810080013264C983060C1180AE00000000000000000),
    .INIT_77(256'h598092166135729ABEF0001A7D1827DD9A4A49A2F7A0BE1670000470C6F4F6F0),
    .INIT_78(256'h853A1B008C48042000000635CECEC431502880902B28DADBEB552E8BE7A20008),
    .INIT_79(256'h0004309CDA52BF1EE7A03F7000000003A9E3E478D4F24F12AA88162017ABC390),
    .INIT_7A(256'h9630C20404D2FE8653D52E65191F3F4D1BC005D888702E80000B3D96AB9FF568),
    .INIT_7B(256'h2311105E84B26E70A00AD59F6A9D9B6D580254DA556A2920821820800471B405),
    .INIT_7C(256'h27C4386C4C1A11B3FF9A414750DC28214401A800C0010000000000004014C952),
    .INIT_7D(256'h1FA4BBDEDDCA02C0A793FA006000009EFFAA4BBDF6EDCD0160303E239C288FD4),
    .INIT_7E(256'hE2AAA0A7B4C8C4550B08005537916AB04FBC8105554C00000B0A409E7E259F99),
    .INIT_7F(256'h8279609E5EAD04EAC0001A2F65950E4380033D15DC56A4AD48255801754729EB),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_18 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_18_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_18_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8200040194624480200110820400004000080004642410D54440816A08000040),
    .INIT_01(256'h10200101420011004120804A8109240922418840000C000024800A8027B8C482),
    .INIT_02(256'h1EE30020120000050101284010492049111221082E03080040D4A10101600040),
    .INIT_03(256'h40020280B0100A4010A042490248908204000109200000842019462414000020),
    .INIT_04(256'h0202000800200020002008020904092000040002E61080040482101014180400),
    .INIT_05(256'h0000010000000000110000000000800200108400000000002000040000000006),
    .INIT_06(256'h82480004080400F59F3E08004000928084400000000000004940488080000000),
    .INIT_07(256'hA149B6C6A927F781620400000000A89000000200206400000AA110296291254F),
    .INIT_08(256'hC326B58F89B155008389087083AAA800690343F7BC0A14244883A4C08DF26BC2),
    .INIT_09(256'hE29734318000C6945CA45228520551D61080A2D006C889C364B511602810A018),
    .INIT_0A(256'h000088A0B2316CDC5334EFDE4A213327A7F7BC012F33D245102AABC9C83809B3),
    .INIT_0B(256'h128000000040020000000C4546A1A099560003C7A0247032000C20C010820102),
    .INIT_0C(256'h1814188D7610DA0E4084082008409238288A80C0060190490200800017004000),
    .INIT_0D(256'h00D64006031B3000199B000041002004191B19560305DBD7C83A8800012E001E),
    .INIT_0E(256'h0080008088000000004388000231401780000F4A02D0300A000060180000AC00),
    .INIT_0F(256'h08463C02878041CA6500185C2820A2036A800850000016BD820BC379E4007270),
    .INIT_10(256'h9DC1C264840201005080840E840403662040325E80024084A0023010A083000A),
    .INIT_11(256'h042A808800D5841013530A7180084C4803A00140401000408125016949500001),
    .INIT_12(256'h05A21040C8033206106F0403418E0382107F0E1C7220151C0000402400841243),
    .INIT_13(256'h80940000400010009182218091A600B136104103BFC8800C090400000802000A),
    .INIT_14(256'h17C040B424A6A7B626AE4083D051E834A6BA288050A46A7048001604438800C0),
    .INIT_15(256'hD4F3BC050A440008008201089407474C067560328B20498820CA808573E08541),
    .INIT_16(256'h406010102006239B4360185204034805B3D00942411124190402BA9E77804289),
    .INIT_17(256'h0E30E152208A4920200800805C3DA0054B421001D0440010E018D12488020201),
    .INIT_18(256'h42C04004089CB0122A80000110104C106C45129283188A40881C432A04249020),
    .INIT_19(256'h46118C343C6602420000370802C731CB2C2C0F60D008270CCA4053AA382AB206),
    .INIT_1A(256'h3C0008015004411B9CEB2DC80008A13180000008B9CAA0943B14B080E8C62180),
    .INIT_1B(256'h61054400828ECD5E04138001015243810C404AE62590044008440C0080914A00),
    .INIT_1C(256'h30228408080020090000211000000225283000002000E622C2340083430A3494),
    .INIT_1D(256'h0B97A5DA00D54ACCDD616A27000348ACC04401020701A045810004A2B9238298),
    .INIT_1E(256'h21927C405600C9FD29E58015D008C6A2BCE44139052098E33944146A48C08A44),
    .INIT_1F(256'h821A8489302120AB000054155021704DFECD2DDA894033828069596B04020C92),
    .INIT_20(256'hC7F0026003F4578A69EE806380000409110900273153B3C8CA4392A76D040295),
    .INIT_21(256'h4B0021060401821088A1138224488258038874E0E0565954026C4B302E65C908),
    .INIT_22(256'h86CC2DAE57F004004D8000240109DD6121879EC5601072A9A660E4626B5E0047),
    .INIT_23(256'h08400340043000206008D8D5207ABB00281041080607CA0186A0245E00404700),
    .INIT_24(256'hD98A8C1291342006800450148C639903CC117C0041201010092485201A304009),
    .INIT_25(256'h8D03E5817041289289E11202429601F247484262C0A4D9720029012C88002494),
    .INIT_26(256'h6160097EA1300DE4A114A024EA0E05A8424609448002261D4440140089338008),
    .INIT_27(256'h22062040B5A5A1488040AC65563E83EFA13008C08C90A6E38F03B8A785F070BF),
    .INIT_28(256'h004129100402000E04949120252430149248404841180805882BC80341001245),
    .INIT_29(256'hA9878200E3D40AC050006A7D203260181BC01C8A04083000A145100002080024),
    .INIT_2A(256'h91422A3460E41444A62929D253A4A762853428D34A8A4489122415820094004D),
    .INIT_2B(256'h00F004112305091789034290000B0014003403006A32C03030D802008082209A),
    .INIT_2C(256'hD3266C6C5D13D601013C0000204491DC59808661201420304A4C80380C402632),
    .INIT_2D(256'h0DD625096C9E8215E7A8078F5B8A8C46760A410852A81804301044515406A148),
    .INIT_2E(256'h20F0F068783C1E05414120311083118311C61042A234109400020560E4204304),
    .INIT_2F(256'h0C6E08BED414A900F06C6A3308254A847802A8DE7B800B27A3B1CC438C0093C4),
    .INIT_30(256'h2A0014D9084EC1190B925984A3521A30B0FC6544403C2F88AC4269A6284216A1),
    .INIT_31(256'h501AD6C28E623B95608668E5CC0E5A0119BF8466304E9F801995120085626A28),
    .INIT_32(256'h524F80272888B6200167C18010800F96787E41809AD2C338395963032CF0FEC6),
    .INIT_33(256'h4571E9148586620060414010880A6542619B34800003004B550001AD0028A217),
    .INIT_34(256'h3A11429D80245B2006AC0E00B82989346500E2458A2C006009204817AC30C604),
    .INIT_35(256'h83108C528C860202B19A080503490C1801030041888C2080410199420252328A),
    .INIT_36(256'h20D316C060C28614800006588002950B066606E88EC80002526158404C02E547),
    .INIT_37(256'h034444621822190002722A1420C4706220C4490051AA5522240882C98AD6008F),
    .INIT_38(256'h058D802E0182083F282796D2008115012E200002280000C11F67682940172300),
    .INIT_39(256'h04024950E0040729141116606004C21508000005908208CC0051488038050119),
    .INIT_3A(256'h216AFA1126ED6E900A3A616A0E0037DC1023020BF12279F97A100302A8760047),
    .INIT_3B(256'hDCB00010943000017CA82078C3000184F645FBA000404C0A537D05A6C1033698),
    .INIT_3C(256'h30008214081000024CB06000081C60D0122040000800C47252F691ED22808402),
    .INIT_3D(256'h2A024003A20C0C4016000CC02012E873C548034B00208187707140002C422A04),
    .INIT_3E(256'h0694C11085AC0410009112CBC016C284A4808180BF41008020535A01417E0000),
    .INIT_3F(256'h000175060805708B469B0046E47C0A00301636409F082826B193288DCC900968),
    .INIT_40(256'h300006A0001610708008804304445E012008210B418220B4845453B200002C05),
    .INIT_41(256'h047CC8FF034512344633815555DD849E05CC025870482E10169DAC8368190302),
    .INIT_42(256'hD0040204A9A002840192A48080F9026391492B25651043430960508967942032),
    .INIT_43(256'h201009248001828A154001C800405400040CC0640000540000105500310C8838),
    .INIT_44(256'h04028022D3009D8260CC20590080002212C2061480060089C0811882842010A3),
    .INIT_45(256'h40821428074F04100E0380A036A00102D940110242404B812540018043AC8000),
    .INIT_46(256'h0880001544F468057E8AE48202010028401644008264C46810523008757D0840),
    .INIT_47(256'h2A85489081028A0060E1121B090911A8400000C09B0203400801546088045260),
    .INIT_48(256'h1309A0DF6D8018218C0B28C602400E9410090580F8032A284B0805042A251888),
    .INIT_49(256'h380DA2A8D293C5023D205C020B4249100649214C07822C84880B9543A6A46A84),
    .INIT_4A(256'h1C620E02401787064000D046224C2898D580201B16C8C079E1997BC5C054937C),
    .INIT_4B(256'h06A44831180C4100189042802A56A0570B896C80400217120176125F80A1040B),
    .INIT_4C(256'h2087CA4040369104B18507016C000564055CC133B1A4FBAA77DCAF04C8A15100),
    .INIT_4D(256'hF0164EB7000A8004114258E00EE00135644240620108A4A5C0052C4062040338),
    .INIT_4E(256'hF02AD20BD1E0008A2C03FDF46437244A49831E7C1DC04189A11080008B025E05),
    .INIT_4F(256'hBF892000018018228800CFF0F02010211F76502802AF008E8D20F100870B3C24),
    .INIT_50(256'h18F83EAD1F5581C8944A37EC40E0230DEC74C60092CA080810454201000A0062),
    .INIT_51(256'h1C80CC235985541C974C48C0454EEB01338742520B0488096AB31888110D4406),
    .INIT_52(256'h0400800D8582B6542B090E001AC8289A8100000B183C01029389841150820462),
    .INIT_53(256'h0284C0976309281404F871C08D2A1C928269800005700C03C041D8012102638D),
    .INIT_54(256'hC385481005C003D03007E4B0640896DDD126B81DF5DF500100091FE200265730),
    .INIT_55(256'h33655DCC36808B06671031E601890800040A10510F90A0805003E200868A3001),
    .INIT_56(256'h9B001AF683034329205720050E0804E3C34C02A228E110884891222401820174),
    .INIT_57(256'h5183C614809B03062850220098580A24230187C30007285B346130991B0868D2),
    .INIT_58(256'h900DCB77E0087FA00010230043F3598CD8001FE10847063FD4A100A782470491),
    .INIT_59(256'h8016804910C08182A4A10A08404220088C1398029E0CB0280A11831123C67412),
    .INIT_5A(256'h802A102C80C2D0898181AB840C0C015C803988D3ED2608866087F18281828200),
    .INIT_5B(256'h0A0204811649B78DB4A80200C8494B4258780000056F2C9B8C1672FD5410B280),
    .INIT_5C(256'h20DB182C0140A280CE4C4205A21604E412306802020B8882000CB87104263040),
    .INIT_5D(256'h4C02D180B00441C5A880378A44498145E1B8C1425D6880078244184800102070),
    .INIT_5E(256'hABB832D90884D001105C0C605B047D90306A660120320881540D4D49118024D8),
    .INIT_5F(256'h306060484012682D182900024033601032848E214B7B004604C85D87EB8AF0AD),
    .INIT_60(256'h10924040550E52400D2407C0A60D324D449D20A99160F071A65CFD016058C1D0),
    .INIT_61(256'h90051028000888341011641908225910815234058163060B8702920810B302C0),
    .INIT_62(256'hC1200C06005C708DA6E56818840000128C253510140049418104833100891410),
    .INIT_63(256'h4289A6D0E6A2207C2686003950040600281F00D68F6806F68520001E20730268),
    .INIT_64(256'h39628C01485B10A3BDDBF03E46884C2F08C2120325844E00C351314404AF7ED1),
    .INIT_65(256'h7C4E099001804BE4400411132EE50AC0006905D804A80D120104110820473808),
    .INIT_66(256'h039000140308420081A8C00100CE182406000692521990940083268049060A40),
    .INIT_67(256'hA002042002058381003BDE00AC81010111582002002200844840850001870112),
    .INIT_68(256'h20C084108808040202308590B03000080201802801A2024C0882071062008128),
    .INIT_69(256'h1001005048029800020A10024100202302403208109810841B40969456088210),
    .INIT_6A(256'h4A22484088509AC349007842860F00C480C0D034F42502092520CA12820D04C8),
    .INIT_6B(256'h06149E25B198E21C101852C93422539420080510560617A30D242620AB0023C6),
    .INIT_6C(256'h00000000080E01C4CCC0D31099190000C6802113208301110286936A2EC41480),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h00051456014000000001C8000000000000000000000000000000000000000000),
    .INIT_6F(256'h18C638D284D17AD3879E0740BB563E1D65D801A41451440000FFFFFFFF000000),
    .INIT_70(256'h540C401800005580242207000400005002388018000000000001200000040163),
    .INIT_71(256'h00000000000006D04485080802104064C1400000001280B81041C00693580062),
    .INIT_72(256'h061100000007838BA99B20B120388E00601048130012810202A8001000010800),
    .INIT_73(256'h01844433C770B6C4F60244410800000000000001060817030880041820000000),
    .INIT_74(256'h23E280A1911006020028C0369320460116322021182C04A208D2900000001490),
    .INIT_75(256'h000000000000000000000000009A310261016C2742C082088D04008114580462),
    .INIT_76(256'h4C40C29A40472702040810200000040810204081001000200000000000000000),
    .INIT_77(256'h482C001271257A10CE40000281100E5DA91ACB6E002620004000044042A0A0A0),
    .INIT_78(256'hC4380C5901C0006000000440189C102207A9F800062598A002000C0343840008),
    .INIT_79(256'h00010504F002B00AE7823D200000000181804804C0C0230EA608C8E30AF002C0),
    .INIT_7A(256'h000059533378FE5257D00864449615641B8000C120058E0000602A9721349570),
    .INIT_7B(256'h0884880220C062100002043C081C082122C20383000B01961861871C00A03861),
    .INIT_7C(256'h53000070080107A7FFE00000D8408C3C17800300000400000000000000302113),
    .INIT_7D(256'h78084A8B054294166107B980000000202A1084A8D82D414A0B041C04082966B5),
    .INIT_7E(256'hCC0A0264E04C01900000005112B800C5CF9044931214000003148A0594000B02),
    .INIT_7F(256'h4210D0840E4408E00000180500C40E2380043CA430C076829889C001F242ABEE),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_19 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:3],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_1_22_0 [2],ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_19_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_19_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000024600000000000024000046042460210006104070A0000304C0407A00CA5),
    .INIT_01(256'h00000000000024000120080000400000000008C0021400000000008C00000000),
    .INIT_02(256'h0000000000001204000010000200000000002300008500000000230000000246),
    .INIT_03(256'h0000000000484802000010000000000230008500000000002300000000000123),
    .INIT_04(256'h02B2100840210080000200004000000000046000085000000002300000002460),
    .INIT_05(256'h00201012090000801900014800908412081085021000A0012840444000000012),
    .INIT_06(256'h400000100420000004100000040092A080000000000002004950400001000000),
    .INIT_07(256'h2100208420054840010000C00000800000000600002020000AA1120000102020),
    .INIT_08(256'h0010400160215500800924008084A88010004142110100000008000200100042),
    .INIT_09(256'h409408200084401445201008020040101080A010028888814420000008102000),
    .INIT_0A(256'h000088A0A20028801004A84240212224220000000100024010800000800000A1),
    .INIT_0B(256'h0200800000000000880418000000000001000808000000080000000000040400),
    .INIT_0C(256'h1004088002100000400408000040820110201100082101021000080004041080),
    .INIT_0D(256'h0A0440000404006000000010C00070C631021050010100000800000000020002),
    .INIT_0E(256'h800000000000020408020800100000180000A04800008010018000000040C000),
    .INIT_0F(256'h406291326223184D30A71A4509029051F6440812000002A04002008100000200),
    .INIT_10(256'h5E098A20C4607603FB318818F7F47CBD33085249154071A4D506BE0B500D0029),
    .INIT_11(256'hFFFFE3489841EC1D180982F08817274511304540B18CD85061B38310F150B002),
    .INIT_12(256'hDDBDB40436E1044400C407799E51F80361004A41018FC400FD5513074C40D17C),
    .INIT_13(256'h0807F7D637F7D8AD999BB0A01000CE00125B80D7A05ABA201C0167F029301F21),
    .INIT_14(256'h5718EB323682C0BCA90E41807D39FE34B533B761308869D3B83FC1E3008FF808),
    .INIT_15(256'h13A285C342610D804363C10ED495E45400705BA1E080CA4BBE890C66180011E1),
    .INIT_16(256'h0EE800A1A85000009B4C00C2A6808636C0101784229B05EB00C4207450B8D008),
    .INIT_17(256'h11295032B00AF5422F1629C062141B07C006180035A0E71F0B4EBB6D9A960E42),
    .INIT_18(256'h43E4C3050200B3C5606D61074819241968374A18E8618CF44A5A5D0E64261118),
    .INIT_19(256'hDD673316817052105F3A40650109030FC0E425F0B289F807824063A84E0F942E),
    .INIT_1A(256'h465FE15242E2283189C6F99B3FCF887639076F1FDABE9123B95BB90719B44F38),
    .INIT_1B(256'hA00888213013304334D610C4AA2B00219D326204311C2062102278251B228042),
    .INIT_1C(256'hEB3E056024761B1A552C65F70EF9B110C649F80B39B041B8A9120DB121C82D80),
    .INIT_1D(256'h1010338000D8ACC8A1BAF841FE010934D09589C38691E068F1F80C46291659E1),
    .INIT_1E(256'hF441A14D0072333CE3689E0014282514F0DF2509ED193520B7C585974C368104),
    .INIT_1F(256'h1A82A4C85F3FDEB7BDFB33757821821DFAC4B8E043A722062C89506AD761FCC8),
    .INIT_20(256'hD49D8A16E337D339641C7568F431E2874F8C00D9094EC644C95461F0B124D614),
    .INIT_21(256'hED90F3C54C6D5D28D4E6A9B00E9D63F82BBD776014CA497C339CF2882A551992),
    .INIT_22(256'h42C6F4D644110103D033F237030F85A93F001867843C156BA60802867B768046),
    .INIT_23(256'h6A1C19A0211D8A10A4006C11C01C09130C40068A23035C070A23331D3E436EF0),
    .INIT_24(256'hDBE2C7FEF1200404FD8182748E61D9C14F322D31738E15490664E8B81413A6C2),
    .INIT_25(256'h590241A2B061F79EA4401C0200FE12DE560E7BB64FFE206CB067403A1F0005C4),
    .INIT_26(256'h71C85B07E5F40C7981082826CD1E8D3AE4BCD23099503ED7867E9410A9144221),
    .INIT_27(256'h8A38605ACD63C58F03C09C08EB6E8176FF97E39C109513B9C83DA1D5ED2C60BD),
    .INIT_28(256'h914DE56A6010E3E74CE95324293033789E6B694FC2B253218C6A202549A13348),
    .INIT_29(256'hA7398CDF4C011A741408629778CE6010107093128429C390FE41086186186120),
    .INIT_2A(256'h3D5A2AC4702035436EA85450A8A1512AAAB554AB455A3468D1A32F0678300EE3),
    .INIT_2B(256'hD08E9B59F0580202261EEA32A271C440180506004177C47620005230B010881E),
    .INIT_2C(256'h43B2DC6CCF0729F981646810A8550130408048475732807371C17C8504C244C2),
    .INIT_2D(256'h77824D563F5FE40312281C2451BDCC434630F2010A232D0538B4828C15403959),
    .INIT_2E(256'h60B9B07CC83D1206A2B540073383C783C7C6BC80E43F20210A90252FC02852A4),
    .INIT_2F(256'hB02701248F6B9A00BA594EE7B5A162D8DF8EE2CB08D4372D510655D1FC267DC0),
    .INIT_30(256'h8C0E038F0CAEC2BDD3D95DF46D2FAED4BA9ED4C5E22F65247DCAAAAEA8CA298C),
    .INIT_31(256'hB6295E684E54DEA1E0D553555C35534B394604E648E6B49089322003BA549A18),
    .INIT_32(256'h324A80219088921FFFE7817FB906D18F2F1E6201A95EC887432CDDC71E5E17A9),
    .INIT_33(256'h10E925659A4EAF0FBE834FDF1BFE62344DEE250377D5B82E061738915D2CE451),
    .INIT_34(256'h2A692793015A46808504630BBB1A08B7EBE5D2C7AF5861317A1350001C9AF5FA),
    .INIT_35(256'h83C58D71816CA4888E1F906FC58E3817FAE401C1E38D7906F20D7D2D4DAE7738),
    .INIT_36(256'h68C8B5C2E068F1465477506C1496B7ADFB80D6A594CCEF233064DA69D52EAD2F),
    .INIT_37(256'h4C320790110C090019603E62E0F1F078E0F16528548ADD0B0668266442CAD0A5),
    .INIT_38(256'hC09080B9E1F9EAB43014079D52B0001D4700007B0108FDE000146C0283161B20),
    .INIT_39(256'h13BCAFC64105883230082BD787F4B18001FF7E1F1532AE781A61AEC500A07384),
    .INIT_3A(256'h2B6C3ECA4DB763602055C000114408012577F7000974C283D43C856A491B0EC7),
    .INIT_3B(256'hC69FF7C06043A8600080262843C0010A9ADCCFDBEC600409BE798000C302BD4A),
    .INIT_3C(256'h891EC0000C43FEFBF2945FFD848033F81326CD1115608EE4F30D681AD2057065),
    .INIT_3D(256'h6080FECAE352485AB0F985C0C3772E903BE1DA6D21BEC4096D173FC629000027),
    .INIT_3E(256'h63BE031CB778A02201902250911E4180DDC28181BB85A08A20DB844B8125BFC0),
    .INIT_3F(256'hFFF85B04C01641A2430F8008DAF42A4030D42600EB1D50A2BDA950A540D01DE8),
    .INIT_40(256'h85577CEABBA404EEF4801742C0000443CC0E723FC15B3914000065C20EF7FD0A),
    .INIT_41(256'h2278C80E0AA70534E535071AD9DF4294EC0C077A70E02974D28000FDA81D1D07),
    .INIT_42(256'hD355D228883802A14521C52044C1466641D22E45C520E7104970E9A8CF289261),
    .INIT_43(256'h439E0329CF144220A098FC61FE388DE0007A031000F1164830E25A7AF2AC8958),
    .INIT_44(256'h501714AA9F2B2D3C2960A44900767C3111302708FEE40BBED0DD0B81CDF6C919),
    .INIT_45(256'h1276025016A409595C1AE4AB05CA01D815F0D9FA31E42A00805D38D350E7AB34),
    .INIT_46(256'hFDF001C02550B7042B280B7D52E7B850118D387D102ACF845D89204404042938),
    .INIT_47(256'hAA417BBCC983EFA12971F456C7F1E888E0B829646D52C00C08B160040820303F),
    .INIT_48(256'h8578A821EA1AC31430853FDCCAC0147B2215A070A7661342728A6B03EE511C8A),
    .INIT_49(256'h04039570E2117DAEAA63CEB809DA9E92A00081251B7DC4000BAA3E874FC15812),
    .INIT_4A(256'h2F60026F783842085AA1E004C69026FE5880560E4398791C3C1E0A510802136C),
    .INIT_4B(256'hFE9CC21C0E8F41F018CA8680E6DEF055AE3C46E870C50C138F3380DA3D820062),
    .INIT_4C(256'h2DACDBB0AD94592EB2230D01DC3187440C4C813B3867B17900681B01190197C3),
    .INIT_4D(256'h1A89285217C2D4779D5E5C722B200C061012C36D10680B14DA0113A9C68300E8),
    .INIT_4E(256'hDF800C7974D0394A2A000000AB000008015A3C013520D903C114003E48ABB6BC),
    .INIT_4F(256'h452DF6EEFC4013F8F4061101B9770FE0001428271FF3BB821561F90D6D44D17E),
    .INIT_50(256'hF337212A90960E0360B1C40F80D4827A2FB2A7011BB2BECA5000057321145A4C),
    .INIT_51(256'hA3A495125A0D9FA7BA2B28806E5E1B863E044C96F4156E8B681E24C50200000B),
    .INIT_52(256'h479D81093910A8012703B4120AFE402B031D4300203400AEA2119400015D1C52),
    .INIT_53(256'h833020DF6301A99F80036910CE45D6DE9BDF8FFDFFFF8DC2C04CCCDC01713674),
    .INIT_54(256'h831C20980684B9553006B5F5389ABC8DA547665FA6979BFF802E2030FFE1FE4F),
    .INIT_55(256'hFAE8137F1B009A868317A1CF1581431035FD125D4DA0B2907186747EC345FF69),
    .INIT_56(256'hCD4301E500795D04769626C0EE88A743E145FFAEC5E631B58A952AA4C1F01E5C),
    .INIT_57(256'hE855A69DF6A6939670629CB3AD1ACA69631C327BABE0EA3FD46969857C686AA0),
    .INIT_58(256'hA036A081400CC260FC1BCA0066174EE01BFC20AC418C1979FE39D8F9AA6FC799),
    .INIT_59(256'h0ED8212480844D17B0B7441A2B2B3FE1D47C91021F84F8BD9E2043BB43C2F601),
    .INIT_5A(256'h0386C54A06677591CA285DAC4E516859C210C810276A03FBB88C74EBF17283BC),
    .INIT_5B(256'h0A0274C9974D44DE42E919BDE96421448FBFFFFFC03402AFB2A580047228307E),
    .INIT_5C(256'hA21B654B9E6015442000D8A90FEA14530ACA9684826C24A16F47F86B03EACA87),
    .INIT_5D(256'h4F08C0C1002AF28205A108E140C4C711641B2A626186E4310DA1631107160608),
    .INIT_5E(256'h824250CA5424022931464C6A98038830384235A671A70666717F7E790D82209A),
    .INIT_5F(256'h14242867E98E2026854B0006FFEE1F20D9B341DA3988D1C6A80465B130C24490),
    .INIT_60(256'h2951C0AC5E06F828490298A1AE27DA27544B20FED1634143554A02B05614AC70),
    .INIT_61(256'hD0735C605F489A79109A63A78EAE389AAC1A8AC95852B444116CE2CA9442B08C),
    .INIT_62(256'hD372C5C3104060D486F7A0CEC439D8268D200AB4B75A1DADA107037104D9A81E),
    .INIT_63(256'h945427603CA370E0B7465B3D10259050A6F482E1FAE01430A496177E34A102A5),
    .INIT_64(256'h2C2E53816F95100114731C00A0EC47B30A6E0D4FCB87A6845B19CA288AE09768),
    .INIT_65(256'h5B22C59E3C7E86FCFCD7F77A4204302EF62802F6E0C82C7C29C18165556A234A),
    .INIT_66(256'h2142007F08083380EEB900358920470986413E71DC21F0B338E72A844A269971),
    .INIT_67(256'h60039F320015E3A4FA162206D8C1230A314000DA654B09765E62850E19B7E11D),
    .INIT_68(256'h33448537CA4D5DFA76BAE5BDA40CF509B942A034112E84FE890BB9196C06832C),
    .INIT_69(256'hF04111382E8B556E383A55E26350AC6E8743F82872BBA00FA28EF6061E10F614),
    .INIT_6A(256'h0BBF59FDB862C11C1D01862781FF00D6C16EBF644519E34E380FC67A816DE2D0),
    .INIT_6B(256'h031F801181DE1311880B8008122473A7DC487667DA0A1721893B0700FA1EE094),
    .INIT_6C(256'h040800100A281B8EFE845B81D85D1901041CCDDDEC0506420805368A32561010),
    .INIT_6D(256'h8A08980A3AAAA8A20000000000000001000100780000000028E7FAD08A84392C),
    .INIT_6E(256'hFC02000801D57C195C15DC051D08320603A14D1B84B2A1071B88A410604B6788),
    .INIT_6F(256'h39ACB594ED9FA54D48A2B5B0DA6C8C69C7C804EE44C444444400000000FFFFFF),
    .INIT_70(256'h2E4EAB9D828D61C4AF929C1617224CDD3AAB17253093FA010015FBBBBBF9EBFF),
    .INIT_71(256'h4800A56B180001FE7234D59AC50AE963474EFFF02E729F990521BBCEA106374B),
    .INIT_72(256'h1939802303365BDB57DFADC1A22084DBF8F34B295D3B5C694BA430702CEABA88),
    .INIT_73(256'h7E7E2517DAC901904BB00E18197BEFFF8AFDFFE14321AFFB7CBCA11B61B00CAD),
    .INIT_74(256'hD16875E70F1451E88B50209FD13A8E2540A6C7B6096794A54E0A7A870241A2B8),
    .INIT_75(256'hAC0B500E020080481020106301E0AFAD8CE80A78A9A8D3805F09D344DB174F03),
    .INIT_76(256'h93BB0C100F025620408102045D444081020408102093DD005280A10042021001),
    .INIT_77(256'h90D81214501AB08DF9108D2FE547D6FDD971173221264A66844343B606565659),
    .INIT_78(256'hACA3B7B10568C6400D00596A252EA7CBA00AA48FC56744EB4ED3886322160047),
    .INIT_79(256'h0630CEC0887D70F81E2FF1140818C00F69949E9AB4CBE5404004CE92C52CD79E),
    .INIT_7A(256'h719881666668FE45E9FAB560B7FFC2C0A300B70E893B288140F4DF5FF8FF2DF8),
    .INIT_7B(256'h8ACAC90C20C8FC67AAE2605036DC94C73DA353454112269CF3CF3EFB900A2A70),
    .INIT_7C(256'hB73C53FBCC82488FFF896B70FCA3BE237F0786002A82028898011EF2FAFB0CC9),
    .INIT_7D(256'hB09C27D463E9E86C4C6A2100005854660DB9C27DA313E8F4363FBDE351C8E8A8),
    .INIT_7E(256'h2AA01E8F53C29763D8880417A7D5DCFB7E44CDB09B360584467929D900E6B464),
    .INIT_7F(256'hFCC6FF31996AAD4280A0A14A579008F20084B210751AFE34BD02D0044E5E1257),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_2 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05AF44095490684BFC7401CB0418B44019AA00D80C1A42191322E1BFC57FFC50),
    .INIT_01(256'hC3F01EC0102740196131B664CB1384374083FA6711AE064006421BA192A800D4),
    .INIT_02(256'h4AACCBC25FE3A0055C1C2A98140C920C982BA948C0635207E000296A0882F440),
    .INIT_03(256'h6029805F8E800C6D8932C4E004C0A0FE89C46B819425D086E895490688AD7A20),
    .INIT_04(256'h6983828A0238080A51C5000213A837C0306D009C06302056013616008827040D),
    .INIT_05(256'h8C000460659C0403001018026141E8E24019B61413C4150434B9070400055528),
    .INIT_06(256'h9B5A810040C000C6004098B2F2049280C0B8E1406738C00249406491EA140673),
    .INIT_07(256'h21042084A85D42802443000000604BE00956A2AA022040011EA1147115346349),
    .INIT_08(256'hA86EB06731197C84600D8022CBDAB9ACEC0541421C1200B66AA800C8685829C2),
    .INIT_09(256'h421440384220F3A06412090510C220C0823783045E4A0CEFC017870000019099),
    .INIT_0A(256'hC8E2C401134800CE80D0A8466021001522400504034006409C188042010C2011),
    .INIT_0B(256'h4E810000A40A2B9DA3C60C1F0DE3A713F600088C0E06506D17046F8212640490),
    .INIT_0C(256'h580C0CD33A97534A52C6082E7FF76224809A840E08030080C12A77E20C02630C),
    .INIT_0D(256'h40046B9BC00003001040B5487D094F98D80219DCA1C38900C44101A11052D00E),
    .INIT_0E(256'h30A742020D1AD120C082094402B7461145D4004D7218490002004105562C8A29),
    .INIT_0F(256'h050C4C47598A7604461E01E06A2F5BD621408878000107A523E75E821561F0C8),
    .INIT_10(256'h091D00C7C3C2CE09C004A487B005C381626DFE51052371415F4D9A6A0C540004),
    .INIT_11(256'h9B4CF9033761112584ADBF9EF24DA8FD844981393064050E465A0460817C0090),
    .INIT_12(256'h19701622206374F3FF947C882C90130819C240078AE00B966156000DB5DCFC80),
    .INIT_13(256'hA480001BD0AD747A799220E9D4A45574D3181057C060C559C85433173C5B8032),
    .INIT_14(256'hF78991522603969F1442001C841F3620ACDC3A828131088460972400A5880404),
    .INIT_15(256'h0152FDBF434A505211ADB09B8B706F6410BA0564B86E7C8ADF220CF9A5654625),
    .INIT_16(256'hDB812283806008C4036460080B03634052121503E8D94475405E0C2A5FB6D004),
    .INIT_17(256'h99648500464170009A80B68C535C504D8BDB0088306C149C0A6512C402729C21),
    .INIT_18(256'h273F8003E8887225B2B5A1477218B50F8E4310046B4CAAC201C0110EFCD60908),
    .INIT_19(256'h244E00C5D2180B8F7FF80430D9806E4C35B06840A1E4BD11084C08CCF03332FE),
    .INIT_1A(256'h41DB01B2125988E949015119BF575882D1085AB794B10F37C3CB0E7E3A091D2B),
    .INIT_1B(256'hA320911E328101C589C60018D784AA667064B10448087298A09818BF384385A2),
    .INIT_1C(256'h3F3082F04F71CC485048021CF686050C628030B090A0CFB60930FE230A45F918),
    .INIT_1D(256'h1024241E02C8011C019DD2E700027290C74980ED0680400CF241F8C004703913),
    .INIT_1E(256'h25743257886705F842E11E8220203C04D369032BA21764A022C4958802B913C1),
    .INIT_1F(256'h9608A4D56C618D200DA94B44E09A31DBFAC522A304E123B12C8151D89C54FDC4),
    .INIT_20(256'hA69762449E29020450000042014382B46498AAEC4A7905126C440440E861A827),
    .INIT_21(256'h848F4870F4D830C44222451C458B1B7341042383838C80498DD64A4100C13038),
    .INIT_22(256'h5499109008F22B00868D71A38209FA2122049C94C780502125281B9CB20131C8),
    .INIT_23(256'h58C1B838909542003019C10642086112FA5088739A6864406ADDFB9B6D16399C),
    .INIT_24(256'hD142AC029507A82CB02521D5020019714202A8E04094379EC81DC9E210E41C2D),
    .INIT_25(256'h3F224412805CA2BA91B8128302DD4E15D04B6A815A221154A3C23DAA0A714044),
    .INIT_26(256'h8113B10831E0223827E7C044B0461D1805244464A0E82284A0683520892C4CA0),
    .INIT_27(256'hE248228DC80B0C6900BD0331AE49BD1084C251B276113EA078C1299543E080B8),
    .INIT_28(256'h280E115AC28148111DC03868697403A4BAE99E13C250C3020340187400203749),
    .INIT_29(256'h620860931418043491430A300AE0801BF0ABD9970C28300041C82C51C71C5184),
    .INIT_2A(256'h9D0A18703FE5D0D2084926524C2499249CB4E4CB4E7264C993262044480600B0),
    .INIT_2B(256'h01EDB840459A049ACA28AEA825560E99FE8CB8A39084CA48920802051221D89F),
    .INIT_2C(256'h34C09A9850737047180E40623D390D1906047CA63C778A2C0306BFC0079650BF),
    .INIT_2D(256'h55680B13BD9E74311149F4E211F2CA4006203A18572C33E5CF45AA83018414C5),
    .INIT_2E(256'h23AE11D718EB2234BA014040A602FC02FC050E8694B3A1AB52A40E10CAA811B3),
    .INIT_2F(256'h0300E201010B42DEA550588C62020408D3B8A0C2282008C0145945140B201930),
    .INIT_30(256'h70E0A2475080D2442C4180506827DE8B008258B498E2422513300001A0900008),
    .INIT_31(256'h8B871A550288D449D1A8161E49E1E000074400088715A480002063FD141E6052),
    .INIT_32(256'h25B0002111999220099C01782D0CA1620008C404651D08078118949AD4001193),
    .INIT_33(256'h4E261024034815801842980E33F6D27D0D4484114414A7AC6412C403238C94C0),
    .INIT_34(256'hB1E729720009845C95056020421CBBB111304C245219130082A803D4825E0000),
    .INIT_35(256'h82FC8A1372767905C419D08AEC85C80782F40F407E821D083A10500085215320),
    .INIT_36(256'h421801D8D751A1844652A144141500C0C90881941029826629049AD032051000),
    .INIT_37(256'h84087824111BB4732174E21E803F001F80BF4420780002021C57484026195454),
    .INIT_38(256'h0C118E09469F61800C02A9D642CF7D408F2D72422C02423F7D20242B32212288),
    .INIT_39(256'hD4123995105BD42431916EC14A002E7D3D0001969080189CB1C9828098113AC4),
    .INIT_3A(256'h9A4BBD195825735A1AD8503AD4A1181604E0020B5C814439512909230B127E41),
    .INIT_3B(256'hAD800000200940016822486622911004A29955D209CB5400394805A2C93E301A),
    .INIT_3C(256'h444B89F19E9E00005AC02AC10DC2D8404DC00000090220CA00404080804C8185),
    .INIT_3D(256'hD86650FA15ECEB3726BBCD0480E19682177803CB0740361C62850000009EFA4D),
    .INIT_3E(256'h8F56299685102E2018F42F408F4246CCAE089324A453C13070A20481432016CB),
    .INIT_3F(256'h600048323A824B4C0A89435919149A980036A7D6081400A6A18FD89D0C530999),
    .INIT_40(256'hC000026000148182D8BBE0401DF4D002A10701400C52A4A4FDF4C0406500800A),
    .INIT_41(256'hCE41AAFABCB5D40589A09E18315A373049C0C065418BC0AC687BE98483007805),
    .INIT_42(256'h11D4760AC020021C7D7B23006520358413508C118020A3165940A0A05360CEC2),
    .INIT_43(256'h57635EA63FC27A6A054650EA01C3861BE3A2A4919D1014D810090B2E900C0100),
    .INIT_44(256'h80081C391415568842D94A2020331AE304CB26910D08026C890BDCFBEA591083),
    .INIT_45(256'hCD76D95BF25252965A6704213408F504D63F01818AE75F00007D848B79E45512),
    .INIT_46(256'h0800F9B99CD83AFEA1EB8E0A13412F94C16C4B7D7BF8860916326008414997BA),
    .INIT_47(256'h8A393E010A0E0B6031694381AC052E9258A86A5108769180D818011198268220),
    .INIT_48(256'h25282621006005E870580001126830768271C201800C2E124A0195140F1A02E0),
    .INIT_49(256'h80700B58C25D70093A2770896065F40370216A6408D560A40C25164402C10113),
    .INIT_4A(256'h1C020829406280A80000819711015102CAA9D294221EC108201803C9179935A5),
    .INIT_4B(256'h0C8223693CF84BE3DA005AC98E4E60D09B2E4C484D0530504424E026A1424108),
    .INIT_4C(256'h31FA86202554014AAB94A05D075C5D1CD8270536D0A6A004086B203AA1A5120E),
    .INIT_4D(256'hB7C00C14AA489397004AC4144800745835B2C140F12A188C000B5A8002940316),
    .INIT_4E(256'h800A188300A3F069AC019E900019C9AB254A1C816A1A1549C3D39CB27028820E),
    .INIT_4F(256'h0421A320135EA4B1847F01314260702F7D334360F8CC06768560F063803A140C),
    .INIT_50(256'h1C36A26BD13F985E4C4485AB0298F4F2DAAB85BF109A926313DF543FB0002464),
    .INIT_51(256'h845804E014301005B4F0A8E718B04B40003E083623C31F1163A011C121275058),
    .INIT_52(256'h2087282C0E248818E93100A9589010E83E2A000B08B5C4A8D81400F7D50A3C0B),
    .INIT_53(256'h00886A8000126E0004D0068F828C84A18004200000260806D64F80217FC101AF),
    .INIT_54(256'h0408CE0490AA6282004804484813AC08074D4288021496009D501D44001C2130),
    .INIT_55(256'h9064076EC820DC6904DFA9A0D4C138A370A4C175F802ADD78C58004034480413),
    .INIT_56(256'hCB608C41207FD4CC6284334C8E6A10039854783254986CB3181022930BB10202),
    .INIT_57(256'h2D5001432C1860A1E346206600459E090E6110000A0801C51399260844091824),
    .INIT_58(256'h000009C56FD780E5636E1B7EBC0212C00371A0013EB0F05018CB389868EA8870),
    .INIT_59(256'hB586A4FFD9D2120160233B59C6066FC9EADE88CFA038866E08570444043FA981),
    .INIT_5A(256'hBFCA5D04B1044CE5F98021072FCC035003852E13C44212FFF01FE06049DAEF82),
    .INIT_5B(256'h0B4A0CC3175B2C06B4BF337DEFFF5AF0DC8A49248C25820A9A820FF63029823F),
    .INIT_5C(256'h3B183504C640C53FAEBF8FA0A0427A40406A08E38F878238050B946009026A02),
    .INIT_5D(256'h480D9104DDFB4842211F8C5E417D06893C01A8016701680980A56E6CFF02D162),
    .INIT_5E(256'hC20591C006D771F110C0CC3A0A04804001465C022022D44C04B02019B9A33509),
    .INIT_5F(256'h1E3E3C6546CF431CD504000302C4261860C2C33419888F83A04C1B3932A660C4),
    .INIT_60(256'h498E0FA57966E0009D00B780A87D409D013E802A11411051E07C569192182400),
    .INIT_61(256'h7C0E98B4BC5DC85A6D020B9E0D85495614363A4E486090010BB4AB99F38890C5),
    .INIT_62(256'hF03844F95FF270B1030169142F28002D80FD0CD7A3C01524158F06C10214D29E),
    .INIT_63(256'h014E06C0016413E943079B38512332E200027F21CAF0860044320C122FA2324C),
    .INIT_64(256'h346489915A011102E250D3C8207262A23DE22962C2AC5E710C4000A772AECEC8),
    .INIT_65(256'hEB0A49112D580B4C41DC11839688E2BB323454D1FD044A3ED90880410EC991C4),
    .INIT_66(256'h2352020F824074A04BAC902A97C9C6B047207A0DFE0160A24BD3E3C098200003),
    .INIT_67(256'h217371001B9D961E069A2B3143B11F2781C85C7725080525320677419306054C),
    .INIT_68(256'h3E4404132F2839171061578830015C9EF450CA1001103809F01E5141E001009A),
    .INIT_69(256'h20F0B800581E31DC6F138E0BC0501F610019057005B637A9881F8D15B61FAFCE),
    .INIT_6A(256'h6BF051E28141460C4712C08480F180C56068AC4EE477F25AC92FCC12090EEE50),
    .INIT_6B(256'hF4A136214060479D5F8580040D752B004E89E6A84C4A1B109E9B9DA0CB0E1482),
    .INIT_6C(256'hE1C3C78788385001A0D203001833280400F45434503BC0746014058B3BC152A1),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000002),
    .INIT_6E(256'h0011010701400000010008000000000000000000000000000000000000000000),
    .INIT_6F(256'h98E502A15DC9942DE8F61100F7005C78E4F00200054014000000000000000000),
    .INIT_70(256'h2AC61B2CA8002A40A9EB204110003609500278C0000000000004AA2222010473),
    .INIT_71(256'hC8000000000002842A7A02B3890494514C284048C81145E013240A0B24A06501),
    .INIT_72(256'h13280000000A1807B80A8488588421488084F046650A2212850840800018B282),
    .INIT_73(256'hC43108843080A0A308F5A89A8D0000000000000401216A240016A20B40000001),
    .INIT_74(256'h54100344000041A96600080919BA804448448806528139A420044000240180A2),
    .INIT_75(256'h0000000000000000000000000200882808002048280268212022204000045010),
    .INIT_76(256'h001820201310015AB56AD5AB3A23356AD5AB56AD58A00E000000000000000000),
    .INIT_77(256'h13910800045080E21CB0000C6009439DB00A5B8810948A08B000012011535352),
    .INIT_78(256'h20F23322020C00400000022A22224411AFD6018A50F0251402F492A497220012),
    .INIT_79(256'h0000D02C80C002151B185ACC00000002090514A8048648B0114C95B2B0054031),
    .INIT_7A(256'h842220151502FE0011550621820800997040040072F23C80000C9140C21A0808),
    .INIT_7B(256'hC4626285141610002242104000900420590664109241C8230A28A20A0509A12A),
    .INIT_7C(256'h3A46CA5C61224813FF83904B0822241042856501C0000000000000005209C44C),
    .INIT_7D(256'h31970EA0975009C894937280E0000055AB5970EA04A75004E460523A85048040),
    .INIT_7E(256'h28A048804812444344B4000841046832072489208100000008403D90006400A8),
    .INIT_7F(256'h014900525CA2501A400021F0D0A0DC8740000040D586160C11382800092F764D),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_20 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_20_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_20_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h118A410AC59FF04BA0A0018F811AA591592AABC44D068CE324EB45F38E84FC40),
    .INIT_01(256'hE42881503F8A0011F019B000018990099283B20355206E19FD465B23D5892DD1),
    .INIT_02(256'h5624B70A5D050003AD12220014DCA1FE161040402548084D211BC8E15898A011),
    .INIT_03(256'h51029020140006EC00006264926465EC82D5481B825B139EC8AC50FF800C5208),
    .INIT_04(256'h1E1982860218082783AD64E70DE009942000041044008CD233488E15898A4100),
    .INIT_05(256'h08000060262408030080A000814008A00008309403000034048A910400079982),
    .INIT_06(256'h0C12290D000000620040188B23B040030982C862812081582001B9E582862812),
    .INIT_07(256'h10048321DC9810003833200000600C802D9B00CC68004000940004435B60C840),
    .INIT_08(256'h00622026110C08002040800A030B5508C88500000C02042FF080028898482C20),
    .INIT_09(256'h1E004104600B22E30094CA25500237040A341B006000404A928546020500800C),
    .INIT_0A(256'h982840010009424E00A000802000080080000104121084000804104827882002),
    .INIT_0B(256'hF8810000C44CB61F23800074617F8580920000C029A4B03133FC22C607800020),
    .INIT_0C(256'h611A2106312518C522E2802646176CF8A01D800B80000000809B954080002700),
    .INIT_0D(256'h11132D1F800003001862A06E15284719804820000000C9028509814880248410),
    .INIT_0E(256'h3C24C4008DD0A18100C0020C03207601C6A11105A3F848000A00619C78100E3A),
    .INIT_0F(256'hE8AE191C0B218A4B40D50504426AA167129342680011000501C0D26018BC1060),
    .INIT_10(256'hA667E5876C66724AB80E73231230A2484881650E4FA191B1A5A6823325B78A82),
    .INIT_11(256'h4CB19624D8847369E8A63A4AECEAA961FB7093D3BA6B676B3B9E8FDFACFBE5DC),
    .INIT_12(256'h020818A40DB38092C0E42571E6A8E381B0C1F4020DF507C61EA8058EDA041515),
    .INIT_13(256'hA017CBA0C556A84594397031948CA18065B474E40AC2B60F52E244C00214D47E),
    .INIT_14(256'h4048F0C84A585460C9242A1EC2A6C1486A531366E5B4B05C040CA041648ED844),
    .INIT_15(256'h766441E0CF50DCC8B8DC779666AAB8A939C2B2C460A7852065B15529A6D1C884),
    .INIT_16(256'h0CD9331304662359A40174500C0B284203094A8709F86068546B76CC883C3223),
    .INIT_17(256'hC949C783130B08006C06BCCD14B2E8CE080E1490CE80F4ACFB981B640A299A24),
    .INIT_18(256'h44E9D54064A5E1C64495A1A4B31B00D0D8AEA114416032AA816A78C7D2C51A42),
    .INIT_19(256'h5D7159DA026AE60A7F9020D25359518BC0DE35AA1223B333A8708F2420B85DBC),
    .INIT_1A(256'h7EAD0B1B37EEEDB390CC3DD4EB2A0DE32908EC99EB4F05943EC473D51AA6E352),
    .INIT_1B(256'hF3D9C90B26B0D19C46794176EE3F2CB3ACB5FBCAA19DC3CCB4EEB4783A02E307),
    .INIT_1C(256'hA8160A385601D84B554E0275F99A6675A8B24D0C25D75704C9A0AB281308F7A2),
    .INIT_1D(256'h579F9090AA41C78257EA268AFE00436C053D450E911291200188AF686AB269A7),
    .INIT_1E(256'h68C69CD1AB74A4AF1A58133D281C50E30CEC0ADA3CD8B86379448D04486D5BC0),
    .INIT_1F(256'h8F014A3991286139101054B883C9B2CD5788124C6F651219C1A05223D68631E7),
    .INIT_20(256'h0125E12B15525D9821AAAE21A779F06D256C2E1CC546470DE9CB8BB3BD5CEED4),
    .INIT_21(256'hA6A565AB76A1DB7AAC7399B46EDDED7AD0B216E31AC26F5D6745E58466BD6160),
    .INIT_22(256'h17766C4F16BA9291F81DF9E3C31E13D349D0124B62E8D817525244364726C347),
    .INIT_23(256'h144D86802029830548D664970FD5916B55458B59E12BB46A174A402ED1AD774C),
    .INIT_24(256'h4A8895121617A96C6085C57B3D2B433B6403A648A9105704792D0DF7CE78966C),
    .INIT_25(256'hDD1633C9C8CA1CA298623A2EA1DEEBDAD6D88D4A54DE5937214897D538AF8289),
    .INIT_26(256'hB3795F0688BCA51094BE22D044600E6A27C62F41191C5533005428EA8490AD85),
    .INIT_27(256'hE09206D452F2700C9554DD42DD68692A97AD75041851BD22B1203DF388048105),
    .INIT_28(256'h4068A0A5378223BCF508AF293741728DA2866A58A3886C7B496A02A721A7942D),
    .INIT_29(256'h3109A96DE7E26B425054306B10677022A0C802B85588C580CC0C304080086083),
    .INIT_2A(256'h3C008024064FD41D220908521024212009300892488A54A952A531CE660455C1),
    .INIT_2B(256'hADF25697B1A479389563163D48A95139572E3EEBE2B92D6112EE22050BA2C54A),
    .INIT_2C(256'h8D30FCCE0370BCF708B262FA1DAF8E8D57A2B1EF296526085177FDC054CF6576),
    .INIT_2D(256'hB534441D66A1861626A1544CD1A92CE27008C308502C807753964C654D24416A),
    .INIT_2E(256'h4114608A204D9810CBA2A07132021D021D8430C2260C3092A16891653292205F),
    .INIT_2F(256'h0333488E8604BC5219002E57ACB76EC5AC7E706F1DC152422BB8DE6BC147A4D1),
    .INIT_30(256'h7EAAD55A5CEE978BC699EF8E4A3604E1DF342050E944798025586182906301CC),
    .INIT_31(256'h90F1ECC66CE0DB0CAD8DA8F18E8F1B019A61EE75372210059CD993FC44625538),
    .INIT_32(256'h300005719AEEDB000A1F0100318C8687187CE58FB1EACCDC080C304D0E30FAC1),
    .INIT_33(256'h50DBEC45D4A84255400B6FF01109BDB17EF0BAFAFB4E7C0F8942546C418AA640),
    .INIT_34(256'hFBDA22A28AB6E5B894E9EF2CF4A28544C115EFCF1BE22E694C1462018265BEAC),
    .INIT_35(256'h021C086B2EC331530F26180D0641C01001060F010E086180C300BDA30A5A42DD),
    .INIT_36(256'h43CCC26925E3C736C46046509E261D1A0C7842C6064C853015E61060C852C247),
    .INIT_37(256'h8B750CA103768F09C66449078087604380876D3C11B874231EFC58E98C14251A),
    .INIT_38(256'hA28A8B7439668E1B312AD28D291A8A1380BFD6590054A6EA8A12796BDEA28BD6),
    .INIT_39(256'h4620B204B05DD41B71503415E5F69E4A10C51152A6201301D09864CD31A42F40),
    .INIT_3A(256'hECA462082F045BA7F42CAD540758441DF841EDA681535AF6563144022A022840),
    .INIT_3B(256'h0C6C511897CEB13480885E86E014141554C2AE2D92970154453BD30809EE100E),
    .INIT_3C(256'h1C9469CA02958A2337628B2DC0DD8AB0D66040000117816A52C5B58B6A6C0083),
    .INIT_3D(256'h6C066A9DEB69E4D837F142E521EAF4F005C3118483B8D133D3A8F8A238D5142E),
    .INIT_3E(256'h709E00831AFA4D300877B56D466B8D9D585E1A00B8DB57D551C1F6922A1C2829),
    .INIT_3F(256'h11225C2BD41138BB699B82E4CEBC4C62294844A20E382C41FA116B07A9228DC1),
    .INIT_40(256'h43144638A22386459354446C6A28168756030D5B8A498E72EA2803E87AC46E1C),
    .INIT_41(256'hB55C5E092A42470D42001510DED779623190A371B8C1531F56545013139A738F),
    .INIT_42(256'hCA519624401CA889855465B2A2D3A8E66529B536A7B1D0C301F1DC1DB8D60B2A),
    .INIT_43(256'h9CAF0354AADD9A8F81ECA9C68889D9C94E9C1F42BCAD4E641A100272F8A08008),
    .INIT_44(256'h80A7C1A09FF5A6F390BF1504B5C2E3B34A129DCF315B7CE2C947D9A8CCA28CEF),
    .INIT_45(256'hA97AC16EA6AB5684826B040542C85FC8814491C634E61CC32061CFAACAFD0A68),
    .INIT_46(256'h25D6A81C2D04DCA8C4DCC062220183698036C741C90EC40028E48826C7C2D5BE),
    .INIT_47(256'hB81141959045F6B45C33F11163F484498AC5526009B92C20BE4BB2A545EA7791),
    .INIT_48(256'hA40222C66C4671C205430EDE25116491566212C49446ADF98F40A18DC2650222),
    .INIT_49(256'hC3532C6930287053CC02E50044C27A351127D097ACAAAC114245800F96F0733C),
    .INIT_4A(256'h436C1117F4B4731C200258D85488E65E5D9D608EA175229591418E48928E435A),
    .INIT_4B(256'h5B5003522170CA0BE6850D38C41CE5BB42CCFEA162AA6647FA13B16C38E7C427),
    .INIT_4C(256'h25B3E9C1406E227F521126CF5AC6CBE0BDF9A02969201034482705284140630B),
    .INIT_4D(256'hBE162FA9A4A26968428018A84D62B56268D12162B02EB832246D6D1BA018031A),
    .INIT_4E(256'h6E6A098C32EAA98485054508169450AB618008403D1762C0A2710CA41B6AFCA8),
    .INIT_4F(256'h639B94D8840501872C554831F7782A2A8A105B1A0B17CBBB289055E1271222B5),
    .INIT_50(256'hEDA7278113CEA7B9BAFB6488C219B010C909F42A8728194136A2868780058BA3),
    .INIT_51(256'h8188484BBB94FE9ECB001405E5CA97CF4F93DF795B68B050C5529002307A820F),
    .INIT_52(256'h02AA4C9FD7EC36221A1BFBA45A68B67BABF589A6A0CA6456E71ECDA8A1A21408),
    .INIT_53(256'h15A2297D7F0E957FD1A9ECCA4E9F2A666CDF471447788B11561A4F535A4C13DA),
    .INIT_54(256'h8DADC23CD26920DA6022B1F226397CDCB229F096B5539B112A0C8A0C62047B2A),
    .INIT_55(256'h6B649CF945E266BAC34538C275021322604071FAA091F7C92619E27F1D112C29),
    .INIT_56(256'h05DC24F3E0552B70E0D05000C5323BA24CA05758706D975DC0C18304EAE10CEC),
    .INIT_57(256'h9060A725DE1440209A340AB4B000D00408DB8968D51838822CAC048880000012),
    .INIT_58(256'h955995472B1540857DCC2D58AA0184B8993FB0032CE8307FE2765007BC8FCB98),
    .INIT_59(256'h20E8486D820A15CA9497139092654AA02A6494BA6E786B40C63E92072450F0C9),
    .INIT_5A(256'h2A8826012208B4B818960A4500C4B20629C8220201161804280A469E220A609F),
    .INIT_5B(256'h21C08C1384500D8810033A40136D284040140000100004500300CF023B53325C),
    .INIT_5C(256'h234206010E211B94414004C022245401E00C02E23C8A04980664F00BA9000C01),
    .INIT_5D(256'h80A805C874A4301D08557082431DC9C3B08030220D0E22B49E42F80054018129),
    .INIT_5E(256'h8124B188D81144A810842C0C0B514C7008C1A03300B009A710390911023249C0),
    .INIT_5F(256'h0A1A040D0EC103F306042A9E3D624803933D306B104C2540C0118AC80884440A),
    .INIT_60(256'h730485400350BA35F0A319525D30FE3058678267E6B442400B4023036061C0C1),
    .INIT_61(256'h7C0818BC3CFD02607F4F20048B56195D55630C0D81870061198A04C531130201),
    .INIT_62(256'hD534249E9048039FC4D93231FBB082AA828D2901C26043C1D01091B82A5CD31E),
    .INIT_63(256'hB14A2102B2C4F1C4B5A8F7418A16087328FC2B42F3410807E198462411CB2E64),
    .INIT_64(256'h03160E8B335A03804C24094592D124061580D2B4D7C61057464D88A158557909),
    .INIT_65(256'hF67950850142108218A3C99D3064CBA1080E72518008A634C10C31AF2A8B888F),
    .INIT_66(256'h7DE156B4E1459F3075B2D5753E93C84A1204369600BBF11C71238682C16F5B39),
    .INIT_67(256'h1F00B6A9C87859D6FB3A571CAF1A9B6B35C1C019416D248C1D53D84099D93490),
    .INIT_68(256'h06AAC817F3381CDC027912028C4464AF85D3796A8ADA19F0E28FA6098AA9EB98),
    .INIT_69(256'h30909C65520F894E228EC704D8644D431731B450162395BE054FF140B1F04787),
    .INIT_6A(256'hF8DED9F0AD5F860F1C10414188EEC51265CE0F8F6082FE6E7B165F4F86318818),
    .INIT_6B(256'h5D36744A0A098B8185051085095715DBF87D7FCBA44D88F2E7F611055B2FEFA2),
    .INIT_6C(256'h00C0DF01806C80D4CF0B1845E5370BADC675105EA92F6B1F122B2C07802BE3B1),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0011110601400000014108000000000000000000000000000000000000000000),
    .INIT_6F(256'hD6B73EFBFDA4EEBDDFCEEA30B228E4B504C80895554040000000000000000000),
    .INIT_70(256'hFFFEFB3DE801FEFAAFF9A7FFF706F7FFFFFFFFF8000000000005DB33333D9DDA),
    .INIT_71(256'hC0000000000007F6FEFFFEBFBF5DF5FB7EFEFEFBFEFBFFFF7FFCFFDF7FEC6FEF),
    .INIT_72(256'hB5BDF000007B7F56FF5FFFFFFFFFD7EBE3F7F6FFFDFBFAF7BDEF7DF0001FBEAA),
    .INIT_73(256'hFFFBFFFFFDFFFFEFFFFBEFFDEF80000000000004FFFC7EFF7EFFEFEF70000001),
    .INIT_74(256'hFFFFFFFEFDDFDFFFFF7FDD7FDFBFFFFFFFFFEBFF5FFFBDBF6F7DD2806D03F4BE),
    .INIT_75(256'h00000000000000000000000003FFBFFBFBDFFFFFFAFFEBFFEFFFEDEBD75F5F7F),
    .INIT_76(256'h5F5FFBFBF7F77FFFFFFFFFFFBBBBBFFFFFFFFFFFFDFFFFE00000000000000000),
    .INIT_77(256'hDDFDFAFF79B7FAFE00F0001FFD1B6FDDBB1003EEF7BFBE17F000077DF5F5F5F7),
    .INIT_78(256'hEC033FFAFEEBFFF0000007FFFFFFFF7FFFFFFF7DEFFBFEFFFFFFFEBFF03E002F),
    .INIT_79(256'h0007FFD9FAFEBFFF703383F800000007FFFFFFEDFFFFDFF6BFFFFFFFFFFF6BF9),
    .INIT_7A(256'hBFBAFF7DD9DEFEFE778508000220FFF5038007FFDADFA000007FBFDFEBC07FF8),
    .INIT_7B(256'h4FA7AC9F36F73FFDFFDDF7FFEFFFBFFDFFD57DFEF7FBFBFBCF3CF3CF3D7FB77F),
    .INIT_7C(256'h6FFEFBFFEFBEDFFBFFBFE7FFFBFF7DFFEEFFEDFFC000000000000000733DEF1F),
    .INIT_7D(256'hBFBFFFFFFFFBFFFEBFF042FFE00000FEDFFBFFFFFFDFFDFFFF7D7FFFBFEFBFFD),
    .INIT_7E(256'hF6FAFEEFFED3DEF7DFBC007FFFFDFBFFC03C0005DF7E00000FEB7FFFFFFFFFFD),
    .INIT_7F(256'h1FFF07FFC0EFD7FFC0001FFF7FF740080007FFF7CDFEE0FDFFBFF801FF57DDFB),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_21 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_21_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_21_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC400BD50FF9015C4503EA01188450182ACCC60D0428FC248242338E04FE70),
    .INIT_01(256'h86B87588AFAC503D413AB677CB9B967FC316D25B442F7F50FF0832A117AB3FF5),
    .INIT_02(256'h5EA037480AE228039F7F6BBF3CFAB3FE9E59401F250AAE805233E015C03A4410),
    .INIT_03(256'h70EB092B98A006AD9DF2E6E59FF0C5B486D10ADFD01B820C88BD50FFA01D6200),
    .INIT_04(256'h184CE6C38B0E2C23DFED77E79F6A7FD6212405E0402AE805204A915C03AC4505),
    .INIT_05(256'h2A4558E024340017C8004014D84028A200B030002300133420BA901D55701E4A),
    .INIT_06(256'h081347090282B5620450188C730082838080C06016B2A5000801E0C18606016B),
    .INIT_07(256'h3686E3A1B888280AA811901554FE1AA1121C12F048220AACC2A1144843022A40),
    .INIT_08(256'h00629876110B7420296C08A8C38BF198CCC580020F02114EA0881289A04CB8AF),
    .INIT_09(256'h4A3051C06922EA91C01108C499C82D0C0C7D1708F81150E0C38984020084040D),
    .INIT_0A(256'h8C40C10904C041CC04A1A882216D009C820000A443108040BE14000A020D2204),
    .INIT_0B(256'h2A8B2AA90408C53E216C47252171A9C89A5550258221DB05818E06F795540E20),
    .INIT_0C(256'h05028080021710BC22024C2798C3EC830050B31E90520084B0814751800A5782),
    .INIT_0D(256'h650C4F5794142A0AA373B80C1AB5233091001EA450208902804942808832C72A),
    .INIT_0E(256'h3DF544025E60C1010216080847A605B1242450C1EAFA4850A82A8DC760A44922),
    .INIT_0F(256'h6BCE9BC60B584055C711A9455626E00F12415A1CAA632F24E8C3D60015AD9249),
    .INIT_10(256'h09918003B9900C902402944890100366E468F051902210B7A422C393261229B1),
    .INIT_11(256'h40BE0CA2008287A09FC040242542046084920314200081064001184043734C20),
    .INIT_12(256'h1D906CE42C910010D1D58040A38E03C2102A0AD65D2501C79EA8800A4924024C),
    .INIT_13(256'h02840800840035AD478E7A07A2A4811450844187A60A23019B6844C0240AD040),
    .INIT_14(256'h44CC2AA000802245730C061014C5001D6048018011C0594C0220B05A0420D100),
    .INIT_15(256'h91D48E5EB100C0C620DE768445A3B4A050014285417284136CA9B0E990740F70),
    .INIT_16(256'hE4E4504E806A05981214C9148C88080D26B2C54509D40C4821672238A24A2199),
    .INIT_17(256'hC734CB9E3A39090725025C923D91E817CCE2F048480E1080B098D92486004338),
    .INIT_18(256'h84418C0A259874087A24238894114A18210871750785DB45E8E5D012C1C979A9),
    .INIT_19(256'h4A319F8C8228B007C001B0D33504C115BE318680A68140744D05B5982BC3B45A),
    .INIT_1A(256'h5C89090A480CDA98C4610880260BA8D0D07C043B98C58CA61783B0CC2EC6A292),
    .INIT_1B(256'h6B5EFD86A6EA88848C538311C1C65A29286E51A6249ACE4E884D802024338B4E),
    .INIT_1C(256'h2A0799405544922A45402201F01B422528011092FF67026647C498AE4136B63C),
    .INIT_1D(256'h860780499001C25C18181A88000243618352891A618CA100C32A6422B9036838),
    .INIT_1E(256'h28EF3680BA6F216710A82335388A7A23F8B4865A241090C4394A00C208611C1C),
    .INIT_1F(256'h8303C838D108B10B4114D8A0C2DE924D30CC5A4F89615733C4695021B39E3162),
    .INIT_20(256'h0361E02A1956478A29EAC42120A22621C9660A044A82C608B3D399B1B4509688),
    .INIT_21(256'h4B63891E39A08A32A8E9100630E988A9C02804B7A242197D2444411087B54030),
    .INIT_22(256'h9272085A528AA2882FC805C0258206898002206146502018025444E2390AE742),
    .INIT_23(256'h1E07C162353884C3F03600E061CBCA3F45C8983E80A90A58074A641ED02C474C),
    .INIT_24(256'h4C8035111A7790EF4006B0D465BC915D84156844C171540055650E17A0EC4C38),
    .INIT_25(256'h854D3A8931C608203444BAA0C4AA4970416405C2D4D659E0E8C30D4480188456),
    .INIT_26(256'h0400DF06329067B0ACEA01D8BB929CC1CA40094A4241CC3940840526025D1109),
    .INIT_27(256'h0202CA0605E6E2268C55B5357F37A67F33DD244E0689C04CA400B2A38953259C),
    .INIT_28(256'h9160282103A021A07709090807431EB620828808E110C86E89AAA9AE4023940E),
    .INIT_29(256'h350CA090AE7C08401744417AEFB620227C012D5A35B358E800B4D02082000093),
    .INIT_2A(256'h0C61292E82C64A62A71D082A10F421B1496E0A97AC9F7BBDEEF785278824B3C1),
    .INIT_2B(256'h2D824495A1A4711ACD21161A44A849193148278BA51EECA1400D02121684A0D2),
    .INIT_2C(256'h8768ED08804B6E07256E06120F83ACC49AA84E3100E023100ECA0014C010677E),
    .INIT_2D(256'hE4D6AC1948958BD2C22933A5C982CC828628C5C9702CE92F59192A59588C007A),
    .INIT_2E(256'h20D0402828348A094144202759E213F213A0317AEA2C5E949909106425152C49),
    .INIT_2F(256'h8C6A0084C40D890091C82A73082913AE2846600618C8CA36E2E0C8C28C813B47),
    .INIT_30(256'h7999D2D0AA24831803847198368A8360C39C21804434C0A824432CF62FCA019D),
    .INIT_31(256'h31B073018F205B05638A62488424893418EA9922305E9AA4AA85140184216A4A),
    .INIT_32(256'h120AA4EC088882A003D3B80032C2039A282F10959076453028EB8C2720504A41),
    .INIT_33(256'h0730AA80A0AEC63340C840100B59A1F036B21BE8BB4E5809F11032ED0B006B2C),
    .INIT_34(256'h2210CA8F86A41B0146EA068CD48D17C8C618BDD5126D802C08E060360841E464),
    .INIT_35(256'hD212884305D006428C8E2E0D12511B80030AE0B8098862E0C5C190020AC32A98),
    .INIT_36(256'h22450E8C6C858A88113003454A168D1A042142420AC8041EB2B2CF02D8164217),
    .INIT_37(256'h8957C08610A39C1EA45800013484EE027484801C508A346240384200C8942113),
    .INIT_38(256'h39841928C94009152C3513ED300D550A831B564D2E35065D5506CCE95AA2C9C6),
    .INIT_39(256'h030003D8A94C106954E016E56001931F60D1414B4A4CB90A901C580230C41901),
    .INIT_3A(256'h65C7720023CDC85A0A30217FC712081C1413202D41736970EAF044B799B61A49),
    .INIT_3B(256'hFDFD1418940E2405AC8A4902631540154E44AB1513994C351A9D1680A425C62A),
    .INIT_3C(256'h94F10336BAC1A283341750EA48549C0352282422288154535402940D29A40402),
    .INIT_3D(256'hED200A8116018C481E08029A2A02F058874B41CE8120810030A8DA283A5AAA24),
    .INIT_3E(256'hC485E09500A44D5C40391D1961C2165CF8546880EF6A00A370491782A7122822),
    .INIT_3F(256'h74203114EA5D204964130626655D21211055075241C8280985702C0150B58B32),
    .INIT_40(256'h0345063A28130630036AE070757DC44F22B0051A5906440ABFD623913890693C),
    .INIT_41(256'h3D1DFB0F18C10AB10E003149C1B4A6884D0D62CDA052C61C236AFBD2E531B25E),
    .INIT_42(256'h6C0A000D440199C1841F849882489228912B296029125063884A58882094A712),
    .INIT_43(256'hB0245C0499C4988A4548A008A1411E80C7041515B00C80220834A44060E8568A),
    .INIT_44(256'h806A0910E9325AD320BB00484340E0BA52121487304204CD692BD98BC48404C6),
    .INIT_45(256'h614600AA73DD76008AD2821654813D11867C1204C4142290049208AAA705220C),
    .INIT_46(256'h2C576201C4EC4C63069426E23201302A10143740C04690D0284E402A05E250A0),
    .INIT_47(256'h2DB5E48513028298FD65871B2105304875C316E0D8A929C188A6A534F3DFF518),
    .INIT_48(256'h8286306B25F7946301010856251701068CE80250D50106328B04406016B1A289),
    .INIT_49(256'h82C1979B3AE3851B792088CAFB424518A034A89965B707A140537762AC8F2BAF),
    .INIT_4A(256'h1DA10296D514054454444244326C603CA428E80922C3020921210621C191B0AC),
    .INIT_4B(256'h1ABCC171F8587B03DA11E04532030C55A3130C39229E03F16E938A604099F442),
    .INIT_4C(256'h05078E634005835534000D357A0C342584424758A80420A2588C0F1AA9EF0306),
    .INIT_4D(256'hB03382A3B00823500321A838C976701D5A73B44874A9848E241D2ACD11001238),
    .INIT_4E(256'hB028228A32CA6080198EAFBE12EAFB45A5A658401E2475A587A826809008C72B),
    .INIT_4F(256'h5E8A04DA06BFE586244CC814DD1C700D5F62501603ED090389DA542422832024),
    .INIT_50(256'h106812AD194CA379FE986684DB203B1CC52CD658A5DC99083755420000218387),
    .INIT_51(256'h0181CC0959351C190754164CA49A6851613487460B35D81922A2D142A0AFF49C),
    .INIT_52(256'h24660C8ED6AD1CFCAB3A0AB240002EF0A771202D00B9E60618882DD5508204A8),
    .INIT_53(256'h310CEC35250004001550242804AA34A62CFF4B450650034FFE5823817B004826),
    .INIT_54(256'hC10E2865986C8102F0024092417C924D78629B85775D39411FEC950168264538),
    .INIT_55(256'h7154298637A8810A660038841ADB03A1408601880582A5C85181698002D00847),
    .INIT_56(256'h775D1CDFE04C023D63D58032400445A3C30C323132271388C01102C48BA3A22C),
    .INIT_57(256'h3008E3241E5481269A7C0A94B81A420408FB5729D519281924A588889A026054),
    .INIT_58(256'h8CC91500425861931E102412C35B8428880F9116220C0035FD8240059D071594),
    .INIT_59(256'h806E464901E324B29D86829412C00A088A1030808A3830088E09031995C46400),
    .INIT_5A(256'h260AA080800ED28881D60B94040EB64C99B82801286609066303D580A722C41C),
    .INIT_5B(256'h0D60853526530F88102A2E019A49087090760000002100B1A000CF0BA5501240),
    .INIT_5C(256'h71584081082DE78D4D4C10102054344872800372020A8AAAA04CA010A0128101),
    .INIT_5D(256'h09209728906C041D018C745A4849280D229A0022070E02754EF0000930840160),
    .INIT_5E(256'hD2362581081444680400CCA10A3546713221208116D541211D59898803801056),
    .INIT_5F(256'h163E3C290C864205000419803D22483003D1926D88E8A34A1010AA82B8D724CC),
    .INIT_60(256'h70309C437D261143C6148381A2146356022DEC3B1140507012C83D0168034090),
    .INIT_61(256'h060E22B8A01301A8830138015259D44960021425A40D08934BCACC6608130817),
    .INIT_62(256'h04844C0784CED98FBEE96C00AB41419B54A7250000351C421008A023020C01C0),
    .INIT_63(256'h4AA829B8ECE27CCC270008005409223CC2E619751CF80515C53002840073986C),
    .INIT_64(256'h025B6C4072C910C44C2A00C4634A6C860D847294815210422D418BD0363B19A0),
    .INIT_65(256'hD60E338180034244280489023AA4CBD9182C78D905A80490C00413001886080C),
    .INIT_66(256'hE382B216934A64C0805CFB0328D400F5228A1431129D42A14301800048A24843),
    .INIT_67(256'h063C0480C1FFD60E002AD70CAF06DE69C1818F01452387020900FAF0630334B2),
    .INIT_68(256'h0092164BA13A3C7282611642FCC322960661482A28124C7C58A624568605C1BC),
    .INIT_69(256'h1701CA1C5304A805920810205C2440B2A2017554B411B32C0B45E49E406301E2),
    .INIT_6A(256'h280C0E809C11124700163116800A900A0CC763BA02821E3F85100BAC0C844C0A),
    .INIT_6B(256'hC80786C480816798918540000D1A133C207F3E30070588FD0A840A506B61E4C7),
    .INIT_6C(256'h8083DE018C0E2484C40244108C7A6960936265172963219D90964E8DA02BD0A2),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000002),
    .INIT_6E(256'h00041457014000000000C8000000000000000000000000000000000000000000),
    .INIT_6F(256'h8C63BA7AD752A2DA6B3C51D04843645A8A600345415440000000000000000000),
    .INIT_70(256'h7EDA5B34A001F478084203753706F65D7EBFF8D8000000000005FAAAAAAD5539),
    .INIT_71(256'hDA00000000000376AEFBCABFAF55D449683A4A79FAC90D3413F46F4936606F6F),
    .INIT_72(256'h97BD600000797B559355FFFF7FBFB768E1D6F6F7F59BBA739CEB5DB0001FBA82),
    .INIT_73(256'hE7B98ED5F5FD1EEFFEF7EDFBA780000000000004FFFB7CEF3EDFAEA770000001),
    .INIT_74(256'h7FDF9BFEF5CFDBAF776EDD7F5FBAFEF4FFFFEBAF5CBF3D1F0074D00048039436),
    .INIT_75(256'h00000000000000000000000002AFB2DABB51FBDFFAE3EB3FE9FFEDEB5559155F),
    .INIT_76(256'hDFDFFBFAF7F73F02050A14281911050A142850A140FDEEE00000000000000000),
    .INIT_77(256'h57FD03163CF7FAFAFEF0001EFD5B6DC03B4AD8EE7397BE0EF00005FDF7F7F7F7),
    .INIT_78(256'h75FABFFA68CC4560000002FEFFFFF557F021DDFBFBDEFFDF6DF4FEBFF7AE003A),
    .INIT_79(256'h0005E2FE7AD2BFB7FFBB7EFC00000006E8AFFDFD7456DFAEBFC5FFD7ADFFEBF5),
    .INIT_7A(256'hB63AFF0444DE0086465576EDDDFF7FBD7BC005FD7AFFBE80006FBFD7EBBFFF78),
    .INIT_7B(256'hAF575F5FA4F7FF79A26AF7FD6EAD9F4CFFD66CBAB6E9D9F1A29A29A69D3B912F),
    .INIT_7C(256'h7D8EFBB8E53A5FA00007F34FD8FEEC3F5605EC01C0000000000000005BBFEF5E),
    .INIT_7D(256'h7FBFF577FABBFFFEB797BA00E00000FFB5FBFF57BFFABDFFFF756C7F9D258EF5),
    .INIT_7E(256'hBEAA6AE7ACDAC5D74FBC003D7DBDCAFFDFBD9925D75E00000B5AFFDAFF75DDB1),
    .INIT_7F(256'hF3797CDE5EEF56FAC0003FFBFD77DEFFC0077DF7DDF616ECF98E7800FEEDFF37),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_22 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13],\imem_rom.rdata_reg_1_22_0 [12:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_22_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_22_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03AC430BD496E94BFCC503EF831A85F158290024071C12001B22D4020A630040),
    .INIT_01(256'hE2B8F5D895A4503DF03BB677CB9B967FD397FE5B542B7F496E4E7BE3D7AA1FF4),
    .INIT_02(256'h5EA4B7425FE62807BE7F6BBF3C6EB36E9E59705F210BAECD732A98F5D8BAC421),
    .INIT_03(256'h71EB992B88A0066D9DF2E6E50FF4A0FF84D50BDFD25B9196D8BD406EA01D6218),
    .INIT_04(256'h9643E6CF8B3E2C27DFC553029BAA7FD6212205F0003AE4D713498F5D8BAC4205),
    .INIT_05(256'h0A031CE86434060F08821614CD4028A022B83494A302133424BA951C6605E042),
    .INIT_06(256'h0D1AFB090209939380509950C31048828182E04A1790A108650138A5A604A179),
    .INIT_07(256'h3104A365FCCCC8483C51701332E618815DE0C3034800099C82810B8907F3C040),
    .INIT_08(256'h0062B866818A6C262D84A9B0838AB358C89940421562015A289C02F0A8583F60),
    .INIT_09(256'h42305138E432EA8185118884B18A290A4E7D9708EC195842830D370922C484D9),
    .INIT_0A(256'h2802618F86C8010A044120A66128608DD20105C8120086309C882048378E4085),
    .INIT_0B(256'h2AC32665044F06DF017D6755117FAD5C9A3338FDBBADFDBD9BDF77E7DFC43CC0),
    .INIT_0C(256'h661C219733271869C2E68626FE9BE6F8521D803AF9C0209E8083575814465392),
    .INIT_0D(256'h411B2F14DC8432099FE2860A5FB52318914A3E9029509B8085A15BC9D420C39A),
    .INIT_0E(256'hB4B30400DD83198100FE098806A677B9CE661185E293CC00C8267F9C041ACE76),
    .INIT_0F(256'h181AFC610F8C2652783C112DE00EACDDA6836268992B818479C052781EBD905D),
    .INIT_10(256'h800CC8712791C0C060D6305A79C29EC15165E8060520059AA01260D460DF502B),
    .INIT_11(256'h0C7C59EAA6840096D6888FDD7651882EDF39C679B5A15A1E4D74024A052E1088),
    .INIT_12(256'h21272AA63489F9F4E54CE8C9E84509720C8300071F0A809E30009A0136A6E980),
    .INIT_13(256'h4756993BFAAD7142416409062E859502D8B9F0514048C831800D8029C239A92B),
    .INIT_14(256'h77D3C1D50821246912B54098410C28880850724F078245C6B486F9DA2CE00C25),
    .INIT_15(256'hA80E421C1106CFD8036EBFA3531230F01099213A000C6A08AB8C0C4B8265C0E6),
    .INIT_16(256'h1A8624C36325E2F901DC4043AECA59329BD02839BD626CBE5DD8ED81C842040F),
    .INIT_17(256'h800154064EDD60B2260BA8024550E124021D290C53301FF5A6508606E831BBA2),
    .INIT_18(256'h2DCBE00566254425848C6940FE102117804E08BD6178B182FBC1107177F2BA18),
    .INIT_19(256'h6E5F8CCC83FB1B2FC3D5B0B4C900C388419C646423ED0002010C1B228B383658),
    .INIT_1A(256'hB644ACF102E44010AE43888E3E89831A7C2F513F0C693FA5B9283A7E13973002),
    .INIT_1B(256'h87A052BE1AC3A0A7065A5815222B42479060FBE3B093E26022C40495067C1AB2),
    .INIT_1C(256'h0715DA9DEE92C1862AF20B1CF76B892FB4E049DB7B88AA0E4C99FE599D8806C2),
    .INIT_1D(256'h3E6003BC0694FA99B9AA80D60000B929B742034E0DC08D5849BDFFE9387F2083),
    .INIT_1E(256'h85922D1AFF4217FB8E00629521CA652CE86E265BE41AB55A3490859187A93800),
    .INIT_1F(256'hE6169879D55EBFE9CFFB3905FED30B71FABBB747F551933CB6A1E727896F1B67),
    .INIT_20(256'h5B6FE8300F7BF6CD35FAD129F93788ADAF58EB4C40EA4B581DB7E0B3B556A28E),
    .INIT_21(256'h8BDF80B31C4EC71BDCE1B8216644A2070BC17ECB07A9089B904D958235BE5EA2),
    .INIT_22(256'hF7069DC373406208504E4FF27B493764312018014FA16C500251543781CA116A),
    .INIT_23(256'h3CC3E00C27A4889040165AD4027280684910CDF392AF2540187C7C52635CE55C),
    .INIT_24(256'hE8A0B6ADEEF7AC0D232703C5ADAE0E71BD02897282DEA54D531FFC1F90F43CB9),
    .INIT_25(256'hCA6238E9845DCCFCBF60B6AB8481DF556A0B78E57B81EF68B7E87F460A708004),
    .INIT_26(256'h015B88D7C5D03D2345B3D864817C19688579157822C0C0D197CA21316B7F0230),
    .INIT_27(256'h072A833029D93423E06A848A7EEABFFEB0D01C2AA81382F178FC013BA5A8A095),
    .INIT_28(256'hC164344243B2CAD627EAE08C8CF818C0BDF3E7340B12DCE8236A305614CA879C),
    .INIT_29(256'h91338544E28FA8551F6180EA647AA037FE53E00D31F12002118C396592596583),
    .INIT_2A(256'h101612945E24514028AB7B52F58DED0A2F517A750FB8E1C9930E100A400780D9),
    .INIT_2B(256'hB100064AF3CCF31A3D37EF586348C01BFC8E7ACBF7230B61A15428ADB2C4B945),
    .INIT_2C(256'hCF6BCCE14977ADCF5E02485207F3EFBBD4BE0085F46E8B7FA008A6E10306559E),
    .INIT_2D(256'hA490FD5CC613A697C32BFDA6E0901C5200A8D30BEBCEE1E16F257EE5C1036BD8),
    .INIT_2E(256'h7E906F0833845FE85B012EE338BB589B583634DAE71D36B422C48768F0A51815),
    .INIT_2F(256'h102F22959E0C8CE9D9CC23559825FA463E12A8DED3820F0366E88EE683404644),
    .INIT_30(256'h78E03411D264339807A4C1B41B9281F183FC6648E1DC4EADECC07D820D620102),
    .INIT_31(256'h77B84C6419F2298C61486E57A6E56DA849ED85356502D1F0A3C3BD5420754209),
    .INIT_32(256'hF12C90263E2222000000B49835A5CBA6A861D3A5984EC2302B2018234D50CEE5),
    .INIT_33(256'h0FCAA9D03491E6806834E016CD4BDF66265935AA00AB024C3AB80EF827C0E717),
    .INIT_34(256'h26595EB4E076C987CEB38292BA101B5562920FC5942A68255C36E23E234E8500),
    .INIT_35(256'h9B58E44265D4E48AD4069A0D8F598B498357A504ACE46990D36198431ACE18D1),
    .INIT_36(256'h5A62366AE7E0470C9C134740829E9D4B4625AA60E6D2740C71310E60DC866680),
    .INIT_37(256'hDBC6E630751C898AA295E6428E56136B0E564B9D81E875E6CC37E9D8AA267C9E),
    .INIT_38(256'h3CEE2EA48779FE9563B1F3A4D47D441B981B57AE71014ACD441AA43FDBB291C2),
    .INIT_39(256'hDEB73467904498E9B5A0D40559483A4E707E6DD99943B570BA3A639432067903),
    .INIT_3A(256'hA0EA5A49EA080881423069F7E754413C1483133C4B4728F9BEB093F01AE4FC64),
    .INIT_3B(256'h147FE6DEC42EA9678DD87F527CC001F554E8AA60FEF90C03005F9E08B43F124C),
    .INIT_3C(256'hB5EE2FA63AEEFCDA96004D214BFAD988728B22202B0254005AC39B8F36CCD32E),
    .INIT_3D(256'hEDE08087A303EA4774DF15C4A0009BD021D797A11FBCEB956DECFFCDBB5A8814),
    .INIT_3E(256'h8790159E30E02A30B8B5DF8F1365062CA02212409802CDD354C34285A3340BF1),
    .INIT_3F(256'h9FD55830480532898A0E43266620A0900444A552141B79A42235E831801348C1),
    .INIT_40(256'h22064A20325339461240D4E2C04418036214652F0D58B459B51072827AA5BC0C),
    .INIT_41(256'h7A6766B9BA58D3058AD1DD0054872E5D4000D83326E1E33ED26A20EE03197606),
    .INIT_42(256'h4A350C04284202A659501CA08070F42C1818A11525DCCD7B6B04D6412CBCBE80),
    .INIT_43(256'hBD3777B67FEBC8937D7CD217FF59C763CE0CC6603CD441D00A355181E684898C),
    .INIT_44(256'h06060633E5968373CAFAAE7B00770683B7C2CEDFC268D3D02FA0DAEA9D7FA382),
    .INIT_45(256'hA522048BE90803DC15668C9B97B2F529D3D47BF406B633C29665A3503350052A),
    .INIT_46(256'hF47CFD9001D44FF87CA6C850424025AB7AF44B75687C0DBDB36F7FAB0DC01294),
    .INIT_47(256'hF77910B9CC3C8B685D48417C250F182C68F868718164960CCB6FD0A00734348B),
    .INIT_48(256'h5CCF5862A7531553412D1846EF7021E82276D1E45E541430DBA67F7E3A3E9263),
    .INIT_49(256'hA47110203AD64A29022F48214A7E40129FB001F40CD60E5C41BD7986C4893785),
    .INIT_4A(256'h35C4401AC076013C8B304599D01721039839E20C007B8C0987218960EF88373D),
    .INIT_4B(256'hEF8327793D5A4F6A56C29A5C057EF0D3FF6801F94342DE5E61B2E8223C83C617),
    .INIT_4C(256'h926914684592114433014085EABDC521864C8D11F00A9333C33C0DBBC1E71F8E),
    .INIT_4D(256'h7873C8F7E2CC920B4873CEFA5B287D00BDCA8986EE10F823CA0D68295A670E28),
    .INIT_4E(256'h70B81FDB72CFF0B2013DD04A104088E131AA0DF374178A70CBB4DFFF520BC428),
    .INIT_4F(256'h2EAA3F0CA39DFEB201FF4815998F348D4E74522DC0300083CD4EEA74EF4F6D7A),
    .INIT_50(256'h441506C98371D71BFF3CE183C210F04AF3DA61BED003B92B03510655F6298F43),
    .INIT_51(256'h8E9069338D344D309149417704EE8169AB3006D02F831B55DA37D8E2A72EF09D),
    .INIT_52(256'hA1873D2C8C803CCFA8BD4AE6DEB41C3EFF754B3C20BC412A015604D441907449),
    .INIT_53(256'h8010DA87292164F19D136F1E3CC62237A5EFA1F9B65FAD9DFECE20F5FBA00A53),
    .INIT_54(256'hE59C2A96FC79940900DA15BDA19A525414629EE415DDDFFDD122913C3FE0F734),
    .INIT_55(256'hA9769ADF36E0920D663FCCC20BE94DBBF4200150B8C255E40029604006DB5DA8),
    .INIT_56(256'h1B9E26BBC6FF563C2EC6C1C7320A8CB84250F81336A130284490302C4EBD1AF6),
    .INIT_57(256'h16D1D76C3C1B5AB1FB7F3B16D67653A6AFEDE10640E92A77A5E135C354001030),
    .INIT_58(256'hC001518A3DFFE7FEA291ABEFFF795A488DB139253EF0B06D872B582D9EDD2195),
    .INIT_59(256'hE1A30D401397F9868803CFD66903B7E379CDB1C10ABAE0EA4B88D3050647C039),
    .INIT_5A(256'h7F944D0FBA132C6850127B3322808F1741A8A6518183D8BE717A54C0F6994607),
    .INIT_5B(256'h8B43AE9345536EBAC473787FA5FF7BF6DDF1DB6DA005440C96C7CF36B012D725),
    .INIT_5C(256'h5D072D0E214806FDC2C389B1EC03744EF45B0EE6B36AC03CED2EA603C4845A17),
    .INIT_5D(256'h1A38E18E99E5846CE83F72C9E40785C078896C66A7091169A07129DAFCF22903),
    .INIT_5E(256'h0DFDA7900B13BFE925AC065A1F02DEF2015B6B0B80186EFD3FFBBBBA5C0691E1),
    .INIT_5F(256'h8B1B16CCDF5983B96D0FC00242A6321470053389FA72DF65A1F9A39F6B3CDCAF),
    .INIT_60(256'h92D34F55006E9308FD30F68900E96289011780DB1B082427420D115FAB744681),
    .INIT_61(256'hC71018A4BD15406077532EF131AD3446BE12A556A9D11205E1B6EE5854DD13B5),
    .INIT_62(256'h351C55505F09813DBAC8C104BA3C080788992B652BD0004511124F614AB99394),
    .INIT_63(256'h03CAB020A2C873512413D14C4100E5D3E80DFE7342248556D1F4168602E05079),
    .INIT_64(256'hB8E6467392240D83541007D442C08C847560D378F11582F7C40051E67015382A),
    .INIT_65(256'h0402C4FAC95464606F800220F236FB91088D7BA15011251CD00A93008627A58C),
    .INIT_66(256'h23C20272002814506840002FD0ABA4808404EE81A83540244DD98A81E10A8803),
    .INIT_67(256'h5E17EF57F9FE973C067E5D41B7091F2381818569656835A07EAFFA551A207635),
    .INIT_68(256'h6AC0BC90EE507526016AD386D012D09F0C1B4E6831413FCBE05AD4C1204F9138),
    .INIT_69(256'h3ECB3407E438ECDC6D4B8C9589D4676206950B853DEE07775F599B0877E5CDD8),
    .INIT_6A(256'h63B279620171FB530F5E38D063DE18C6A1F9687A713B9F5BC939629D76C08FF2),
    .INIT_6B(256'hF330043363DF86134DB2D69D6655111C2191C20C0C4524FEAB8F48C1461C3E8C),
    .INIT_6C(256'h80C39F010D244089C43111888112A804E66C18E3693AA56DF6132E2396A9E3F5),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000002),
    .INIT_6E(256'h00000006014000000000C8000000000000000000000000000000000000000000),
    .INIT_6F(256'h00000000004F4E1437DCC3E08D6577AB17880341155550000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_23 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_23_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_23_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE80006C6626247340000008806C8002C00085A0206E20B01C042400200038062),
    .INIT_01(256'h01470A2740000001013251C8352D4FED4F7C0DC80000A4262439A4580CC6D6AC),
    .INIT_02(256'h331B5AB1A00000004003E7FFF96A7F6A79EE9F01C00151B28EE4160A2740006C),
    .INIT_03(256'h8E1466D400000C14720D4B536B539A03600001290DAD4C6116662F246FC00036),
    .INIT_04(256'h718C0200000000580054DB1AA91BED4FDFDBC00E10951328CCB570A2740002CA),
    .INIT_05(256'h000F122011C2084208002093000000000280300102010004008800047869FFC0),
    .INIT_06(256'hD2C60D090018706A0040199F3A028209803EA40910B000010804A01D6A40910B),
    .INIT_07(256'h41220004003E0000020BA00F0EC0000001FF11FCC800D780282002A919B56380),
    .INIT_08(256'h000828A7100D440201480828034011AC800900020AC000101488419009C18382),
    .INIT_09(256'h1E0040240011E4104C9C4E26405034030202014514290981C0855F0A03480004),
    .INIT_0A(256'h98688001080020C608A0A31DE00120035C1628080D0301F01894017A80304002),
    .INIT_0B(256'h620161E0820FF13930606002402000541270F0000008000020245100000002E0),
    .INIT_0C(256'h00A0C800C414A170D1405001004FEC23C0419320B1D2060600891040843C0540),
    .INIT_0D(256'h0205006B18804017800038E740484429100600001528497A802888000A069BE0),
    .INIT_0E(256'h301CC0020BF7E100030E020448598810302200080D6BC401005E000178BD4182),
    .INIT_0F(256'hF59C444528A81405301212222A3959D69D08319078DA0601805780790B201240),
    .INIT_10(256'hC052036780040267E784A5B94BC6FCA774030E103503726D5F799B48CE8C2529),
    .INIT_11(256'hE34353CCBF71801F5BAAF4F0E7C60043D6BE617EB78EF90859D8749F158C0A6C),
    .INIT_12(256'hE0B3F3463C5B25E7509DD08AAC850D7A6E82F207181E877BA5761E2FB70AADEA),
    .INIT_13(256'hA6DF139FFEAD559A98B6B169D82F040489C387C6F52AED343FECCFAA26340DFB),
    .INIT_14(256'hC0147BD282215469179D5580E028360DF794FEC34801FA1E3CB3618284E96D6E),
    .INIT_15(256'hAC73BEE34E6B1D1703FFF1DBFA58AABCF18BBF103031B79D1939A142AD62A010),
    .INIT_16(256'h200FC6CC208D5E74ADC2A02C930413FF9E0E9007755BEE3FCD45050E77DDDFDA),
    .INIT_17(256'h7B02AD8C89BAFFB799EBC89D6BAED1781A2269F037B3011F074596D2CE72C8B6),
    .INIT_18(256'h693F8AC5C7E4540983800700CF118244472444F26B9946C795299F827C66FD05),
    .INIT_19(256'h376EC75141987F9848A11071E908E6040665814067EE0DC29EF32C520568339F),
    .INIT_1A(256'h822442CA99E214484C25040C69B6C57603564EC7C72424638D1C2B551B2DDC4B),
    .INIT_1B(256'hE2E61409806D0D6B12EA06B2AE054D9882722A6510647EA26121C55D1765E449),
    .INIT_1C(256'h2BD797E3CD623F8C8838399EEF2154BA9541DE2086242B639CB8A98A9CB4C981),
    .INIT_1D(256'h8CA4367D5CD5A16F4FF2C3770004BBD7EC911AFD6CEC634FFAB6A0C348DC0882),
    .INIT_1E(256'hFE599198557804A8B6195EC01E12344BF13394C7DB186F3816968DBB97A58079),
    .INIT_1F(256'h3B93B8718DFF9F10CFC024F7210038FF53E3B53FE2E487CE7982A7144735794D),
    .INIT_20(256'h5C9CC016F40BBA5514117B087B39F386FE9EC1144C6405542DBD795439276556),
    .INIT_21(256'h90E402A50A1A492AE4F089308A3424161BD37F8CC22D7EAB30CB7CE193DE3E9A),
    .INIT_22(256'h4D76C5C961D9E18A4093503F84A7D5A9B303BFB6C2A0A5F119071B1303893CAD),
    .INIT_23(256'h2A116A34F1DBF34A83A624601E8E2193CE5E5D41430844D51F28502F43BEA3C6),
    .INIT_24(256'h6662DBCFEB6B929BE9BBC12FEB1C3FAE334C0894E0BEC5509E59E03B111113DE),
    .INIT_25(256'h47C84B788379D4FEEE275E088784C819FA667D21DFAB26BA311812D20627B002),
    .INIT_26(256'h4E5D3689D48B52316B52F53460BEE7A298B8427EC3C8E9929755D28466495BF1),
    .INIT_27(256'h2A3C5570997651FF4A8E5881ABC168109DB4F7F4401805F021DF2AD967AB5690),
    .INIT_28(256'h7FFBD44660F05A8A4BEDD54899FEA846FEFAE145A4812582138DB5010BC167C0),
    .INIT_29(256'h901405AE14801431140CCA816318401290F010D02C2B7A29B0F1CCF2CB3CF2B2),
    .INIT_2A(256'h61B3379E5476DB644DB537EE6EDCD9BB66DF3769BB6FDFB56AD7B26990A5EA30),
    .INIT_2B(256'hD1011B575A5A2682F204FF60B7712EC1528F5523D4E04789E158847E842292A5),
    .INIT_2C(256'h46FB9B60FD91FBCBE24845290271E67A2C1A80BAFABF507F87B089DCA504CEEE),
    .INIT_2D(256'h87C88AA4921168A669194A7228A40B64A956B43157EB7C51228D01AEB11FB5F7),
    .INIT_2E(256'h1646B3635DB036693A1CC906CD153615364A2D14D88B43281AB53E02113E210C),
    .INIT_2F(256'hB93902511A0B74E7C8D815AE84B0E1E3556DB0F10648AD245018122C4385C10E),
    .INIT_30(256'h318C20666440DC95C94831432D2B9092232B57F2A13A6A7BDBB05971BEA585CB),
    .INIT_31(256'h2888186010911690DEC0590A6A71E5AFD6DB52130885624A04488AC015517B22),
    .INIT_32(256'hE5FC0AB5E6E6E900002463B02E52C5753458E07C481D362716B78DE6EA6895A3),
    .INIT_33(256'h18281261C37DA5EAA07BA20D4FF692564E69A114B6F94F60069AA1B26054D8B4),
    .INIT_34(256'hE488615715926685C341E9072790CDB5A6A712B6865AF997F500270409132856),
    .INIT_35(256'h2537545E6250E1214D05A08AB1395A2B02C937CB9B545A18B4714FB50935B246),
    .INIT_36(256'hA6921DE1DC62C41B0733C107C44552E5025BCDA3ACA467962F5B1BE0B43DA718),
    .INIT_37(256'h7C3AFBC0398B45001B6A3237E9CD94E6E1CDF11070056A6943072CE110DA7B88),
    .INIT_38(256'hDA61DACCDE7FF3AE8FDAA9CD68745FCCCC2105E6A8ABFEF45F6D5286AB1C7209),
    .INIT_39(256'hF7CB781B4D3BBC84EB34EE0FD38958550F67F69FE10CA8DE22E3A386D85B24CE),
    .INIT_3A(256'hDBE791619960B6026A59522A61B7C52384E831C940FD97091549DBD4B9502B04),
    .INIT_3B(256'h049E7F616823FFF97F122486A595546489AAC56BA8484DACE14AE4D8B4EAD06D),
    .INIT_3C(256'hC1117069CDD3CFED9387AFC2AC28734B2DF862022ABE04A7A6CB499E9350DF3C),
    .INIT_3D(256'h10C6E45405D2413A2C78FB1ACEB59E0FD67DFF4FE0C67E7E6946BCFED5A8BEDF),
    .INIT_3E(256'h0F4309520951F6CCC45AA37431A958244C7C74E0D07B8043E2241417BD488F3F),
    .INIT_3F(256'hF9466CEC225C0A0C95BC969A2A156F2162CB47102AE4100DC769DE03136E628F),
    .INIT_40(256'hCF99976CCCB0DF0C2922693A51103458A82A61643B25007F515460230DBF5162),
    .INIT_41(256'hC4E895CEE6B0FD863599F2BBBF2AD17741379AA2403F0D27F522A8DC0C219C70),
    .INIT_42(256'h1315443A7C2153679770246D6321AA9511B234428AAB3FB8608B2CF4D648A927),
    .INIT_43(256'h4F70F732AA39D47DB8102011CB08401D03E83AE19A4B7A22162DF5A8D2674D96),
    .INIT_44(256'hE15C0C134E8285F41A491AE7BABF062B9D082D58CD8D6330A08B69CDC8D50CF5),
    .INIT_45(256'hBBDF4D9E890A58615EDEC7C45D6D53347E88E8190BCD79358C9974A5882BFEF6),
    .INIT_46(256'hA5FDA5D807681EA780BD880A11495F146CEC77F311FB1FED935A22BB08016DEC),
    .INIT_47(256'hEB177C6CF8030660CCD52626CA0163177282869750124A03BD6D419E8FD06FBE),
    .INIT_48(256'h8FCDF8208319E3F444AE61316AE681701B97F7FCEFF66B4672FE2EF816569477),
    .INIT_49(256'h40C4284E2F9B7E0CE371F86EA7D8C8A8B034887BD39CA3850FD7A87010C30C28),
    .INIT_4A(256'h1D88ACDB978B98C0112C122AFF24CEA292D31A926B3F2F049636875872043F96),
    .INIT_4B(256'hA946E2BDDFEF75FBBD6163A39FD4AA68F50C4FF45E159C02DECDE085C5180AA8),
    .INIT_4C(256'h3CFA061EA5C80DB1AD7B69FBA0C4FA9A382C0767BFF7F595A8A1F2E346B80079),
    .INIT_4D(256'hC8696F4C1F59E9AFDFD26592014508205A13810B96066191FFD2580483861414),
    .INIT_4E(256'h149719716EBAAF63F18AA200B71D8CA0944C5980CE080134C5BCE21F6A2207AC),
    .INIT_4F(256'hFD3A572018000009D654D1136FFAC27455032606F40E366E91D07E54F0CDCD5E),
    .INIT_50(256'h80AD1B058D8C761B6FF4D60F80B33346EFAEA7E95C0C81F2D915442A160D7B5C),
    .INIT_51(256'h8649B738B6C819AACAD18B6D68540296EC4CCDBB56B7EFD7E6AD1BDCFFE540E1),
    .INIT_52(256'h92D07399054C6940F746B51F9DBC4FEE289B7FC9E025A62CC1233645510A0E51),
    .INIT_53(256'hEA60FDFA0A33D1DBE4560B295B4D32D9D3A60F9FDBAF41F2C3F90FFF39FF5806),
    .INIT_54(256'h52029F591E87ED0EB0049969E941EE01234B49492698B196E00E353EF2E0B85F),
    .INIT_55(256'h8072A260DB4DFE6C10DB44A4DF9D4F1634E8D818F80D4AB78CF00180378FC8F9),
    .INIT_56(256'hB47763650E5495C3C91BAA55BE6D5B521BFC57CB569E8FE308C991FA714C9112),
    .INIT_57(256'hACD874DBFC0BD19355233C922E7E4DA8A75CE2AB3AC4CA7F4B5D9509FC00786C),
    .INIT_58(256'h4EAABC8CE40D8370202299206C487B5551DCA206A578C05000F9FC38797A1B4C),
    .INIT_59(256'h0F93EAFFDAEE5F356506CFAE7D5F67A9DA1DB0B911DE462E69C9B14A193FB599),
    .INIT_5A(256'hAA7D6D17F7101CF47ACCF5B7A3D655A99074C777668B23993283DB23E3FA8274),
    .INIT_5B(256'h5A8A66C557416576D2B77EFD369210A0EDA020000025C32F56CB0471B16CE57E),
    .INIT_5C(256'h97FAAD173F2205132CAFEDA2CE0BCA571D5A1ECFC766F1145FCBD6273FC15A3E),
    .INIT_5D(256'h0322F6C6FE9B0C6B8814EE1F273ECF41D49D6CB56B37FA7C9683FF7F527BB42E),
    .INIT_5E(256'h3643D0843623589373210E5A2DA6802686826DC43F630AA0209212201761A68E),
    .INIT_5F(256'h3E7E7C3D6C0E4FEECD95F52342CCF6BC3807EABC2188E4A5B2654A3930060D90),
    .INIT_60(256'h2CD394A4C1D5E2023BA085855809834922960CB410C371F3F0FEF2DF5B3AA727),
    .INIT_61(256'h7C073B20194EE99C9832969F0AFE5DD2BDFFAA5D68EA959421F4CE0CF4D2D1C4),
    .INIT_62(256'h31A82558E8418CF27F05D45CAFCF4515491D4EC7A76D01B7196FA24701B1C47F),
    .INIT_63(256'h1EAE502D44245C424B03AB7C5C4F961DA25228A702420219420E2CBA06826425),
    .INIT_64(256'h7D79EA88F4813075FAC8B108D5504A9202E66D483647A340A8724F53C6444829),
    .INIT_65(256'h0B0E641BF46D057CE4582EE3875A702FEE8803F998043BFF141A4620976DE410),
    .INIT_66(256'h9C06A8EB336741801AA09A84A5B30E0065AA0A2D2D018621ACA93BC02DE002C4),
    .INIT_67(256'h802B59500410001106CCAAFB59FDCBCE633E1A177A169327F2A115256006E0EC),
    .INIT_68(256'h3F73165A4E0E02B38520315B018E3E2AFC68891221255767C1615B06240F4027),
    .INIT_69(256'h09D146484D0355399851CC33F5DB3FB0E1A24228A38FAC89C5B8C713CA0430A2),
    .INIT_6A(256'h53F0466E92601D58C4A17B80D1B1904C9879707749FDF1E4492E4D32990EF670),
    .INIT_6B(256'h56103199C9F4461FDC9CD2CD3CB82C201B8B04085B8B2431457BD7388FDB829F),
    .INIT_6C(256'h0080860108890543A0C8D5101948C950750A14E550E354666D152E0702B66373),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'hF201000781400000000018000000000000000000000000000000000000000000),
    .INIT_6F(256'h08703E83B43C7EB5BEB2B900A32094743F500055101000000000000000FFFF00),
    .INIT_70(256'hA53AE21580000AD801A0264C5202C3AF8787EEB8000000000005AA8A8A9044B9),
    .INIT_71(256'h48000000000000C6A2A05C90BC58614DDEE8E8C8C8C0AFA37E4CBB11164821EC),
    .INIT_72(256'h051000000001DF439F400428FB447D488066108945C0E096A4803C60000A0EAA),
    .INIT_73(256'h5559DBEB1D84ED0D2B7786BBA000000000000004415018565A78A5E230000001),
    .INIT_74(256'h10C1976575C41930C55E8D640203A2DAB8C6A93210ED0C82402D92804C01001A),
    .INIT_75(256'h0000000000000000000000000342904828832256C2E22A758B1B0D80D1491B5E),
    .INIT_76(256'h8E84E30882004840010004000880000200080020010293200000000000000000),
    .INIT_77(256'hD430821410B4D21010D0000BC908415D895A9A8056999A0EA000019987373737),
    .INIT_78(256'h64831261A0EC4580000003AA8986B41D5103F51E8012080100EE96A5063A0003),
    .INIT_79(256'h00010A9F7056AA10E010800800000002582042002C1338CC3507343C495001F8),
    .INIT_7A(256'h2B003104405EFE9C4040366496D394B42100009400060800001C390EA11B0CE8),
    .INIT_7B(256'h2C91D1480675018D63CB910D4DB13538D3150DB034C09A68C3083186313E1709),
    .INIT_7C(256'h2828090A8E23420BFFA646C8E2A7511AC807440000000000000000000200EB56),
    .INIT_7D(256'h20036EC5C740DB181DE020000000000EBB8836EC2E3B406D8C304142B7C6B9B8),
    .INIT_7E(256'h782A086D1C4B57625484003041501BA6183444909142000000622608510A5987),
    .INIT_7F(256'h6DDE5B77902AD3DA000012E2768100300000D0014C12F2253802C800A6999FDF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_24 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_24_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_24_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1040052241924148020180880009040024286E2116981B7E0860D3FE00038060),
    .INIT_01(256'h0000E01880401A0100381603C10906490310080A88042419240C40A004832485),
    .INIT_02(256'h120C920A40100C040000201E1048324818082800920200C8030801E018940450),
    .INIT_03(256'h01C019004090040580F042419240C40200A201090649031000241924288A0028),
    .INIT_04(256'h87CA013804E01300000403C2090A49060105000120000C8032001E0189404000),
    .INIT_05(256'h105F542051090F020000008BD94080281440F4001701080620980505802F8020),
    .INIT_06(256'h28633E0902900FDA04500861A280A0808039A05B07A104405A4028136A07B052),
    .INIT_07(256'h3395E952A8094018F0047000FEC10A21000FF20F4814D07C14A004909873CE20),
    .INIT_08(256'h4080086700483A04135EE8A043819348848BC0000FA082446494A291444C2E25),
    .INIT_09(256'h075041456502649940DC4E76708A2021493B51249F282200C2452C10026A0000),
    .INIT_0A(256'h206AC2C3084A00A0482A08E425090054502106884220E00284804808900C52C1),
    .INIT_0B(256'h00031FE0028FE1103400E80000000000000FF008000010080004000000000630),
    .INIT_0C(256'h0714C007340509C44204560066836CC11420D03879C025040480065880641180),
    .INIT_0D(256'h200240180400008F8000B8CD02B84218910616D3166C0900882023001A829E12),
    .INIT_0E(256'h32080020087C794304000800240631A80002000003004000043E000170A5C000),
    .INIT_0F(256'h52D88C23D1867719678129712CC006D44C30009007EA00A40416400404200240),
    .INIT_10(256'h5CB1377346040183204E635831DA9C9071240E04CD81B8201348F1C3D00CC626),
    .INIT_11(256'h08406140B60A4076A4C03480860F4283200C196009809980444800000D0C0C30),
    .INIT_12(256'hF127272738730044DF85F0CE6A454D774E8334031C1ED01FFC898C717456390C),
    .INIT_13(256'h2A78345A93BDF1679D3772E9450C1C000818A1A44616CA0015A5B32EAB231FE3),
    .INIT_14(256'hE82865B201210408CC950898080A7C0A56105361007C3191BC4771F024D2FF54),
    .INIT_15(256'h60002E420C4085805C6FE1835001BA9300484C903380225D0068320A95015F0A),
    .INIT_16(256'h000400406014D47201C31E41C08C5402DA01088139424E3E4921140005C88210),
    .INIT_17(256'h225800AD7DFA791A06238884F81089702200470C83304B474680A60022A8A802),
    .INIT_18(256'h630F8CABEF676D661CD218846E0C440D081193F2F13A8633880799EC7EE7FD46),
    .INIT_19(256'h06E6B3662581938F20692B0039109018382600502A9C8204600E100202DC3279),
    .INIT_1A(256'h61D3C1FAA35989C73B82F703B141099CE1EEDB82801C6843A5522418EB044EAC),
    .INIT_1B(256'hE2F0BB9039E2529561445319D1CCEEE061649934C901701B0C1815BC092A4D60),
    .INIT_1C(256'h9F2F8770477439496938A1DFCE7BCC2A5246302B1EE86BBF27843179504BE17F),
    .INIT_1D(256'h1C081A28858D90092106845A2A3B7F018008622C0C8001A84A74C2581B1DC84B),
    .INIT_1E(256'hC63D004F5CE724305EAC7FC85425089B12404481E8D601088040A415A3120702),
    .INIT_1F(256'hB0B1F36742CE9FC01FEB4F55FDC3D36862C1F50FC0218B0830041580356CF9EC),
    .INIT_20(256'h46DFD80FE003D2210400410AB8F38366A244C500C9E850515DC01F041B7F9C3E),
    .INIT_21(256'h0128B444CDDE30E6C2E0454E058319004BC97800300893600F14141823153EB6),
    .INIT_22(256'h1C242584640AE154373931980009D5B13C0051041328AD435010120B05103050),
    .INIT_23(256'hDA35153F21B3482C0C445A6580005637CAD27D04021808181E29D1C2DF76992C),
    .INIT_24(256'h0417C0CE4083030C47C0BC34D010060E70A028520C0E3AC85282E39A56170398),
    .INIT_25(256'h381002701041C2DFCA04331C78C00034A9807D102B8912E91224224178C68674),
    .INIT_26(256'h81BA1701CC45807B11B27675180D0000803800B08C54021437FBC0486080A2AF),
    .INIT_27(256'h8201A84C612E4D8F4C24323E8AD930018FD2D4BC77A072280004400011A04890),
    .INIT_28(256'h79AF04CE11F09EE9F8EAC231403903C09C739F43D04403B0041C42208173A383),
    .INIT_29(256'h78280601017F210AB40780A35099101315EA8500A40580905B8002082492490B),
    .INIT_2A(256'hDE6F717ABEB5DAE11974F0E9E1D3C397563EB2E7E30D1F167859C8C8374C8C00),
    .INIT_2B(256'h3B4FB07581F00E1B483C6E4837652F88608844CBC1A0961037D0A32C491D053F),
    .INIT_2C(256'h2E6388584B83A9FB4490460400FF8439E44C0A407E6FC37F120DBFC4C4A1D0C4),
    .INIT_2D(256'h79435903A5D1101CB0498DE1B37308518601884D610BAA87A46AC61F826221D2),
    .INIT_2E(256'hA18810C40C63921800C0100A02A0FCA0FC416203404882E0068F4F840C48C30D),
    .INIT_2F(256'h59ECD702391922F9C47A884472269D8283DC05D8C960CCE08D00659D00230434),
    .INIT_30(256'h76004000089920526501A501440EC6090BC10FBA1C307120C0081460409092AB),
    .INIT_31(256'h21058655D308124840AB0E2429E2508A5114240ACB540FC44B26683E004D5231),
    .INIT_32(256'h4A4D0320719136000C003978606C21143081160005B40B858171032A3C600491),
    .INIT_33(256'hCF04013E1211940C19041940A7528EDF1F056B75CCB8EC79FA311DB0085F4150),
    .INIT_34(256'hACE6001818091C581C12AAB20713135A91870D80554CF94FF21598846A6E0063),
    .INIT_35(256'h32FC4AE7603560407AE440184095E3878631E3507EC2C43188632960AC1C4B33),
    .INIT_36(256'h000B84D240532060E575641155840000C100C4960082E42520052054921C1400),
    .INIT_37(256'h2E3AF68FB10EC100AF82338280BF005F84BF0EA3593021C8DC647E4A63715940),
    .INIT_38(256'h28160C9526DE744412C0600CC76D5518E8C1012EE8C7FBAD5510230783C9B8DA),
    .INIT_39(256'hDFFCB0230AA858826600E02401E22855007FFE191401F0101520012004008002),
    .INIT_3A(256'h82433C15C0ACC3566A09C02A69B6C802CB187389424422392022BD031A1631AB),
    .INIT_3B(256'h19CFFFE20243FFC12B3034201A4AA3143B1518E7FCF84EC58048C4B8C033BC90),
    .INIT_3C(256'h0D1B62148AC3FFFCB30A10E82C20F92C203200000E0042480888251848E2C38D),
    .INIT_3D(256'h0161CFFC8C3E780DE388332090001E2608F1FF84A11C3A30A8C61FFFD01AAA2D),
    .INIT_3E(256'h1F1C8050D0067B01820047C20D0420AD42779860A102A00AF0043807A1C17FE8),
    .INIT_3F(256'hFFD6C2002A5C842822A8102112462A0640143752200006158321C04122E06100),
    .INIT_40(256'hCFFFFE7FFFF89817F36AEFA1757DB1803AE5F17001D0903E7554685C8DBF4200),
    .INIT_41(256'h43CA92C8020DD020C07AC050007004B922281842000028B5882AA8C848541480),
    .INIT_42(256'h99F0FE01AA08621F1A4705100A8E0088D014608C10400838E140028A0C038018),
    .INIT_43(256'h8B37E5F68C68877360DCD711FF583842032A733C92DA442408010FEF92F097A4),
    .INIT_44(256'hC18D216F0CC34B11204822606C7F1E93B033E25ACF0801522FC16F8CBBBFEB83),
    .INIT_45(256'h3BF641830B14A1DD4845F480D52895605C242479EBAF7315247FD1FDDACFC63E),
    .INIT_46(256'hF1A8C7DFE0E026C1632ABE4006280003EBC17F7F45F8A6F3267E393F0811ADF9),
    .INIT_47(256'hE6200328668038E66B60082120A9C2F10F830196189A67F00B692F168A14613F),
    .INIT_48(256'hC9AFF609121A017C5CACB400EFF303EF023FF6FC0FF98284F42DFE07290DA8E3),
    .INIT_49(256'h1280E2302A1E4A8864A14A4B191C1129F1A7A9E4621011BD0DC0A8803117803B),
    .INIT_4A(256'hD780011E5602200022C020009484040089840B81929E5FA22EF0351A340BBF40),
    .INIT_4B(256'hF8299BFFFEFFFFFBE179C215048F6C4636E388CC5FA0F922DF00C71A1C40A954),
    .INIT_4C(256'h156C808016C4C50A2138330D96484C4493363595A406D9418022300310B988C1),
    .INIT_4D(256'h0AE960101F49971FDF4AC286C02199DC743B9DD20E9812C8FB20460848767D31),
    .INIT_4E(256'h039C58F16448C41BBECA2A81AF22200AFC2D4401E0AF1A341B6BC29B40A0247E),
    .INIT_4F(256'h8053BC2FE71A86F8FF18218727CF5FED55192C35C800F76785DE2877F8BF554A),
    .INIT_50(256'h0A32227B1138465A2BC1011882C9B088D05810300641C66C0155413F7E238448),
    .INIT_51(256'hD73200FE40003B45342BAB262080E4500002AC04C2289FDE7AAC1029BA054F80),
    .INIT_52(256'hE818B3DC2450023FAB81001F9D15192E301FFE09606500EC9C800055504004AB),
    .INIT_53(256'hD0BFF8B014F32484C4560E00B0F0741897820BFFFA879BF0C2E0585F7BB4091A),
    .INIT_54(256'h00619A051D07FCA82000160195020522A5C00040A01677FCDFEAD53FFFC01096),
    .INIT_55(256'h5CD2A6691050898C011904510E9D3E98B401202CF8008C06C300900AC6EFE7F8),
    .INIT_56(256'hC4F7E3000C181C3E8815E19DBB800D0A234A60241A00E1801D80342961723280),
    .INIT_57(256'h43FB14D80C19A014D50E71720061CD21A7D47074EA4819E1904032097219C805),
    .INIT_58(256'h00CC5BC8566F9AC9CDCD4CB07C8AFF4446A664150E1421420021F30A08780026),
    .INIT_59(256'hCBF6506D908769441B133FC9F90227C1561DF601005E412E00D9B190000F8619),
    .INIT_5A(256'h8C3C9DB6FC295EE1FB0CF077AFD87F6327810E4D109004FE7C03D417C3B8EDA0),
    .INIT_5B(256'h1AEE80D4B7596C36F4BF7BFD7FFF7BE6FDD2DF6DA425C24C2FDB9F799FE3CE7E),
    .INIT_5C(256'h755E5F363D21F5211D1F93A7D923005E3EBF7EEE0231CC45B050004AAE00BF52),
    .INIT_5D(256'h68E04DF7DD00D9E89218228D6AF6BF9EF80AFDA4EB06AF755E3434FE61F54948),
    .INIT_5E(256'h4717CCA981D719048C827EBB6F4C8A2810626C204004AFC20DF0A0949F38A690),
    .INIT_5F(256'h264E4C4D4DC88BE83F35C6074395341507248FEE9C2CE82BA770EA58A2F122C2),
    .INIT_60(256'hA3DFE805000D816478168421000B0A09141610985100682B4000B05782D01409),
    .INIT_61(256'hE88718B11FCD480C0D5A4F934F4D1D547600A15E0B40504421FCCFDCF3DC16B4),
    .INIT_62(256'h740420F1284000F27800C0D4A80C0660D4BB0A3FFFD15016111388408AB3C016),
    .INIT_63(256'hD0CA1800004550400043D30C70128C10842830036100140140942292D6BC8027),
    .INIT_64(256'h3C6041803036002978A02A00282C48D20270004C62828301C08848670B040808),
    .INIT_65(256'h202F041B7E3E047B7419272AD44AF0356E8C8171E782001C282A0245A62D8422),
    .INIT_66(256'h012F3046207EC8D0BD6303007AC3907D0A100A43880218221C19BBC410000020),
    .INIT_67(256'hD8A7FB10059802011FDF09401981824E0D50297CF00015647621141709143162),
    .INIT_68(256'hBE025C004E8C0177091CE59806063C0ACB402802E18124A1DE02D88061060068),
    .INIT_69(256'h006004014E0045F80641AC11E5FB7F2000140208289EE0034A05A3F8078C7E81),
    .INIT_6A(256'h00B1404A044CC3501E40A15000107046607B6DF001F9D3CD552D01948BABD6F0),
    .INIT_6B(256'h6468201302143513C59492892C10412D44F80DCB0E10245285094FC0020148E4),
    .INIT_6C(256'h02848629000100308280120051C5E9A0317D91B4848744C65CFC4603168F64B0),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000001),
    .INIT_6E(256'h0311010741400000010008000000000000000000000000000000000000000000),
    .INIT_6F(256'h04000C39A4E898052F1C0C607492C1F5A0B40550055140000000000000FFFFFF),
    .INIT_70(256'h0080612048000A280948020252027472B04631A8000000000004691331308188),
    .INIT_71(256'h80000000000001801A903224064C34901402620102826948080978480240400C),
    .INIT_72(256'h0211D0000073C64200405A0908648403203234114012220430082D5000010428),
    .INIT_73(256'h8B4B048E9978490B80788B1C8400000000000000824344CC5E806A4050000000),
    .INIT_74(256'h5240F0B11DD81A14801698445021000001FDA3F54411B50E4B2882000403102C),
    .INIT_75(256'h00000000000000000000000001E206C080C42205C24400190209CD80D1030F4C),
    .INIT_76(256'h4244E001048252081020448911111120408912040981A2800000000000000000),
    .INIT_77(256'h546D821051B42A8816500009441928C01802002204231A023000024801010103),
    .INIT_78(256'h51592ADA00A00720000001A03678C74D022D6B716A509A02A10B0802C39A0004),
    .INIT_79(256'h000720B532A28306E2B01418000000002C423A44162131683320E4E36A3A2849),
    .INIT_7A(256'h128AC040405C0000321472C0C2E4C1246A800411000D8E000045BD408A83B608),
    .INIT_7B(256'hC8E4A18284B3818CB42115740AF0050096D148A2208A10C8010410C000103548),
    .INIT_7C(256'h481AE201A0291D6000045168B02C78156C068000000000000000000003242001),
    .INIT_7D(256'h013B2820C412F4B6A0879A00200000E99843B2820630117A1B4140D404280325),
    .INIT_7E(256'h14BA40201E180B964D3C0023C8A980AD9B940006556A0000088018028C008850),
    .INIT_7F(256'h620818820E2206E300000240664506398001E8854D0A00952EA40000C2648102),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_25 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_25_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_25_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100402240024000000580880509005020087D182062882AE00D26AA43780040),
    .INIT_01(256'h0000000000005801001014000109000900000248082024002400000004800480),
    .INIT_02(256'h1200120000002C04000020001048004800000100020800000000000000100400),
    .INIT_03(256'h0000000000300E05000042400240000080020809000900002824002400000200),
    .INIT_04(256'h100201080420100000040002090009000000000820A000000000000001004500),
    .INIT_05(256'h0A1010A001F40002200100A000248002104034001701080420980505FFD1FFC0),
    .INIT_06(256'h02B27E0902000012005008000A00A200000E80480030A0005B00601D0204802B),
    .INIT_07(256'h0109B410013D40110204701FFEC1081081FFF200CC20400436001EB01FA361F0),
    .INIT_08(256'h0000386624490205014A4261430119888F0940001200200CC4888490E0003F82),
    .INIT_09(256'h0704602500106080015008442400210021100380020C0A818841040212600000),
    .INIT_0A(256'h0001C041820090A8222800C66420200452A1D60A83209A421080000D80484441),
    .INIT_0B(256'h00033FE0008FE111300488000200000000800808000000080000000000040400),
    .INIT_0C(256'h1104088300140000008400206043680004208000001040240082004404811182),
    .INIT_0D(256'h00044000000400906604072040052108400210530001090080000F0000828000),
    .INIT_0E(256'hF0004800080005430002000220000008000220000000C000044198100E020000),
    .INIT_0F(256'hD679EBE1BC5C0DB6A548FC3B52841CD41DE00A01000010800002420400200040),
    .INIT_10(256'h1ADB5237C6448E43F9C4E3BA3FDEFCAFF344880B8781BA795FEDBA6EDDED08DF),
    .INIT_11(256'hB755EDC0B620E837F7550FF4DAB5230773BD087ABE8268E48C6E8B86ACDD215F),
    .INIT_12(256'h6A9317363E632A235FB512C82C898C724EB0CE0788EE976ABDFCBA07F475F931),
    .INIT_13(256'hD2643A4FBAFD79FE18A583E94D8DC402009BA0F6988EE9380725BBECA22E5FE3),
    .INIT_14(256'hE1B954E6416146EFFF3F03020EABDD5EB29F578BA05858032C37F3F2B673FF4A),
    .INIT_15(256'hE333B2A1CC66979AA47BE1D7C1CDCE9E2BE95499794923F1DB38C950167045A8),
    .INIT_16(256'h13DB8F9274D5C5F7FC842B0953CD777E6A1A6603115BE83FCD165CE65454F2B8),
    .INIT_17(256'h4295222E697AFDBADCAD86EFE3C61DF2B6125B3F87908B5F4FACAED66BFA8DAE),
    .INIT_18(256'hFF9FD10FCF61D9A048C2987F6E06E58492E60770E912069BB885FEE67E667948),
    .INIT_19(256'hBBEEE4BF655FCFB8EBFD9BF7D57D7EA2E96C49BA1BECCE2F4C14BAEC0F05637E),
    .INIT_1A(256'h63BFC7F305BBAECF6F2DD34F84F6CDD99AEEEFA5C63A6261AD014F63033DDEFF),
    .INIT_1B(256'hEBFFBD04FE7A5821AB6E54433765D8F4F5DDAB5DD84D753D593A31FC076EB965),
    .INIT_1C(256'h0F1A97F05776E7E5FD79BB9FAEF9ED4EF674F00352EC73BB3D38C5F284E5D055),
    .INIT_1D(256'h6CB07FF62DD9A057CBD9703717C6F6D56A84A6FD9A1253A6BAF511DB1CFDB76E),
    .INIT_1E(256'h0F64A96F55F541C6CAB9DFEA57D699D656614FA37AEF6CB3F6D499D2E6B5C52A),
    .INIT_1F(256'hA955FE57EFDB9F52EFF927F97563B3738D72C3BAA2FD28AA35D49FDED7E5E7CD),
    .INIT_20(256'hCC9FF35FA6A8BB5451453A42CFDFD2466280C591D46C65172FFC4052207FF876),
    .INIT_21(256'hAD8258DDCBFE7DEFD6D0EFEE8B9F7B81F05A09C86911B668FFFEF67D69DDB5E8),
    .INIT_22(256'h7544F5CDE4B9614A8523703F803E15C27FD2D6DAF468BFD37D29A14DD14D7219),
    .INIT_23(256'hDA537DA522BF4E0194826E52C59E6693D2742F22430AFCE38B3DF9D6FFD6BB36),
    .INIT_24(256'h737FFBCDFBAA906B2F0798AFB34F58414BE016B8B48BFF9AAE9DA29F0A9B8BAC),
    .INIT_25(256'h73445E5A589756B5FAA03E0FDEE1A42D0D1B9B19393AB589A0868A2B729C4EB9),
    .INIT_26(256'hB3F8F541796C0A6B625610B68C2956AA208B62FDBF9FF3A6A5FB5D83CBED26AB),
    .INIT_27(256'h8A9D0D3D437E5CA9518278ECABDD04114DDEF3C26DD0535D48324CDD7EEC4921),
    .INIT_28(256'hEF4D51FFD1D0FFCBDBB244BDF8EC6269F5DFFE4794DD97B5571AC094B2B57EE2),
    .INIT_29(256'hFA5D56EF505577BFF41FFAA020D9901040010621FC0FD61152410EBBEFBEFAAD),
    .INIT_2A(256'hBAFDFDEFFC86CBFA17DDD66FACF758DDF2EF95AAAD6FCE95EBFCC8C837D33132),
    .INIT_2B(256'hE9CDBBFFD83AE6937806BE603351ABC18B9F711AC74DA61897F0276CD009E805),
    .INIT_2C(256'h66D99A7EE190BBDB5014609D107084686D6033CA7F1FCC5D6224BCC4127A5BDC),
    .INIT_2D(256'hD3C21A27B3AF70FF7DC82EDB8B0A6AF83357B87D75EB0B1FA8C1E1AAACC4B5D7),
    .INIT_2E(256'hD76EBBF751DB3679BC6B981A82B7FC05FC4F6E1FD07B85E89FBC2B811B2E4645),
    .INIT_2F(256'hA615C34B2B1B66618D0A95AEF65E6CCB97B8B479C76115D55C4077BC430F28B5),
    .INIT_30(256'h345FC72745EB14D6E559BB5BFDBFC4D916EB5874BD2AF05753B541059F3706FC),
    .INIT_31(256'h2A6D1172B2D996CA5466DD094BF1D18297CE0E5BC8E56869677EEF0F545F7FB3),
    .INIT_32(256'h2EDD2C76D37FFFA00EA043F86C5DE57D7400E76B4D258B6797FF5FDEFA6805B1),
    .INIT_33(256'h5DCC14F9745CB5B1B9DB308FFFF792DB1D6D8975F5F9EF8752E3CDF0627DD047),
    .INIT_34(256'hBC0EE565035BEECBFA51AB722B354927B1EF93AACCDED8D6F605AC54631D2A8D),
    .INIT_35(256'h85FD5ECFF877FC1442DDC09AE99DE42F86F1071AFEDEDC19B8737DE1A93D6275),
    .INIT_36(256'h611B45F1D230E1DBC6D7E515F9C55AD5C31085B48DAEA7F76A85A2F4B675B348),
    .INIT_37(256'h2428F232B24807001BE0A8A7E17F00FFA97F7FE379316A291BC42CE871F33FC4),
    .INIT_38(256'h813C0147D6DA706E07D8E9D94FC5550B414105E2A81B7DDD55145446BB0D3228),
    .INIT_39(256'hD3EF5AA10ACBF086B0C44CB3DFF418551BFFFF47A723F0011BA1A7ED95329482),
    .INIT_3A(256'h9B22B1559D85F0BA6A59102A60FFC022E3D811894EA5878AC58BF9470D82465E),
    .INIT_3B(256'h2C97FFE24A81FFF12F30246E39C00B142B9D99BEFE794A19AC62C4B910426C7D),
    .INIT_3C(256'hC90BE2348CDAFFFDE1EADC04ED6B23DCEDD252000F1527C28A8D6B1AD606C104),
    .INIT_3D(256'h9140F6FE75FA6BB2EEFAF94195E99E251EF9FD8065D72E0F0B5FAFFFC11AAA0F),
    .INIT_3E(256'hE155AD55E14CB78D56C2EBB63DCCA47006B22192619BB24ED136D4DF09A577EA),
    .INIT_3F(256'h5FF4A21EEA46C1DA833CD9A3BBE6F6DC49BCDF502C2752FBFB6BDBEE8BC5875A),
    .INIT_40(256'hCDFFFABFFFCC8ED6F92ABFAF75541324980FB5E587B9901675544416B5BFD492),
    .INIT_41(256'h86A89C24933AD92CE1DA48FBBA7A7BD44AB961D6982A8580F06AA829D85E0D09),
    .INIT_42(256'h27FFFDF326118D7AE3BA47634FBD9E53B5B4748A96ED3F9245F52E7DCA69E4D3),
    .INIT_43(256'h437723D9B139C3D6E0BCF739FF78B398866A0B2F18D94AB84B2CBEFF9AF45B37),
    .INIT_44(256'h50351F3F544A29EC396ADA6FC1BB7EB3CD28DB01FFE9875420EB4FC97B7DEB95),
    .INIT_45(256'hB93A94F843A4F9DD5E57F68F977838764FA0E1BF5DEE7B15843FDDD1D8EED696),
    .INIT_46(256'hF56E16E35BDA3E1268E67C2A23388FD7B76FDF7F7718EDD6AF6C03BB4807AD9F),
    .INIT_47(256'h530E7D5F60CB5FF254BB7967BC05FE7735EC3BDA5BCFD7527FBD5D968ED46F9F),
    .INIT_48(256'h0F60EEA5D91B63DC69B4B3B15E28546CD40DE9FCEFF129C5322BDBFE3654786C),
    .INIT_49(256'h012A874128F3A6DCB5A437EA36E9E720F031A8B681FDC8A006FB3A8933A64D62),
    .INIT_4A(256'h9DC21C6E2A415AA106ABB90CF205CFC63BB4912519B376869A749B574110EA84),
    .INIT_4B(256'hA176602C164B01F401FC91A14FDEE12EB7717EC6F78DED831C41560F94640BF5),
    .INIT_4C(256'h39F8E281A306E62A692A1300B49343C4234196B1BFE3BDDE94691A91B0B9E8C4),
    .INIT_4D(256'h0564E15E0B49ED37AFF95613CA424C9669381CF258984ABC9B43D9938AFAA537),
    .INIT_4E(256'h5B801D704A9B1877ABC2AA8BDDAAA8A927404B024B902C05F0B7523B71F62EEC),
    .INIT_4F(256'hE56DDBBFEE1A8379526250F74BDF5FD5551E440EC1569E6B340E7DF75D75414E),
    .INIT_50(256'h1F0EF31F499EEA5C6F814E1F2BBE37BFC6AE3F851173C76E3555459F162FEF2C),
    .INIT_51(256'hDB7AB3DAF422DBE77CEBDB40AA047080B22B389FB61F2FAEDEBC916EBF5D45D0),
    .INIT_52(256'hBE6547683C118855DEA5900BAFD7992F040FFE09E042002D30A3C955516A23E3),
    .INIT_53(256'hC7B5FB4A58FED99A04565B85F965625973268FFFFAA717F296A546BD29B45FEB),
    .INIT_54(256'h48C38E281E02FEE85005176B1F23EEBBA6CB6A1BAE9CF7FE9509D52E3FA72B96),
    .INIT_55(256'h96F2B212DA53397983CFCFF3FF9FF619B46DD4B4F713E22E2C729A137FA7DFD8),
    .INIT_56(256'h40E7E3416D621CEA2213D1E9FCF03B183FB60DEC1E9A6DE71151F19B01703152),
    .INIT_57(256'hCEF249DBEDCE719B53665CFB0EBFA731B57E725FEFF8DFAEDBDFAF02EE99FCE0),
    .INIT_58(256'h131A2488F60F8379FD77D3B07C106A7447FE60143052D0DA2B79BABA7C7ACE6A),
    .INIT_59(256'h4DB266FFFD1E598D570777C3BD6447805AACB263903FCE2649FDB1D22131BFCF),
    .INIT_5A(256'h313CDD3A3B457EE4791AD4F7B3C8E8198C44865121C026A5CD128F79E23CEDF8),
    .INIT_5B(256'h3F106F4355404F12C83F7BD437FFB9E6D5F0DBEDA420C607BFDD84041AAF4C7F),
    .INIT_5C(256'hAD167FBAF228AD0925279BA658412217DEFF56DE05364A656B8BC5430BD0FE57),
    .INIT_5D(256'hFA602FEADC43993A2342680D7CB3E0147A9BF9EDAB04AF208802A47E88766809),
    .INIT_5E(256'h4E5DDEF147438C49EF8C9BFB7F1C90AE19A83910C90C6ECA26F2323ECF2900B1),
    .INIT_5F(256'h0A1A140D2DC087A0EF3FD8EF42D9D2CD825C8BA63FB6C27FB7B0CB5FD379EC63),
    .INIT_60(256'hAF5D62A00A39A4D139CDA5723549D4A849569236B4F5CA8A0D2232C3D869B14B),
    .INIT_61(256'hF80118301F4CCA14181E49850CFE19DAFF6DAB0F61A6C4306B7CEF8FE75A8351),
    .INIT_62(256'h319D55F9D8E20271391CD2BCAC8EA0D1FE1942EFBBE507A2D96B9BD8A0B7C01E),
    .INIT_63(256'h726E51735365D269D2EBBB35EAE688910C6A442092B37C1A669666B93F947A03),
    .INIT_64(256'h4F502B98833612080A08008A448F4A992AF229CDF285AB20EEAEC133246EA971),
    .INIT_65(256'h2A5F1D790F1F2BCD3D5DEFD740D89016BA84DBFA0686AB3C3C0AA2EBB74DB505),
    .INIT_66(256'h514347EE5071D120FD55344284E1782657B24ACFFE83F99E3C7B9F763D454332),
    .INIT_67(256'h802FFB38119861C99FC4AAC4593A439E19A00B7EF61B13EDF67514B789C0F0EE),
    .INIT_68(256'hBF6D82564F8E2399B91CF5DB0E4EDE03CA80DB10699901D5EC51F90849A368FB),
    .INIT_69(256'h04F32221051345FE4F83EF93B1FA3F1151298220AB1FF28BCFA3F7B1C802FCBC),
    .INIT_6A(256'hD3DF806E202EC1181E40C20549F43410E43E1C940159F3CF67DF5C4E93019232),
    .INIT_6B(256'h8B8B4041DAB0BF01D484D0850C904DEDD5689F284C0AA0738D394BA4573EC1CE),
    .INIT_6C(256'h028486090C590D23A81C584405CEA908716AD5F59997DC465FDD248B360D1641),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000001),
    .INIT_6E(256'hFC000006014000000100D8000000000000000000000000000000000000000000),
    .INIT_6F(256'h8C612CD34D6CF7648508B240B07EE15A97680945510100000000000000FFFFFF),
    .INIT_70(256'hFD28F011480000D008E027A48602A2D020ABFB100000000000054BB999A0D121),
    .INIT_71(256'h120000000000045698418E32B115154FCAE494C24408BA223D6083907A202CE2),
    .INIT_72(256'h94B5C000003DB3D3D7C51356A76B7C28232586D18C4110C200A324500003A002),
    .INIT_73(256'h9A910681D5C5F4047A7388790280000000000004AFA954CC1EEFAC0600000000),
    .INIT_74(256'hB99735ECA50AC346C45590205AA6A95A5B0803BF528D04942051D08049023000),
    .INIT_75(256'h000000000000000000000000000A34C02115C91632FD2B84890EC069515B0143),
    .INIT_76(256'h9192986BB431220000000408008001020400000000F3F2A00000000000000000),
    .INIT_77(256'h413C190200235A9CFE500018411A6C9D93189A66C20A9A11C000068DB7A7A7A4),
    .INIT_78(256'h38FA2A7922CC026000000220BCF6961104847FEB02489C935EE5A6A955A20005),
    .INIT_79(256'h0007036D28C020626593ACA800000004CEB97B25675E29642CF4D4F3A4F10331),
    .INIT_7A(256'hA3A03B004092FE9A5655224DDFF21C9C6A8004B37A878E00007BBD5C8BFFEDC8),
    .INIT_7B(256'h2314164E22B194213EFE576DACDAAA9453C055D65158ABA0821821872D499306),
    .INIT_7C(256'h751802A9881A5CE3FFAA36666252310E6804A80140000000000000001330AB0F),
    .INIT_7D(256'h393ADC73AE3BFD9E98C79A00A00000E9186BADC71D6A39FECF3D28C22F22B49D),
    .INIT_7E(256'hBEBAAEEC084A1C105F800013241903A799955493050E00000ECC7F62EB5158C0),
    .INIT_7F(256'hF98C7E6316A557DF8000164950570E7B8007ECF74492F224DA82C000AAAC8274),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_26 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_26_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_26_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01004022400240000005A0880509005020088C000000004C000013320200006A),
    .INIT_01(256'h0000000000005801013814000109000900000A48080C24002400000004800480),
    .INIT_02(256'h1200120000002D04000020001048004800002800020200000000280000000000),
    .INIT_03(256'h0000000000B00E05000042400240000280020309000900000024002400080200),
    .INIT_04(256'h1652010804201000000400020900090000050000202000000002800000000000),
    .INIT_05(256'h0A00102010000102200000800024800210403400070108042098050400540040),
    .INIT_06(256'h00A80009820000D2004008000A001400800680E202B0A0000000600D020E202B),
    .INIT_07(256'h0001089420B544002A0680200041000000000A00C81580000841708160B96D90),
    .INIT_08(256'h0000086684495014010122218380B988800901C33C044A0C8080009088400000),
    .INIT_09(256'h461450200012A20000102814340021000010C3A0020C0A81C005040212200000),
    .INIT_0A(256'h00015081C2009000002088C66400200022A1C60AA20082420080080880485501),
    .INIT_0B(256'h0203401D010818D00000E8000200000000000808000010000004000000040400),
    .INIT_0C(256'h10041803000400004284000060036A001000810008D100000082004080003182),
    .INIT_0D(256'h0200000004040080000000814005200800001053000019008000030000808002),
    .INIT_0E(256'h72000000080005430000080020000010000020480000C0000400000001018000),
    .INIT_0F(256'h4071069241F37AAD94D0CC4235080208C0300010000002A00002000000200040),
    .INIT_10(256'hDD900003000000004040114C40308114A0491010402000360000200100800F71),
    .INIT_11(256'h4B0C300801510E400C8880142048008004006108210C11080111901961408E00),
    .INIT_12(256'h8704A0222C110C205C2D8E2070F91D4E67C0012214114543D283870A081B40BE),
    .INIT_13(256'hE91804008C028A09865B6C866246D90A494413155F11063DA92040F509130058),
    .INIT_14(256'h50000180A222821014840C88FA100128A48100417069A59C96783309B6028039),
    .INIT_15(256'h2D02210306C99C91730C30C05A1025A7102223010340148F42227290A9D3B321),
    .INIT_16(256'h04080080C0003E8269039642002A04021201BAC5241000080062052277A04042),
    .INIT_17(256'h73480DBD3830418A020208045830C1958002409B3221085010400006C0080080),
    .INIT_18(256'h9C219EB20806E607B8421198840944014810206100000001012BB84841416407),
    .INIT_19(256'h0A0082E8A481301094010B022061861C1820000002096058A18B048A10FCE61D),
    .INIT_1A(256'h80003000E0400A203802246039011A76A80004000100CC08414F207C39048003),
    .INIT_1B(256'h035212194635149E6040039DC8C400200A080004012A428028004003B4009088),
    .INIT_1C(256'h8A0081400540000882800241E00220800140000008021B008C00F84B0A202B8C),
    .INIT_1D(256'h11401088C0851C04642410088E0006050409601000C000400809E00051013899),
    .INIT_1E(256'hF00910E80029B4F8360221000261261D3042148C2910022C204A84A721000601),
    .INIT_1F(256'h90EA01A00029C1000114881A10548409F0C834098030C3044CCC0000800412A0),
    .INIT_20(256'h14D07D00802442238E40558C24348C800C588005439094403250364098808419),
    .INIT_21(256'h604CB42004000802A0400050040800C26F01E2149A4249210211049003102217),
    .INIT_22(256'h04A281C0411102C243000004000000210804100403854081506C1A120C1084C4),
    .INIT_23(256'hB40102DAE220100E0C600005A2001C0444800041020852FD171A621BC00E0186),
    .INIT_24(256'h00020402900B938890E04D308800D821C030480140280160000603011008D202),
    .INIT_25(256'h0C190364A90920400000200038304800330840008C5103D0DB3DB0008060042C),
    .INIT_26(256'h500B14000681D0321A0A6751C6080504E02500208802021858148C4C3080D856),
    .INIT_27(256'h0204A060B62480001EAC821480023A44B389023C1558600021E8000000400001),
    .INIT_28(256'h04610E8404830100821B825021818020C1008188000000A2C0007321F1401803),
    .INIT_29(256'h103040800DB302041000088200004003907882103400208080020000000001C0),
    .INIT_2A(256'h4C63011A20915E25833C202C405880F3C40E2041A615AB5E7CF1BC002006BE00),
    .INIT_2B(256'h3508008CC16A8803461C554286040D01F058449290A42111288002008C0E15C0),
    .INIT_2C(256'h1E0420004000280280000730200D054000048E00003010020189401CE5948704),
    .INIT_2D(256'h5C2D0100043E00209015C10134F7204C00020071204008C90606001101690032),
    .INIT_2E(256'h94808A404D00834C02A1410204B200000000001CC1B00707400A1406001030A0),
    .INIT_2F(256'hD7803C203081309E0106800400A850A040010C020801E000005800000C289806),
    .INIT_30(256'h229122090920200001223604A44A98002C01044C05E0802480030C304F8A5190),
    .INIT_31(256'h01809F819700C2038201C004480040081091304417280B26000404F104407280),
    .INIT_32(256'h4122C787208892600E40F8000031040C40DB1804028C31051020480404019481),
    .INIT_33(256'h830001328028043E000C8F029C42AC104A802428B1000BFCC83210010003C086),
    .INIT_34(256'h01E108101C804015400E448140820C880140D00000490140004A03D42C1020F1),
    .INIT_35(256'h3000C0120004056015980388001007800000E84100C800180070181424000300),
    .INIT_36(256'h86951C0604458C810D2000CA081C402008516489519B509201526C02800C0080),
    .INIT_37(256'hD8154D098006500004000400208000400C0010008045201C0003020102680308),
    .INIT_38(256'h40429E80282183A044140083B03D550420C0001B28E40425550403A810308800),
    .INIT_39(256'h0C10E582044024004724221700001195000000141AC230400C400C0440082000),
    .INIT_3A(256'h04840C40404803358A480C2A00480800042000094458320028A3049496A479E3),
    .INIT_3B(256'hB148000120000031280000088A0002149004C871109948E046040480E43B1208),
    .INIT_3C(256'h00050234820100002AC251C160405020001836222022733824C2018402F01CB1),
    .INIT_3D(256'h01804180CC00080000C8000040001000064800800001483042181000100AAA0C),
    .INIT_3E(256'h000A44021212010C401001D02088048418D01C76950E000352140890440B4809),
    .INIT_3F(256'h40085F202A501634340102100144002022540750AA00002001010005001224A9),
    .INIT_40(256'h020005500030D721006AA0001554200840004900C80900041554487002404020),
    .INIT_41(256'h2049306822070C1C882990A21440394338008B28080128240C2AA88430111010),
    .INIT_42(256'hAC0A01C0861DF6C578C6D0140208A00470200805040011000A00082800400928),
    .INIT_43(256'h413701F63E0960A8C06820C9014069C3060060CA100820004405A140540BE216),
    .INIT_44(256'hA1C013040211A014229E00402E44608310030019000404230021400980000080),
    .INIT_45(256'h21814C8399A80082904000200420D18058100C44320A04040450282A82C18100),
    .INIT_46(256'h0414E43CC00004E42B19A202081980004C004740440300D0A00C12AA400120C0),
    .INIT_47(256'h11330B269E0070102940C00000018081688780A550B108C09000245188640400),
    .INIT_48(256'h418D311802668402D40A0200C1C381D28882180080068001429C0544110F8889),
    .INIT_49(256'h03C26932E81019C04881C043A0141A6620212840701002808B0CA61048458119),
    .INIT_4A(256'h00802001D00A8000000000245904080040810B42B6014900043A41D2260E6150),
    .INIT_4B(256'h5498803319CCC10C1E0C020086000E1068AF0C21203090408168251003000000),
    .INIT_4C(256'h0002011A06806010C1AC40C1000C801C088E000A900281010852202058A1A009),
    .INIT_4D(256'h0F8D100000089188626300CC0B6781F34810140080A02640043005407005FA00),
    .INIT_4E(256'h0A14448045EBE60C150EAA8A662AA800920F5583A56F940441B882004A080234),
    .INIT_4F(256'h050427D0014A8021217CE3142400502D55096A0334C0E893001AA00480898000),
    .INIT_50(256'h03C142719139361A0A3488100241B248F00800394ED2040C1155418008291214),
    .INIT_51(256'h440402285289A0081210642F6050D500300479305290486102A0108100254480),
    .INIT_52(256'h40F980000400E233AA01040010A988C23880018900140080F500005550620622),
    .INIT_53(256'h190C20800203081404500028032484802012C00003289E0254898803294B042B),
    .INIT_54(256'h1200604014000022A004C001734084024004016A40122800350E550280429199),
    .INIT_55(256'h0C10A16E100487000000314000008902908B3001084010117304001C061A3800),
    .INIT_56(256'h8040042C517C2124111C06424598014400067200120601802D3820A081200208),
    .INIT_57(256'h012108008A15084030A1281940D0623AB0680802042014400001B8691096C408),
    .INIT_58(256'h43E894435600000980100EB00000002770800014B721F18019024CA000002113),
    .INIT_59(256'h3044C4491083260039018A8441A8020000002080919080006431C31000000A44),
    .INIT_5A(256'h3E03100447740083814420443C0A07A23603087EC632000001801502A260C044),
    .INIT_5B(256'h5F75092224609860112223000A490860905000100411010049021C0CEC00A201),
    .INIT_5C(256'h5B019205C80A65300181620187304158C12528521840B411A00092184011251D),
    .INIT_5D(256'h48220055918054D09ADC06C920C61FEC66D494188341520020934B80F1D85007),
    .INIT_5E(256'h17020008C0C4118100233A210E6E080028002044208211800400000101C08208),
    .INIT_5F(256'h0818100A0C800A2012841F403C042EC01D3E465C00082C62005C0B2000864290),
    .INIT_60(256'h80828C041848423621238104080002012000007011426120E01040190B020638),
    .INIT_61(256'h0000800000A08002000008090050004040420144280810704B00CC0400945024),
    .INIT_62(256'h02211C00004044823E0020002C002764C620081804394B1700200A0400411000),
    .INIT_63(256'hB48002B4140040221100007430011600A010780249A0060124515811C0100126),
    .INIT_64(256'h2200480310010031508023092C7540E20000C40C0468444400000240432A4298),
    .INIT_65(256'h01366063F362441328000020124AE0214C0CD801F9802050202042C000240020),
    .INIT_66(256'h80227B01208E28F042AC27845280C6150800000100210820004082BE08201100),
    .INIT_67(256'h0122008001884210211B0A3300840A406CC04842004104488100010401001000),
    .INIT_68(256'h20401C001000016A282400120C820040358200442308752206020200400C0211),
    .INIT_69(256'h04080447C20010000000000250200024065800080011A4080C1C287C00128002),
    .INIT_6A(256'h0A284010860E0500714140841100914189465360400110011AD8810040027002),
    .INIT_6B(256'hF3FEE4811A40180282004000040061020A2518A2629207100C02800900500224),
    .INIT_6C(256'h02848609088081400000000104510AB1041441144D2200A0A090910009708103),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000001),
    .INIT_6E(256'h00100106014000000100C8000000000000000000000000000000000000000000),
    .INIT_6F(256'h04000E311C26F3933E61C6C07784987C33A005441055000000FFFFFFFF000000),
    .INIT_70(256'h18126224A8000A80884122D80200065401029800000000000004480000201D10),
    .INIT_71(256'hC00000000000000228220AA00005141000001800806A64C14921620056804902),
    .INIT_72(256'h809D0000003F9E0544040A00F2A0454AA06084100D524200010A459000090282),
    .INIT_73(256'h96818CC6D1C5E404327088580180000000000000A20344FA1E962C8240000000),
    .INIT_74(256'h188410AC415A0AAD1849902E1220120280180BBD018535060E1400804C0250A0),
    .INIT_75(256'h000000000000000000000000000210C0231C0100105240000208842310480040),
    .INIT_76(256'h8C900200040612183162C18333B33060C183060C1887E7200000000000000000),
    .INIT_77(256'h403D001049018A8884D00018800800DD98400000003A1A100000008003B3B3B0),
    .INIT_78(256'h0010387A008000A000000080145086040207EB2142409C039681000001080022),
    .INIT_79(256'h000708012090083004112008000000061C50AE1C0E2801402000C0C30230C000),
    .INIT_7A(256'h0E82886400407EA03050224DD2690C00320004152007840000549C402A93A400),
    .INIT_7B(256'h000704140294852870B6152081E0046003C54002040A00808000010510013151),
    .INIT_7C(256'h7030C3030600160BFF8000E020203004E8058000000000000000000002206150),
    .INIT_7D(256'h282E118090C27E1E04833000000000B82602E1180480C13F0F440186042E8005),
    .INIT_7E(256'h7CF02244081000F4893000160149188789348926800800000C024840989F4905),
    .INIT_7F(256'h30480C12040205030000028049C50C1B000161854D2200C402A600008297924C),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_27 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_27_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_27_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000085024002400000088088050908502048F0CC040A8871802923C2CE047F72),
    .INIT_01(256'h0000000000008801011810000109000900000A0008482400240000A004800480),
    .INIT_02(256'h1200120000004400000020001048004800002800021100000000290000000850),
    .INIT_03(256'h0000000001100404000042400240000280021209000900002824002400000428),
    .INIT_04(256'h0146010804201000000400020900090000050000213000000002900000008500),
    .INIT_05(256'h000010201000010220000488042480021050840007010804201805000040004A),
    .INIT_06(256'h00A00009820000D0000000000A00B68080068040002000005B40600D02040002),
    .INIT_07(256'h2101209420A54C00020480000041000000000A00C83480000AB35C8100B16190),
    .INIT_08(256'h40803863840156150100082080809000000941660C006A0C0000809028502BC2),
    .INIT_09(256'h461450200010829844402010240000000210438001000000C841041010200080),
    .INIT_0A(256'h000140414200B000202820C646212004200104080320EA431080000C80084041),
    .INIT_0B(256'h0201000000080010100480000200000000000000000000080004000000040400),
    .INIT_0C(256'h0000088302100000400400206043EA0004008000000001021482084484003182),
    .INIT_0D(256'h00000000000000000000008140084100110200400104090080000000102A0000),
    .INIT_0E(256'hF200002008000543000000002000000000000000000040100000000000010000),
    .INIT_0F(256'h401501080020802143CC008205E0002A12080010000000801000000100200244),
    .INIT_10(256'h0A308515466432432500114A00008040204000002021009420062021208227C1),
    .INIT_11(256'h83FC6240EB00023A8C880B049822074284180170248C890175C0431815122380),
    .INIT_12(256'h00A020242C530022D0458008689C016251808C4300651241C000800B000440BC),
    .INIT_13(256'h1B68040B14A133429E6E2016864C4109401C309701D14111A4E0224022000022),
    .INIT_14(256'h00443AC2002004415405000080000409003089090875E4148270125AB2380D55),
    .INIT_15(256'h22E0024006C81801ADC7105C4C12A8B08C068780C4A09619E2287012A1480F20),
    .INIT_16(256'h0000108A500804726080003084F808882200000700CC1060221A645C00480073),
    .INIT_17(256'h5202C1889822019004420E94349428106802605323018C481010F162C2000290),
    .INIT_18(256'h9C5DDC8000806411FA800472840728140A10414021110205000098C412074900),
    .INIT_19(256'h4C330900286612982D9108C344400F21BC21008006857110184BC1600807E639),
    .INIT_1A(256'h1400080071045270A8CA188021010A4480740008880103819108F2BC6586A510),
    .INIT_1B(256'hF1001000160100001450030501C6002701C9601E6092114214451A019DA1804C),
    .INIT_1C(256'h21060120403800228100001064105225281110012524012400A0790A010A363C),
    .INIT_1D(256'h628F92207463129D40000E1000020365001011064908010033281C0238314244),
    .INIT_1E(256'h28831689A00180E3132B35102400612711E4DC942D501020D906201418020FC4),
    .INIT_1F(256'h1000804312A0B60916F91812B00055690E1480486948140410A275A3A486102A),
    .INIT_20(256'h024430080370478821FA003300110CC30314840582C2460198938DA47C06021C),
    .INIT_21(256'h1A20030600208232C8E11100246882FC200000A001A010FEE044510C36274004),
    .INIT_22(256'h04368DC2430820402F90A030018A14890000330045D00240505000003F868060),
    .INIT_23(256'h3805002082B08000420440C013880F0044000000200900B90311091A082A0552),
    .INIT_24(256'hE8B0C1D46029902C0C2480208420210005892890410010808A6607F30018030A),
    .INIT_25(256'h94022201004028C2CA60320200BF275400C00042400659B8A3C7800410000000),
    .INIT_26(256'h09081FA620940512810E0000000084081240095088000C1100730000C0944241),
    .INIT_27(256'hE2026001818260059C088035DA2D9D2A9180218403F87C00D0E0F0AB30022401),
    .INIT_28(256'h6C6920A51904278C861A41250380EC1CC102800020000010080A080009001803),
    .INIT_29(256'h130008C982700B0A140000E9081E2001E0018F9834054188922080008208009B),
    .INIT_2A(256'hDD00AA040143C418620A080010002000010008104092850A142843113A243000),
    .INIT_2B(256'h00860C84600C0146230C306405990B00F2146200201CC02104088230001022D0),
    .INIT_2C(256'h8B480C8222902C81006821E0000D14A81005012920A400500600A8DE30AF2152),
    .INIT_2D(256'h60347D80001F81049224F5055421EC520B0CC1812040480B00000012D818111A),
    .INIT_2E(256'hE110508828650A1C4B11202703720FF00FC03020E03C0E328500028300000040),
    .INIT_2F(256'h45005084A08DA0530084235220A34688E03E4914D281C856A0A8CC0081213954),
    .INIT_30(256'h206851C192A5A0110115410554AA8340A38040D4896004A42D58208687825280),
    .INIT_31(256'h227153007B6093064383C0042C00418053043900037C0B63A8140DFED2666098),
    .INIT_32(256'h4A4FA3CE680024800DC7010020AE0704008314031144C8F50038190E0C010CC0),
    .INIT_33(256'hC0B1C3B02039C430400A0C0193530970283010A0004A1009C52070E0000CC23F),
    .INIT_34(256'h26118A9ADEA4150004A02A0C048F8118C48110C903EC1120880800002721F41F),
    .INIT_35(256'hC002805000862030007E070D00201C00030307F8018060D0C1E191420A461A82),
    .INIT_36(256'h2580DE8063000265253140414A16C9000010C68310D0241031C0F240D0068017),
    .INIT_37(256'h8801308000020420044010041C83F841FC00901C500124AA8523055018100102),
    .INIT_38(256'h100197010B4A25330210368A1080001223E00099800444C80006400052228130),
    .INIT_39(256'h60008391214D70091004140E4001000000800003120A30000090E00410000100),
    .INIT_3A(256'h0C9022402204406E0029600010A008001441200000005040429284021E927900),
    .INIT_3B(256'h4C8000000C01400000000001482AA9021C008C2002918AF41F500000011E9048),
    .INIT_3C(256'h100A0000000100002C4415EB405410025463440000A0804E508095012A1C0002),
    .INIT_3D(256'h21404E01046044181E58E2902882F658181001848060830213A080001000002D),
    .INIT_3E(256'h0085013080A1050801911058040014045860A7006AD7808350411E900010D680),
    .INIT_3F(256'h00300084405520095E5B2104449C2A018000200000882820A770680510040302),
    .INIT_40(256'h020004800012820880400040000000417400000A250008000000028C05002904),
    .INIT_41(256'h240DB812004060401A080DB2D0543B44070500C020502A144000001200101242),
    .INIT_42(256'h744E11C410007F890559F4061046842211220841090018000B48112800008006),
    .INIT_43(256'h01070034B80540084068D0200001188804240080881814020B10022252000008),
    .INIT_44(256'h81E010A688007EF0001B02290FE2B0A3301A02003840040FE009098104D90005),
    .INIT_45(256'h09030049EA77A4800247048404A811040240110104AE7D15200D89EB400F575A),
    .INIT_46(256'h3C781CC22C152C1C069010C90608432298140B1C80079080000C003A04020480),
    .INIT_47(256'h310B408EB1C28A80E96144370B00D0096088C2E21980083050112B700BC07300),
    .INIT_48(256'h8C004200A62A4548C92058522520E4295000C8001000406213789842B2640030),
    .INIT_49(256'h003000882A02000E404080CA204870B00008002C66A3040206C91E5E8D938100),
    .INIT_4A(256'hC5A0009290148204105000045024403D44002008661240000025040080202820),
    .INIT_4B(256'h160880190C0040E40201028012630381102098B1320622200A30008200972000),
    .INIT_4C(256'h25A78A401004110520000D014812003C040474A8AD2109200800050004010120),
    .INIT_4D(256'h059228B10B41A143234029080965E02F485921CA083881C0040528131059FA1B),
    .INIT_4E(256'h20540C2871E1E600C94C000A9C000000950108801D0F75818531000000346428),
    .INIT_4F(256'h06992BF004400154703CC390D000002000140010B3CF000B0C90D2051E100024),
    .INIT_50(256'h1030E0F8507C1E01B63C6002C28000700A30C506842A08A8800002000009B100),
    .INIT_51(256'h810184411800180C8218100BC0003F0020000C2030104721580205D330180380),
    .INIT_52(256'h406000281C0000308A820209080060FA9E0A0000000800202C88240000090000),
    .INIT_53(256'h0C03F0352103201000000006001C09268083580002520003D4A8822000C121A4),
    .INIT_54(256'h81001A001442600600000C800100944C206480243D4138012028000800004500),
    .INIT_55(256'h656008917D8688BBC02121817A901300028050498748A0894411492014B02C11),
    .INIT_56(256'h062004DED13C025C60100002802011A3CA400823202D1589E89326040010422D),
    .INIT_57(256'h0028A74586D20A4C38F00AA060128626A0306B280108A892942D20609306451D),
    .INIT_58(256'h8BC99402320C423959102B9362010206612C10B416043030F9C64010B8073990),
    .INIT_59(256'h204044001004442011031080981444940A04804200083B50002001919150708D),
    .INIT_5A(256'h1E0A0280300CD4A808800B05204406270608030C940F098642039000A2201054),
    .INIT_5B(256'h1000240104C044080018018010000400048249268424003201408800B1B5007A),
    .INIT_5C(256'h29170201C4901F810C8C8040008C001012050280000201040060200508520525),
    .INIT_5D(256'h002085000800041C04033464000800335C9810028042431184680E480D001060),
    .INIT_5E(256'h0422A0C220004409100008050A0DC43044001401101149A11039090122000044),
    .INIT_5F(256'h428A85010C201080020007C22226488000ED826D0941A040401001A808844408),
    .INIT_60(256'h301003420708300041008000000060008405891B114040800280224148009005),
    .INIT_61(256'h3880383318080D209820B8058E12191845228C25A4034818085BE62168130806),
    .INIT_62(256'h05A0040110C0369D8279E01081006066004621004284A15010000A20190D5015),
    .INIT_63(256'h05290526A093F84425000882708E0000B3840648246064A4C9510434108E8320),
    .INIT_64(256'h0143280532C800844C00002020404C8080857280E16A003825C1201002841D24),
    .INIT_65(256'h468E00818C590008A8088802124968012BC80151022804A40212121090178404),
    .INIT_66(256'h01C60C1214000200028380E30381800A048A0F35C05144410001400048122C80),
    .INIT_67(256'h000C0580019842010A181A082C00C8040380030020A853050B000030410130A0),
    .INIT_68(256'h00C00252810A84109700584888200240740548892417041041807424561105B2),
    .INIT_69(256'h011602894B428905064A0420840909128A017002A181B0040044C41800000022),
    .INIT_6A(256'h58844C625B90C6720E00A14B845A922842840B140080520E01C54B2080018000),
    .INIT_6B(256'h3809D4011A0007014444A9228C12D330222CDE5014E673938135032E7B05A096),
    .INIT_6C(256'h028486090C0C04048400240282428D1E8A03A004211980A5A0760E4000A0000A),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000001),
    .INIT_6E(256'h0001000601400000000018000000000000000000000000000000000000000000),
    .INIT_6F(256'h800180296FDECCF89BE89FA0DDDFBFEE98DC8001004000000000000000000000),
    .INIT_70(256'h04981B1040000A288999011556001420208C00880000000000001AAAAA894088),
    .INIT_71(256'h800000000000058012F50406170000D6D424240184C051483048588824EC4408),
    .INIT_72(256'h10301000004054024210595B285D888000433842E111224431A420400002A02A),
    .INIT_73(256'h004C8044083A180984000000C4000000000000000CFE00024048404440000000),
    .INIT_74(256'h625088115000D0508C1200420894891042F1A0404710901843084200240124A0),
    .INIT_75(256'h00000000000000000000000001880C230080A811E2090108002101C886064C05),
    .INIT_76(256'h4240606230B750D9B366CD9B33333366CD9B366CD94000000000000000000000),
    .INIT_77(256'h130082023056A0446010000845430C1DA208482A04003A08F000044130000006),
    .INIT_78(256'h11418200840004400000022002084811077A0050287412D2311C6A9A94220000),
    .INIT_79(256'h000022B01A280304E22210F000000000221B0161110D802293500482E48B2A0D),
    .INIT_7A(256'h9020E60000187E82040550C00B04018D604003A07AE020800022011080675B08),
    .INIT_7B(256'h40A023982402100088355214AA00ABD41001008400100008218618E09C10844A),
    .INIT_7C(256'h5802638020210103FF90511A405CC01110022001C00000000000000031144208),
    .INIT_7D(256'hE101213240990080B0040200E000000194601213121098804009401408000790),
    .INIT_7E(256'hA200548594000082001C0001CC8001200C05992159440000021991200440A010),
    .INIT_7F(256'h830060C008A550B000003419A73210C4000607724D028085E41C40004C6501C2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_28 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_28_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_28_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000A088050900502008000102CA85810429600240808370),
    .INIT_01(256'h0000000000000A01001010000109000900000A4808042400240000A004800480),
    .INIT_02(256'h1200120000000500000020001048004800002900020300000000290000000050),
    .INIT_03(256'h0000000000140404000042400240000282020109000900002824002400000028),
    .INIT_04(256'hA616010804201000000400020900090000050000201000000002900000000500),
    .INIT_05(256'h0000002000000102200004880424800210508400170108042018050000000004),
    .INIT_06(256'h00A00009000000D0000000000A00B68080068040002000005B40600D02040002),
    .INIT_07(256'h2100289420A54400020480000041000000000800C83C80040AE9DC8100B16190),
    .INIT_08(256'h0000086384415615010908218080B800000900909104000C0008009088500042),
    .INIT_09(256'h471050200012C29844402010240000000010010001040A81C001040000004000),
    .INIT_0A(256'h0001D0C1C200B0002028A8864C212004228104090320EA46100040C8000848C1),
    .INIT_0B(256'h02010000000800101004E8000200000000000000000000000004000000000000),
    .INIT_0C(256'h10040883021000004004002060436A000000800000C101000482004004042102),
    .INIT_0D(256'h0204400004040000000000014008410810001053010509008800000000020002),
    .INIT_0E(256'h700000000800054300000000200000100000000000004000000000000101C000),
    .INIT_0F(256'h583D011040210821000014820630A00E94000A10000002A01002000100200240),
    .INIT_10(256'h40108001000000006008434850A0881C604220040A8190218428065344800061),
    .INIT_11(256'h42406100048160148C8000048502004084146020200081004000200000008002),
    .INIT_12(256'h002C20A028C10020D0458088C05D6D63878101230C003641CAA8A0105A0040C0),
    .INIT_13(256'h0348304A13F7AB42066781058E4461084285D0242005D2318060660028000040),
    .INIT_14(256'h800030C0003900491415300020081008410001010001C445127052BAB2FF7155),
    .INIT_15(256'h2040004084C8100420D75055443200A0440E8C045422B41DE629003209480020),
    .INIT_16(256'h04C8008020400512680000100410400A0A04200101449850A302040800082110),
    .INIT_17(256'h0300000E08380A0002491C84240CE0A00802701B22026B4B84889170820A0320),
    .INIT_18(256'h9E698084108045C1038002120410000404002170201082018021D84000017900),
    .INIT_19(256'h42378980B02D1010CD0020513520CF0004200000028F05900020410508002228),
    .INIT_1A(256'h50C9314211488A8528021320C1021A80006CB4498845208111003080C7C6AC12),
    .INIT_1B(256'hE108D9013211B0C000000015C20408283246408600C0180A4008802119210142),
    .INIT_1C(256'hA10A0330000E038A601420C364000020000010000540012D5120003202000000),
    .INIT_1D(256'h9245800110415F045002030CFE00026100200018010081002A0206A268126800),
    .INIT_1E(256'h00850109A2A4000006402001000805080104040E44101364295C202489420044),
    .INIT_1F(256'h004302201002FC6D0C8DD818A414040402440040015150408080602113043002),
    .INIT_20(256'h0A41A500233083A8A35B04B68C1481010100800101820400B09301C419800218),
    .INIT_21(256'h0220010604A18A12C86B110404E98E1C6744EC38002249BE0601C10016A61481),
    .INIT_22(256'h06848D8212005001008010030108040108000905000C0887020040A302924862),
    .INIT_23(256'h1005002222200000C100400008C8810744C00C08000900019713090218024512),
    .INIT_24(256'h088005121009902C810000148420118144012880110214208127242305000082),
    .INIT_25(256'h8180208502204866000020000186015008481142511503A04800000404000400),
    .INIT_26(256'h00041CA742D61402820200030000250C02490900004006110920460010040011),
    .INIT_27(256'h2200116481A7200400C48C01D829C12A8184210C00108408808830228C000201),
    .INIT_28(256'h244122210100000C1332811826CA120467928880810008220928042600201C84),
    .INIT_29(256'h203080812E000200140400E810022000101080983421A0008C020041041041C2),
    .INIT_2A(256'h4D40AA244145C4182A03D817B02F600003601AB659824489122401100800C041),
    .INIT_2B(256'h020C0C04600C0147630D227485190A0002144A00200040004048020801148000),
    .INIT_2C(256'h0A60494800002C3082200021180C15C21285402100002000828368460086E030),
    .INIT_2D(256'h64110881449F0115801C052135840956A32480E9D03844051030004100051072),
    .INIT_2E(256'hB18058C02C610B1C490120220AC21DC01DC0203AC1380EA00000000000000000),
    .INIT_2F(256'h0120408000192072018E804620224480A03B0C1442000C5680D808008900011C),
    .INIT_30(256'h210A904228A4C8110131410464228202828140D48D6044A409180000A7800008),
    .INIT_31(256'h201151C01920131648804200EC200800539441402B040020820005FC1A445618),
    .INIT_32(256'h00000029088892000807F90020CC070C008B1630315448350230190A08010CC0),
    .INIT_33(256'h0030A084A18BC44040A901E00F534950291017A202060800050800B00000C308),
    .INIT_34(256'h20100682806445020D84461010008418C00050D5006C01220800000009012002),
    .INIT_35(256'h7210487504800402161E0C0D02410F800303E77808C060E0C18198022A404288),
    .INIT_36(256'h906406C06841800424094002064683060C6006C102D0040234221200D80E4407),
    .INIT_37(256'h829008980120002000002000308478423C04028C500C0C60400410000A140902),
    .INIT_38(256'h50010090225A64B250D0028090200004002000C9000400C80016201012229300),
    .INIT_39(256'h04010010244C70191804120600108840040000031000B2500830E08400000102),
    .INIT_3A(256'h2200424DA2212002002DE000200000003629DC00030C884602B1000436800144),
    .INIT_3B(256'h0080001009800000001000014800031ADC44EA20008109040150000001808041),
    .INIT_3C(256'h110000000000000204406940404400000220400008082000508091012102C812),
    .INIT_3D(256'h214000010620044450C8C08020023010100001800160A3001B80000020800029),
    .INIT_3E(256'h3890017083A0501000901048400005200900400008520082D0511A9051504684),
    .INIT_3F(256'h8000104500453009067B34244C182820C05400000008280083B020800058080C),
    .INIT_40(256'h000000C000038A0404C00000800000114800020A100081100000028200002844),
    .INIT_41(256'h61DDF80B42020606080061B250CC394031020000204410400280000208010222),
    .INIT_42(256'h742E8BC0000C0682838034089240802010090921201040000200508820D48100),
    .INIT_43(256'h010100308001420040241021000000042424008080181020042440B130088888),
    .INIT_44(256'h0000100400000620009D20201060F0821200000018040080C049098104D00001),
    .INIT_45(256'h0B0280A4010BF4800840068401A010C000400C0100AA5404006280208001410C),
    .INIT_46(256'h01010580041460040400006D1459212220104B028086008208CC902D86000580),
    .INIT_47(256'hFB0249060402F8B86040401001F0004000801100C0000801180921710A204020),
    .INIT_48(256'hCD00200224264744892466044C0400200100C800100802200310034138051100),
    .INIT_49(256'h0004000C2B10000A00010004200200201000000D041302000100006284039100),
    .INIT_4A(256'h06A0080280140004050000445004001864422008341201182021045080002520),
    .INIT_4B(256'h02888008040000E4020106000042001112000D9380020A8080524012008900C2),
    .INIT_4C(256'h050009DC41240994200005404800413804440400A80008280C00154102010110),
    .INIT_4D(256'h062038310000A1432140090A0220000040500101002080C04080800C4303D820),
    .INIT_4E(256'h2B940C0C51900684060C000A0500000094A21400940F01814020401240004624),
    .INIT_4F(256'h069D0020080000100600C8029020002000000203A409CB230C008444430427E9),
    .INIT_50(256'h10308088604C1900900C2C1A428000600A20D54088088810480000040008201A),
    .INIT_51(256'h42880C115A4C145801080080240A020001400B72381147214002241C008000A4),
    .INIT_52(256'h000080A19D801400AA4002000010307A81000000000C000200091200000D0444),
    .INIT_53(256'h2000F8942003201000002000840E15222049180001760803D490800000812804),
    .INIT_54(256'h0204080018C0000200020090010014442160902429001000A008000000019500),
    .INIT_55(256'hA00008801908880A424101481494040410001A48084480880001081F84922001),
    .INIT_56(256'h0000008C45006A00401020004008102042000080202110082081028800007205),
    .INIT_57(256'h0008A64412C31C6082055480E2A20D8200B44A301428F032002099E812064888),
    .INIT_58(256'h840D1403D20442295011E2902203860449281016000000A4818200148A552090),
    .INIT_59(256'h0280449240000882059304A020404C1402201000018020000A0082010A484400),
    .INIT_5A(256'h001400920B70128804C05E74A0260E760608901E02860A2000000000C2281858),
    .INIT_5B(256'h100000408C44014A001440002492318604804924C000411400491800C9144034),
    .INIT_5C(256'h091000121400078140C0C0024D0584000201140010285081204C330008B00106),
    .INIT_5D(256'h4820850202043028800026008418400144980088A042729104604313010030A0),
    .INIT_5E(256'h862070400809480152830840028C443400000041001048831039291810010040),
    .INIT_5F(256'h428A85030C20108100902054036A99034C06C03710408004112E00A92A26008A),
    .INIT_60(256'h21551000018870000000808020114211A421811A114040000200214720005121),
    .INIT_61(256'hA808E81A0BA00C03883CE8010410100048000014000044183877E68431500000),
    .INIT_62(256'h1C0404161840080A3EC160008008006E0A4F02008068810030008A2111AD5005),
    .INIT_63(256'h08032028101050801100C5827000082031800149006000A86C0146A401230004),
    .INIT_64(256'h024208050248000008A4082D0040680280010200C1281008044C24008A010024),
    .INIT_65(256'hC48F049D09143040344B6302104938208940001780000401042802900E948004),
    .INIT_66(256'h00828050C40008000200980002A1400004201F1189514020890000000C322C3C),
    .INIT_67(256'h0100750001880003F14618522CD0090201C040140AB040051A0005008119F020),
    .INIT_68(256'h0684001383208F191221DC8881208449C40548892512044AC0845420D21105B2),
    .INIT_69(256'h109488811446C80C0008000000A008020A4134123092280D09EC0F1880102406),
    .INIT_6A(256'h089048AC489E042615000008844A92A052700A00600451A201E4420040308068),
    .INIT_6B(256'h000015011A080580C845A9228D129133A2A22203A32448B0881505124A856004),
    .INIT_6C(256'h0284860904008982C7022042E2630C42AA041006A5448DE1A016044001000008),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000001),
    .INIT_6E(256'h0001000701400000010118000000000000000000000000000000000000000000),
    .INIT_6F(256'hDEE73EFAF3555754026373484511670372140001541000000000000000000000),
    .INIT_70(256'hFFFEFB1DE8000AF8A9FB27FFF402F7DFFFFFFFF8000000000005F333333D9DFB),
    .INIT_71(256'hC0000000000007F6BAFFEEBEBF5D75FFFEFEFEFBFEF9FB7E7FFCFFDF7FEC6FEF),
    .INIT_72(256'hB7ADF000007D6BD7FFD7FFFFDFFFF7E9E3F7FEFFFDF9FAF7BDE77CF0000FAEA8),
    .INIT_73(256'hFFFBEFF7FDFFFFEFFFFFEFFFEF80000000000004FFFE7EFF5EFFEFEF70000001),
    .INIT_74(256'hFFFFFFFEFDCFDBFFFD7F9D7FDEBFFFFFFFFFEBFF5FFF9CBE677DD2806D03F43E),
    .INIT_75(256'h00000000000000000000000003EFBEFBBBDFFFDFFAEFEBFFEBFFEDEBD75F5F5F),
    .INIT_76(256'h5F5EFB7BF7F77AFDFBF7EFDFBBBBBBF7EFDFBF7EFDFFFFE00000000000000000),
    .INIT_77(256'hD5FCFBFF3CB7FAFE00E00013CD1B6DDDBB5002EEF79FA017F000075DF7F7F7F7),
    .INIT_78(256'h74033FF9FEEFFD70000003FAFFFFFF5FD7FFFF7FBFFBFFFF7FFFFEBFD03E003F),
    .INIT_79(256'h0007F7FDFAFEBFFF603BC3FC00000007FFBFFFED7FDFFFF6BFFFFFFFFDFF6BF9),
    .INIT_7A(256'hBFA8FF3DDDDEFE7E7605000900247FB5038006FFFADFA000007FBFDFEBC07FF8),
    .INIT_7B(256'hCFE7E49EB4F737BDFF7FC7FFEFFFBFFCFFD67DFEF7F9FBFBCF3CF3CF3D7F977F),
    .INIT_7C(256'h7FFE7BFFE9BEDFF3FFBFF7FFFBFF7DFFEEFFEDFFC0000000000000003BBEEF1F),
    .INIT_7D(256'h9FBFFFF7FFFBFFFEBFF002FFE00000FFFFEBFFFF3FFFF9FFFF3D7FF7BFE7BFFD),
    .INIT_7E(256'hDEFAFEEFFEC3DEF3DF9C003FFDF9EBFF803844915F7E00000FEB7FFFFFFFFFF9),
    .INIT_7F(256'h1BFF06FFC0EFD6FFC0001FFB7FF780080007FDF791FCF2F9FF9FF800FF6FFF3F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_29 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13],ADDRARDADDR[14:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_29_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_29_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000042000000000000000000400004000000005004200D50120016C00000020),
    .INIT_01(256'h0000000000000000012000000000000000000840000400000000008000000000),
    .INIT_02(256'h0000000000000004000000000000000000002100000100000000210000000040),
    .INIT_03(256'h0000000000000800000000000000000200000100000000002000000000000020),
    .INIT_04(256'h0002000800200000000000000000000000040000001000000002100000000400),
    .INIT_05(256'h0000100001000000080000080000800200108400100000002000040000000000),
    .INIT_06(256'h4000000000000000041000000000928080000000000000004940400000000000),
    .INIT_07(256'h2100208420054840000000000000000000000200002000000AA1120000102020),
    .INIT_08(256'h0000000120015400000920008080A88000004142110000000008000000100042),
    .INIT_09(256'h4014002000004010450000000000000000008000020808814000000000000000),
    .INIT_0A(256'h00008080820020800000A8424021200422000000010002401080000080000081),
    .INIT_0B(256'h0200000000000000000408000000000000000808000000080000000000040400),
    .INIT_0C(256'h1004088002100000400408000040820110201100080101021000080004041080),
    .INIT_0D(256'h0204400004040000000000004000000011021050010100000800000000020002),
    .INIT_0E(256'h800000000000000000020800000000180000204800008010000000000000C000),
    .INIT_0F(256'hC0284108C824C10F154110112B80061494600810000002A04002000100000200),
    .INIT_10(256'h98E3C54602200840E10422262B0A34857000401A800081246844A20940040023),
    .INIT_11(256'h4C54048066910803EED00DB000032243E40821388A0421829C4E031F85C7A096),
    .INIT_12(256'h282223040902004302A0008086F001103FC088018840C2100004000494410003),
    .INIT_13(256'h6800083F294240871DB0F189C00BB402099CE1311FA4C52435008800CA14889A),
    .INIT_14(256'hB75091A63739C68E6BAA0082A46BC43C253189E940AD80C08006400000411620),
    .INIT_15(256'h4513AF02C010000031100010C07CEB3E032154AD0B05A7900C88016628209460),
    .INIT_16(256'h01890100825050C00940380380800076F8102C8C000224120C4E0AA275E0B000),
    .INIT_17(256'hB1126962A04E951202000488E1FC000E810A0AA0750400010081825482000417),
    .INIT_18(256'h009840460FE4B80648C205000A1ACC108836309820298682E016570402009400),
    .INIT_19(256'h94F6731540D261202000208608411F02280812E0B001441142C07B261D2D7646),
    .INIT_1A(256'h01D8000B02C14923998A598C034709DED9000115B0C40160614D6100292E6120),
    .INIT_1B(256'h80A9B901085150D0A2CA4016035840207AA0022C8188001BCC1419510B6C8802),
    .INIT_1C(256'h112600804C10300A1A0020000008002000650020220F2010A0B0032B010C0DD4),
    .INIT_1D(256'h122011D009C5A5D8ABF2D0560201098420E0A80106A1012891800C520DCC8128),
    .INIT_1E(256'hC021278001E672FC1BB8C0D004292D0640C8840A6B33B97B72C48DFC4A070204),
    .INIT_1F(256'h1E4012014060403E020920202400010BFEE6A99A82E5370E1D91DBDA82201F2A),
    .INIT_20(256'h8C9A80020220F1324816554086D8F18727E400C91F2CC403E6745B4000218CF2),
    .INIT_21(256'h8440EA04040504601022212804898290E26C4D40E04F4D7862BAFA342AF56608),
    .INIT_22(256'h63A490D60410B100E4000200820B58C9190198CEC02C07C3056C41A4D33D60CF),
    .INIT_23(256'hA004082760020C00D40EF2D4400CD190002244004302E4810B2480DC031B5E50),
    .INIT_24(256'h99124476310000040740483D9863118148A2781042021200034529201400010A),
    .INIT_25(256'h1F026553804272A62060000840A4A2BC050895E4D11A682D802A840E1A080414),
    .INIT_26(256'hC1C8330474E40C69031880112134859A848E131088C90A16310044800415DD89),
    .INIT_27(256'h082222409171D84140B0AA2CB0CF815CC00801D4165123E90DAF21C51BA8F089),
    .INIT_28(256'h08004801001100244D294B6C69482120A690505822501480086A100501213489),
    .INIT_29(256'h634918D1FC55120C80004293D89770003019941108244000C104045145145104),
    .INIT_2A(256'h3D461E4444C714424A29925324A6492292149021412A142850A12A0418920093),
    .INIT_2B(256'h68822E4F584C86002A0A0A22111122C002860C0061EC00402680020082110801),
    .INIT_2C(256'h3274B8D2AA153908086C0038181001741408C282C02810602286804402B742C2),
    .INIT_2D(256'h618159131C9F063510981CA23112684A6632831915290A10A065838B60C28695),
    .INIT_2E(256'h61A0D0F078681A15C341601230820282034420C6C6B831B04086022054000205),
    .INIT_2F(256'hA42443E2180D54DBA4087DFE12A04088500460CA18000C657928D6A9C825E880),
    .INIT_30(256'h080AC6450CAEC251A918390464280E4A708A629C812A05F6C89A0824B8BE0082),
    .INIT_31(256'h28243AC2AEC99215C0A6E31D4B31D803116E0455F90DE4808952E005514A3218),
    .INIT_32(256'h2B6A803112EE92200AB681802102217E241EC641653C854005699C0EFC481C83),
    .INIT_33(256'h1521096492AE840088812FD51815436063203380040C0825525200152904C611),
    .INIT_34(256'h22232D1780C8CE4C1D95AA33200404B096A0D2864AF9D1069C843280082A3002),
    .INIT_35(256'h82008831351415000A7C188A04C4081803060041008841888311AD3487C57149),
    .INIT_36(256'hE4C556624040A1DE5210825A8C75820449110593158C031720628A40B01C900E),
    .INIT_37(256'h1202F02A1106050000823A222080D0402080601920820B0B066602688EC80004),
    .INIT_38(256'h0C549093F08801351F9CDE8A39200015CD400010800147A000146000E0052208),
    .INIT_39(256'h7442BA804500445A7000BE2F9000C0000022A2031103AAF818F0E18400800684),
    .INIT_3A(256'h8A263449FC25415FC07D780050BFC822FC33AC000CCDCE8FD7218D0628120046),
    .INIT_3B(256'h89022A0087C05F8006A8002E42800100FCC5FF500000000168280031C102904C),
    .INIT_3C(256'h080200000440454023A07FF9041031200062440000A085E0A2CDE59BCA048A1D),
    .INIT_3D(256'h4000C0029032080A24C07980E06520821280A344710200AC6D02047D81400025),
    .INIT_3E(256'h0516891093542030889120F1810E026478128100B80400C1A0834406C12C0000),
    .INIT_3F(256'h08105A07000A416B061F407D9B540E0D001C200028135820A0A850B781B049C8),
    .INIT_40(256'h00888A84444418850800080200006742D000D05701688020400027560128590E),
    .INIT_41(256'h016CCCCB068A77069450025BB35B0282081C127060A06A304080005448190604),
    .INIT_42(256'h90040228380402826533090080F60443809A2B456D2897082D40A8E85F2C0050),
    .INIT_43(256'h004E02418028E000000002204208DAC0000828640881560010294280C0AD8B34),
    .INIT_44(256'h10149B30076944C439062A0B40888210D20802088016F1B4C0000940DC40220C),
    .INIT_45(256'hE81E105036C008005C122480C74800045CB00009410A131480068101404814C2),
    .INIT_46(256'h000C00154454F80C299214E811612054B00E4801004A8F020092910B82028008),
    .INIT_47(256'h68014D64A0E30C1421E040150210502FF0000312484091500A8166020BC06E22),
    .INIT_48(256'h492962624C0609C8149510AFD52004A6C20A50ACEA85274C524853842D4B183A),
    .INIT_49(256'h0006B320A203CA846903DCA8098191144000004C0F1F0420000E8A070DE77267),
    .INIT_4A(256'h69A20C00402D830D1AA1D00EED380D32DAA0420542A34589A17203C10014A16C),
    .INIT_4B(256'h15B882020180800814128E809ED6A07C42B1742805042E10D121D29205021062),
    .INIT_4C(256'h05049C8084B6910D23874CC0B400457C285CD0282124A548103F2A03511192C0),
    .INIT_4D(256'h0F1B28520801F4E843CA18F60C6425D1C81189451328391CA4021489CA010121),
    .INIT_4E(256'h5CC00C1C64700114EC80000117000000010A1D02BF20BD19C1300001412A82FC),
    .INIT_4F(256'h05292D8030400194A6013101A240007000160408E54240249484C4001501D7ED),
    .INIT_50(256'h351821E810F07365B59C6608E06F83AC08B4D403C3439F8810000742000FB77E),
    .INIT_51(256'h9900B40AD71E89AC92D883E82C16A382E60C24BE348141451C06018B3E080508),
    .INIT_52(256'h4682805121102A5560059609919560B18202FC00E01A00465A93040001C80440),
    .INIT_53(256'h001520BA5E4B781C000CEB008B25288580B3488A88E08AB34082CAA0208376B0),
    .INIT_54(256'h434AC21804C24798300625A0A918A4D9B14D6099A69B0082000200181006BE04),
    .INIT_55(256'h4B42132A6901893CE240A5C4751D040004AC50421900C2864506600196066151),
    .INIT_56(256'hC2A6C3B78886846C709CA0443F280DC689C402EE40CA67908891239300002248),
    .INIT_57(256'hA3116409828AE20418320E112430412D221C232A82605810F2452F00100848B0),
    .INIT_58(256'h000E9008C0068220041FE60034125A80180060A4005C1079A82008891A0F0559),
    .INIT_59(256'h1042229A488452955095001813076441402180001401E322841033520384FC81),
    .INIT_5A(256'h007A5138FF0D201089849740044C195D82518351224A0380408FBC0130C90180),
    .INIT_5B(256'h0A02204011000032F40552959692528284E000002024C0369894C03069E16009),
    .INIT_5C(256'hBE05312B6720AF824F4B4A27444C02551262328C0106C8052541D76604666271),
    .INIT_5D(256'h680092DF500889302B00C04C441C5A741C89892021051BA18CE08C2503527068),
    .INIT_5E(256'hD2F0D4E131816C11F640C4426800882E00600F4340B401022432120D824100D1),
    .INIT_5F(256'h32626428F04C850E3128003C0255500F835C80664DAC204427B821D9BA9358D2),
    .INIT_60(256'hA104808408052240B52488C1A8157215242A80EB81404043442FE21442188480),
    .INIT_61(256'h2806080000004858080244A280465081131B88590862168473140040300610C4),
    .INIT_62(256'h12080401D80A601206C0A0204407403D880C2A282C0871850049024100904002),
    .INIT_63(256'h544025E08C85C1A20584741C10060E10A0B400C311A006264592023A00B00206),
    .INIT_64(256'h63054183309110F3F1A9E000A01280830A82D446C200C10482204A208E6D95E9),
    .INIT_65(256'h79484D06E4427BAD44400BD10284502FA22806581A222A2009001049006AA044),
    .INIT_66(256'h218800AC800862C01295001177630A2704200A24802920210485054008241A00),
    .INIT_67(256'h0000080206146201009E72D858808384397840000169018410020500010E4002),
    .INIT_68(256'h4140209100000843042804091801000846434010019444184D024E0064004228),
    .INIT_69(256'h20100840420350000414E000000210648340600139B0800801E2349418100602),
    .INIT_6A(256'h184650A2907C401620000084001C90C201420054445000222411C400411CF290),
    .INIT_6B(256'h015920114126E0120814C20428046720C12003A88E0C8522890C408142014344),
    .INIT_6C(256'h00000000080809A989408311341B020186005484540A5B43466C82081A000012),
    .INIT_6D(256'h8A88A8002882208A5555555555555555D554D57D555515557E009E6432AA14A8),
    .INIT_6E(256'h00D7D5500DD5245B3929DA0529483A4A21A86E72D61638420B06353940C92F40),
    .INIT_6F(256'h000232049411A2E533353860552265A3D0640A5AF050505050FFFFFFFF000000),
    .INIT_70(256'h06C4818973088B44090B35805726E006D40002DBEFFF1DFFFFF14A2222210428),
    .INIT_71(256'h0404254908445EDE4C92830A4194D605A42C7CFC2D00200088140591C8E3961F),
    .INIT_72(256'h29082009410E1A1D46053AE241912541DE1B4F48525350B18C48C48028A0B84B),
    .INIT_73(256'hB88A71288E01603049A03F10097AD7FFBFF77C24500200A286701005E0E91359),
    .INIT_74(256'h1120408A080540D1083AA08519A214130006520020628005E05279022549477F),
    .INIT_75(256'h240948026284235804B5192D4EC02481058A3630213A04A00000024582123614),
    .INIT_76(256'h01030EA8565045A3468D1A344C44468D1A3468D1A309AC00488011006202C401),
    .INIT_77(256'h29C01810012EC189E5115CEFE50000FD98101023FFB8CB502A0D410656060609),
    .INIT_78(256'h145027800F78C500092A086180940283A015A001822688934EC1104481060103),
    .INIT_79(256'h14100C01842866F403251810020A406E26E044001378480040711C4000280700),
    .INIT_7A(256'hD93310000462FF8365DF14291389800111402458811804014B70530BA4FE00B8),
    .INIT_7B(256'hB050594F204C4D6A98382523120C00C07C1485141C5008280000000005C0B1A0),
    .INIT_7C(256'hB5001EA0015820CBFFA2110298004C0106022000680808818A00902550020E90),
    .INIT_7D(256'h198403800182A0E084411200204A46080E004038002981507031A803804E8029),
    .INIT_7E(256'h0080B9039581DE6702000140A3E74CF84944024133C40185680411E4146A2082),
    .INIT_7F(256'hD84476111460A000C0200B00130504E10085120546832D069600181084166A0E),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_3 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h02800502400A4000080003CF050800D10809FF206002407FD86087FE00000042),
    .INIT_01(256'hC200100000800039E13814000509002900000A4900052400A40000A384801480),
    .INIT_02(256'h120052000040000436202000184801480000294C400380040000291000280051),
    .INIT_03(256'h0020000100000E05000142400A4000028240014900290000282400A400140028),
    .INIT_04(256'h9006274805201406C404000309002900000504C4001800400002910002800504),
    .INIT_05(256'h0000102011000102200000880024800210508480170118042038050000400040),
    .INIT_06(256'h00A00009000000D0001000004A10B68080068040002000085B40600D02040002),
    .INIT_07(256'h200028B420A54400020480000040000000000A00C83480040AA15C8100B16190),
    .INIT_08(256'h0008086384855214010900218080B880000941421C0000080000009088400040),
    .INIT_09(256'h571450100010C29844402010044010000010438001040A81C001070001000008),
    .INIT_0A(256'h0001E0414210D0840060A8C644210445228104080330EB621808000A0F0840C1),
    .INIT_0B(256'h020100000008001010008D00025680000000080C8281A0080004000000040400),
    .INIT_0C(256'h00000883021210000000082060436A29003981000000010A9480014000047790),
    .INIT_0D(256'h0014400000000080000000814005200851001053010409608800000000024000),
    .INIT_0E(256'h710400000A0005C3000000082000001000000148000048000400000801018000),
    .INIT_0F(256'h405FB0226604407137DD584706FE060F3A700A10000042A21202200100B90250),
    .INIT_10(256'h0BAD30518000CC0049409454DCCE0D40C34BD251C0235BBD342A3643B5628FC9),
    .INIT_11(256'hE37FDD4005840446080A40043F7787420019D82904A008AE0001B80061100F90),
    .INIT_12(256'hFFA121A210D05860A9E00089D81D001C713D06420F5AD6710AAB8C05489F55FF),
    .INIT_13(256'h47C8081F38A123C207441585D645410A588452013FC1CA319FC4EE288819CBC0),
    .INIT_14(256'h97F9AC10F5C3829E20021F001EDB7376556D6DA2B17C144EA2501318B2B0533B),
    .INIT_15(256'h0BF19C4E84A99195ED95504D839647E75AF80D29DBEC7CE043837ED400023FED),
    .INIT_16(256'h5CF2B50124D1D50A6367EE01580F5C3AD205E7C155C11C110B7AA97E3389A165),
    .INIT_17(256'hBB3CEF3F0C388FAA626E2444D018C90FFB5A5F372057840070997562E08212A3),
    .INIT_18(256'hDE799F960AC44E01FF56BBF20E064DB536C1B5722B4A2C5991E7E7462421700F),
    .INIT_19(256'hD5B77B9A21AC44286D91001419086F07FD866E5AE80FE5F068EB89450507C028),
    .INIT_1A(256'hC2C585427628A1E3129A912AFE9A0088FB8815FB18A5EFD9940BD1FFCAF2AD56),
    .INIT_1B(256'h8188A91F3A5150A2E28817D5E9E9390EB18F897B10A23BA91D8AE321853F130C),
    .INIT_1C(256'h31200630182C320D428029016C69A9EA95C6C0218F4890062128FF228080367F),
    .INIT_1D(256'hCC0C250BF194731CF1CBDFEF00035DC0EFC0E62C9733B2CE38B7FC91C00CE87C),
    .INIT_1E(256'h933D2061F44D55FEA221A24217618F13F16E1D2B0421B1B0FD5695EA248AD763),
    .INIT_1F(256'h3087143062912E2FAECB3806F3215445FEA37DDFE5593BFC34DD996F33313FCC),
    .INIT_20(256'hC491A250819470EA680F0460C404AD8F231481C019828452F1B2454011220318),
    .INIT_21(256'hE26F9DBB0CA6CF19CC69B966C6EDEFDB830460AEFBDD105DD57DCFBC6DE9B058),
    .INIT_22(256'h60808802620101023F81501B0239C9337457DE8D57D15FABA621A0C23E466FD2),
    .INIT_23(256'h301521D6A222998FFD78D100EBA86F132C720E7382091AFE9C330B731AC0A592),
    .INIT_24(256'hB9B64FDE758993EC8EE4BDD48460D1F1CDF3FA380D78D49022A58FBB01D3DD01),
    .INIT_25(256'hC0BD64433BAF0C304382240073F76F5441D1CBFA98BEB5E023F7BDAC8C79447D),
    .INIT_26(256'hD08FCB4F21D7E803DE1297A4BF5F7900E7656DF5B402363944231F6E4920434E),
    .INIT_27(256'hA8A532546EB1B1C45FCE8CBF50A2FF6E2804A1AC47D9F499FCD7F5AFB5FCFBBF),
    .INIT_28(256'h2400693185029042559893A8A767F37DB2CC681CD705CC86DD720FA6E3B5566F),
    .INIT_29(256'hB0429011267F428D201CDA74C848001BF000DFBAD826363133C922AAAAAAAAA6),
    .INIT_2A(256'hD7D24EA560F5D543BAA9085210A4210A283140834C9A64C993260C0A50D1FFC3),
    .INIT_2B(256'h5ECC1D28684C83454319621497182E41FC154220215FC4405DD88741DE18849A),
    .INIT_2C(256'hD80FC1AA3C83650859AC47E5300004D034CC2F65C3087C213804001CF0B96832),
    .INIT_2D(256'h5552F03DE6FE07388F25F55ED583E1DDB55F03FCF2FB35EC3F362B51F0EF3060),
    .INIT_2E(256'h8190E0C870650C14CDEB78E836C51DC71DCE40FF87F039C00C1022E7F6204201),
    .INIT_2F(256'h31AF43AE8E102CD2F970C905B8AB76EEFC3A8084B081FB6747F9DAE7892A7F5B),
    .INIT_30(256'h3DFD83F3B3ADEB800E07A619F3EC17734CD0049E6878D1F641912494C06680B8),
    .INIT_31(256'h03EB2061E051009B0BC385E482DE5A820244F87167F8C48F61C393FFC3347099),
    .INIT_32(256'h2B6A8FC8522200200FC7FA80415D440ACC924CD70B20BBC01CAA5A3805991822),
    .INIT_33(256'hCFAB6C0A8310207FA09D401140015924276A13A002A10C59FCC3092A0B138499),
    .INIT_34(256'hBF098A98DF1210A165F640C7110FC4B227C2D25C83A841D03483C4000A25A4FD),
    .INIT_35(256'h47115C95014481788CFA14950D0927A80505F73A8854A17942F2904522CE1842),
    .INIT_36(256'h37B7DA222FA142E9318402616992CD390240022A935B20C755DBF464447AA50F),
    .INIT_37(256'hF0B11BA79A581B2018D6E7B051C468E21D4412DB009335C0E1872710D3625284),
    .INIT_38(256'h0DE71FAB21987F762C30B61214B000184FE0016980FC1928001667D4D33DA320),
    .INIT_39(256'h14CEDBF5F6D028E9DFD596F57C0268C00E2AAE1411A3D8DD1E71C9E93DA7B906),
    .INIT_3A(256'h02CABA592A0C6C7C0060200040A4802295230200080370497291B1663E967D87),
    .INIT_3B(256'hFD02AAE340014AC003A8246B3240031AA595549064E107FFBF11003118BDA850),
    .INIT_3C(256'h290A8000084C555CC9D821B449E3214CA01112000E4BE752F80C9A1937F8922A),
    .INIT_3D(256'hE140C50758160E8597435CA5F59E92A3C810AECB67472AB6FAD30555C1800005),
    .INIT_3E(256'hCE8CE10725E6C1B19B04521ED3166600A9B8DF44AFC6330C73D7AED9177346A5),
    .INIT_3F(256'hEAD6537400516471BE1F4F6C4DDA8AE61BC28A00A11B7EC78A172938664BC535),
    .INIT_40(256'h0CAABE6555F6923625401BE6C00055BF6004BABEDD12B1344000469E452BFAFC),
    .INIT_41(256'h557568FBFA4D173FEA703DB0D1DE3B544F62F14DE8EDC060800000AAF20646BE),
    .INIT_42(256'h660B03C4A821FCA0809FF10F022FB003E4CD8BB1705CD7534F54D3C077DF0F1A),
    .INIT_43(256'h4203014D3FA14350D0EC120156303FC7C42442BF809900E41831500020A48B0C),
    .INIT_44(256'hE1F41024080A7F042AF9023B5FE2F48381A208189A84811FE08003009DF86B00),
    .INIT_45(256'hDB3E90AFE3FF5D991C62F2249490F82098C86079F1000200206A10738183C18C),
    .INIT_46(256'hD929FDC3E61478FC2C8A36E13A61A1E81295CB3CAAE6AB2D195631000C0DAD9D),
    .INIT_47(256'hBB3B008EE3CC829E01A2487509004064600FD1C2D9024BF3D9086E6300201226),
    .INIT_48(256'h8148E800A63ECE20C980F84666A7E46FDDC4E8A8BAB986A731B2084632605886),
    .INIT_49(256'h03F4579FE371C7D73FA7DBEFE94A4741100101297E93000404893FFEDF94B508),
    .INIT_4A(256'hD8223F40CAFDF83D62ABA9F69CC14CD8C46BCA39BE08D40A2A0F06918793DC20),
    .INIT_4B(256'hA680020C060300F41A7D5A816DC20FD11673940D183C8214857E473BA78F1A9E),
    .INIT_4C(256'h0D03AE679514FEDEC2AF1440CC1F41380ED771960FC5EF628C182DFABB11ABDE),
    .INIT_4D(256'h07B2506701413403AE126B690267E8BF15E2C853F709D644DBBD2BDF1B696739),
    .INIT_4E(256'hA01404790123F61A2C4C000B88000008932A1D82180F7FF99004183B02C0C872),
    .INIT_4F(256'h82D0BA6570401278D57FB832C0A305F000002626BBFF190DB9647C801F40742E),
    .INIT_50(256'h1B50E0FA70705900910C2C1A620600E00B20DD7FD1F95E147C0007A020020422),
    .INIT_51(256'h41A2F9015B7FA938339B4B0FEE1B7F01917234E2BD9947A6380C253B0FB80F3C),
    .INIT_52(256'h9CFF03E1BD90DC7F0DF40C008517B1C43F0A5600403C00233CBD5F0001E13162),
    .INIT_53(256'hFEBF0A2723E4289400063BAE317A413A334D98AABDF704A3147F4B0C00B16DFC),
    .INIT_54(256'h9F6E106018801EAAC0075343567A2C6AD48D43AAD9D5C0AFA020002215A67105),
    .INIT_55(256'hA1C20417259F0997E511C5992001421F54872BE98FC68028332EF8404876D381),
    .INIT_56(256'h0A2243DFC97F403FF3DE548C6F92397FA4447806608340805891202500106024),
    .INIT_57(256'h430023D8929AAC78EBD6460374800E2F26A04B2434C82A01F4400A6120830018),
    .INIT_58(256'h47F7308AC0821162144C02041099F68CC40A44E6B7C581337EA3868302C64432),
    .INIT_59(256'h6896869250D131CEAE24403A11E62549D6DB3EC01A07D978AF9060848C0E7A54),
    .INIT_5A(256'h3FAA1080874FE20981C88B108C0E46363E0B884F847636FE549FA88F41C01AD8),
    .INIT_5B(256'h7A0272C0564F213EE49C41A9EC9273870D82DB6DA42500DA88409830C1941C74),
    .INIT_5C(256'h3F0F1000A143FABD8E8DC2001876F0460E2100049252AE784868287804742112),
    .INIT_5D(256'hEFC8F98103E4C800B3DF06E044CC811F0400800C604A6710052042C9FD707068),
    .INIT_5E(256'h45F02821C9C461E0A9E0F1602BFD4C3A396257B368166A0DF03F7F7D95DB2459),
    .INIT_5F(256'h366E6C65650ECCAD3001FFE0437348D443FA4A917544CF56020443E8AE65385A),
    .INIT_60(256'h94007F545FEF74F78D4F36B7A36D6EAD1D59B29B6555FAB9EF3ED7166A3BC51B),
    .INIT_61(256'h8406A43400000A7A8030EE1E04B24082C77E3D59A8EF16E40876240D140751F4),
    .INIT_62(256'hC6054D0118967E433F752AE0032FA7C62C25493808301F55596C9E2DA18E3981),
    .INIT_63(256'hED8A46DF0D23932B8B6E093CB25512D2A4007E813CEB1A204655B2BE207E5907),
    .INIT_64(256'h7B26C811CF6D135AA1F3D3C8254F00AB3AD2268BC3EA6E708DF206C4F2AAC6D8),
    .INIT_65(256'h6C307991AC584B4F41DC154CD690282E3A20047507A2AD2BA420E047176031D7),
    .INIT_66(256'hE1FCFC16000000000A9FBFE0428B207F12306C50DB927988CCCF3A86AC034947),
    .INIT_67(256'hE0E24D981F9FA25C001A128034C709826CF838461D20014C4B36058611471100),
    .INIT_68(256'hA1CD4416898434333A54F19DF9CB8041EF91F20CC8BA7C485EDA5D192BA329D8),
    .INIT_69(256'h3A103031481ADC2665983190312A0066524BB22819A85F554144A7E82E0EB013),
    .INIT_6A(256'h8931D902AF70440A6211C207D81BE4D51CE1E2E2452C162E16F1D250180E7448),
    .INIT_6B(256'hFBCFF7D11A16791DD89C824838B7325861EFC67055CE17F40C04443CFDE160EA),
    .INIT_6C(256'h028486090CED11B444D4CB149893007CA20DE48221F8D1F7EDE293083EC41003),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000003),
    .INIT_6E(256'h00100107014000000100C8000000000000000000000000000000000000000000),
    .INIT_6F(256'h8431BE5BF4552501437767307101132463000105401400000000000000000000),
    .INIT_70(256'h749A7B14E0000078808023FFD602F37FB7EFCDB8000000000005F99999B8DD98),
    .INIT_71(256'h5A000000000001D4BAF7FE96BF5D745DDC6E7E4BCEE84969324C7BC97EE42D6E),
    .INIT_72(256'h97BCD000007DFFD69BD5577FFFFFFDE8A377BADBEDD1F056B5A37CF0000BAEAA),
    .INIT_73(256'h5FDFD7EBDDFF5D0FFD7F87FFE780000000000000EFFD5CFE5EFFE7E630000001),
    .INIT_74(256'hFBD7FFFDFDCEDBFFD55F9D6E4A97BBDAFBFFABFF54FD8C1E607CD2004901749E),
    .INIT_75(256'h00000000000000000000000003EAB6CBABDFEB57F2FF6BFD8B3FCDEBD75B1F5F),
    .INIT_76(256'hDFD6FB6BB6B56A0000000000088000000000000001F7F7A00000000000000000),
    .INIT_77(256'hD67C9B1638F7FA5CFED0001BCD5B6DC03B4AD8EED69BBA1BF00007DDB5B5B5B7),
    .INIT_78(256'h7DFB9AF806EC4760000003AABFBEFF5D50A17FFFAA3E8AD16F7FFEBFD7BA0027),
    .INIT_79(256'h00032BFB7A7EAB76E7B3BCF800000006FEAADF5D7F5799EEBFF7745DEDFAEBFD),
    .INIT_7A(256'h3E887F0440DE0086765076E4DFFBD5BD7BC003B75AEFAE80007FBD5EA9FFDFE8),
    .INIT_7B(256'hAFD7D75EA6F795ADFFCBD37D6FEBBFFCD7D15CF671D8B9E8E39E39E7987F140F),
    .INIT_7C(256'h2D3A29ABA03B4FE8001E73FCF0FFF81FFC07CC0180000000000000003334EB4F),
    .INIT_7D(256'hF81FF7F7FBF9FF3E35A7B800C000007FBFE9FF7F3FDBF8FF9F3D69D29DE68FB5),
    .INIT_7E(256'hF67ADEE19E4B4FF2CF8C0037EDF89BAF9FB599235D6E000006FFF76AFF5FF9D7),
    .INIT_7F(256'hFF5A7FD69EAFD7FF800036BBFFF31EFF8007FFF34CBA8075FE824800EEFB9DFB),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_30 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_30_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_30_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000808805090050200800C040D950FE36309FFE80460443),
    .INIT_01(256'h0000000000000801013814000109000900000A4808042400240000A004800480),
    .INIT_02(256'h1200120000000404000020001048004800002900020300000000290000000050),
    .INIT_03(256'h0000000000100E05000042400240000282020109000900002824002400000028),
    .INIT_04(256'h1776010804201000000400020900090000050000201000000002900000000500),
    .INIT_05(256'h0000003210000102200004800424800210508400070108042018050000000047),
    .INIT_06(256'h00A80009000000D0041000000A00B68080068040002000005B40600D03040002),
    .INIT_07(256'h2100289420A54400020480000040000000000A00C83480040AA15C8100B16190),
    .INIT_08(256'h0000086384415615010900218080B800000941421C0000000000009408500042),
    .INIT_09(256'h471450200010C29844402010040080202110C3A0030C0A81C841040010204000),
    .INIT_0A(256'h0001D0C1C200B0802028A8C644212444228104080320EA4210000008800840C1),
    .INIT_0B(256'h02000000000000101000E8000200000000000000000000000004000000000000),
    .INIT_0C(256'h1004088302100000400408206043EA000000800000C100000402004004002102),
    .INIT_0D(256'h0004400000000080000000814005200811021053010509008800000000020002),
    .INIT_0E(256'h7000000000000543000208002000001000000048000040000400000001018000),
    .INIT_0F(256'hF45356C382D845EB97E0887E3CC05A09C6F00A10000002A01202000100200240),
    .INIT_10(256'h9FF2F957066538C2DA394B6EE286A8662248180BCAC2CC9420A2340870839052),
    .INIT_11(256'h6CBFA3C0DC21EE5473588E74C48A278073985D6A8B8A78F03D97839FEDC9304C),
    .INIT_12(256'hFF3C14A62C83806790758489420D1D6210FD8C430D07B741F40088026C80B880),
    .INIT_13(256'h2B5FC7B00808736D9FE44884764C15084B1C71578019A93D9FA455E06A26003A),
    .INIT_14(256'h602265B133E344BCCBAE408ADF78E5B2B2972148F67FEC542278931BB2B0D955),
    .INIT_15(256'hC79B2AE10EA0181A3F775967503FAA9B23597F0071C163710E388304B2319FC1),
    .INIT_16(256'h023000306F3422B3E4C83ECA6229850C2A1A2FFE221AB1FE868658F3655C428E),
    .INIT_17(256'h047CB07138C6617C801301C52B6F1B0FE002861397B0001085436D3D988D0246),
    .INIT_18(256'h9CF6E0E20806B407FC5AD018841FCC2DFC66A889602A80984A3E3FCC7B048850),
    .INIT_19(256'h649D0C1CB076AB882F9370A08051319BF84A113C1BCCE21FE7D453E91A7FF74E),
    .INIT_1A(256'h202002E16182251EDCFB3EEC00309533FC85900CCF4ED0B33957F880F987F900),
    .INIT_1B(256'h715756A0DE0EAC59E1A2D80201EC609005D0221E81C504017E220440C6182871),
    .INIT_1C(256'hDF0783502D783019878064386670E028006E1C0C14B0612CD43300D3220E05FE),
    .INIT_1D(256'h289812F01C67DFC75F76BC5000025F55100DE0108D119CF95A7C04265BEB01FC),
    .INIT_1E(256'hD21889CBA19906003CF0340000100453F446200DD508992BEDE40831E0046707),
    .INIT_1F(256'h0B425261002DFCB90DBB5DB2B80887680355804FF30C9902311D46A966841881),
    .INIT_20(256'h16DEB80AC33BDB9D355B2B3AB26A5FC3E35C801105E60745DECB12F61904627E),
    .INIT_21(256'hEBB07D0606358A12E8F311D30C78C3C81B9B76603C4AFF340300759E26641B46),
    .INIT_22(256'h05C46D8E4630F000FF0072261D4C905535E05847380AB0D5524000167D3A00C7),
    .INIT_23(256'hD44D03E003258210FC8E6457E49E3E0554847784438BFF019710B89687238712),
    .INIT_24(256'hAA8EC4FFF869942EFC20FE3E9CA3D90144312F157F8E93C109B6F79F1A02E310),
    .INIT_25(256'h890261E1FC51F8DECC24AC0B70F291793F8A795F4FC401B9140FC2141A0004FC),
    .INIT_26(256'hB3F01C0FFC180632A34C78015E2107BA62FE3BB0811A17579677CC90A409874F),
    .INIT_27(256'h871D2462F7E321AEA0E8FE7EF9FD813B859472C01FD2F3E089C8D8EA81042885),
    .INIT_28(256'h7C6D3401012002CC86F0C13037B81038DF77C568399E0881EE3A901BE5181BB7),
    .INIT_29(256'h1535C86CDFFF8A007C247AEBF09F700410498F18F40B21129F00030C30C30C80),
    .INIT_2A(256'hD3637B1E28907E67A73E3E7C7CF8F9B3C7DE3E7DF3EF9F3E7CF9BDC230400041),
    .INIT_2B(256'hA2C80617B0260B475906424696092C0200574B2073BF8137BF805BA8600E649F),
    .INIT_2C(256'h9B7F1C474916BFC003B40829A87D05EA5B8CBFC9B13E205ADA2E9081077DA632),
    .INIT_2D(256'h11917D48247FE32DE49E07883C0FFC7D138FF1F7ABD1481B00A9C0360DE90BBA),
    .INIT_2E(256'hF5C4DAE26D719B5739E1F73B1EFACDFACDF47C65E2FF197C00021508AE000104),
    .INIT_2F(256'h173A6CAA141DA8D3118EAFB32C3E5CA7EA7A7C7FDF460A77A9F89D49CB0DBE10),
    .INIT_30(256'hA2022781CFCF751BC9BF1FA7FEF69FA23FED6656CDF42580AD534D32FFD380E6),
    .INIT_31(256'h34139EC3F2A11B13E487E8ADCC0ADB099B2F0666A77F94B04C9937FFE642EFBA),
    .INIT_32(256'h5E5FB03FE9CDFFA007E38518749C85D730FAEF28B39E5DE5135D555FAE61DEC2),
    .INIT_33(256'hD7D08DD7F137C680482927F48F5B4DD079123CE239EE1807F92D1CE3640FE39F),
    .INIT_34(256'h3F31C95D60AD7B21EF870FD1A12F0C1DC544408709FF30498A98213439392B01),
    .INIT_35(256'hCAC0E8FC4916418893FD8C9AA2C42C518653177D60E8D8F9B1F37DE22C373B9F),
    .INIT_36(256'h6855F4C1404084FEA48B45BEA24492464C4094C80D9D6D42222AE8C598844567),
    .INIT_37(256'h820347AFE40A4BA00E212DE43EB07F5832B0694451064923268712E923D45908),
    .INIT_38(256'hD18EA0445B7A643A470C7BCD08E5550583C0009EA90086DD55067002532C9320),
    .INIT_39(256'h9CDD33E2A66CDC4B10091BF4A006A8550400A619B4B274F000514A70660CC504),
    .INIT_3A(256'h61245287F7B33BFE0A79602A21A4800012AF298949BA59C656B5452F7F998373),
    .INIT_3B(256'hE3900001080340012C9800098300031E9E04CD2D12994A005E7B0481CB421D0D),
    .INIT_3C(256'h121562348030014DB178E004C248429412A4C9111E34AF3073C5B78B6603A042),
    .INIT_3D(256'h31407685FE086544591C23E0F00E7317265801AC98852931DF822000008AAA0E),
    .INIT_3E(256'h09FBFB7893BE300DE19290F9218AA4C48142A185DF8BB8CF5479FE91E95F6AEA),
    .INIT_3F(256'h8AEA7F0E6A5D33FB077BF0CEEDEC6E1EFC1E6550CF2A2F24FBFEB297E9D41EFA),
    .INIT_40(256'h02AABCD555E391F1B4EAA9CAB5547781B4006B0BC302813A155462FE0F402E04),
    .INIT_41(256'h42DDFC0F02B59E3C6DABC1F9FECD79C2CE9D07BE3E423D7436AAA8C7F81F1B83),
    .INIT_42(256'hF52ECBEA8C1E07C6DB2FDC2096BFCA45F8BD39A73691499863F1559DB0D7B0F8),
    .INIT_43(256'h01DB0218C015A304402CAB895750FFE0243C09DF88285F1C26CDE5B97A08E2BE),
    .INIT_44(256'h82010A36DA41FA7430BF306D80772C935A1803002455042F505908C1C47B6205),
    .INIT_45(256'h3AF3921008F4A49899CB1CB446EB110C5B608382FACC691534D53568486AFB30),
    .INIT_46(256'h25D6051FE1D963062608F79340BB843768CBEF62909566CB5A8D3478C0062D78),
    .INIT_47(256'hBB466CB633F38C4768D018020BF13049D8901417249109FC3E591F728B645120),
    .INIT_48(256'h4F8D70ADED28F64ACD2E1FEEE56001F7E01ADC80F80FBB21435C37C5FD75C8CB),
    .INIT_49(256'h0407AFF0BA9259EACE89D7102F900F2F3001296E870E8BA40C0EA783A777ED03),
    .INIT_4A(256'hEFE04B16541673046FF97C0E3ADEEADB7F941B17B7FB6A9DB5758B50E80FEFFC),
    .INIT_4B(256'hBBE6423B1D8EC16C16DF03A0E67FF07EBB9FFF917041DFA3C355F75F07E134A9),
    .INIT_4C(256'hB6C67A4037B6F12779295701FCA047E42D5FFCEDB42AD9B9DC44370378A1F500),
    .INIT_4D(256'h0044393D1D09E933B7E338BBEA6805DFF40A02B40F513EF8C04297E0D2C689C1),
    .INIT_4E(256'h7014012955E40F683C0EAA8A27AAA808946E3481D73F7EBB3138C2320BD74E86),
    .INIT_4F(256'h679BA6C5710A80A08480C928B4A355E5551706088BF120934D01A79CF38DB769),
    .INIT_50(256'h1FFA70FC387C2D60D6ADAE1F42E8834C0F34E7818BF26C2C115543F1371C18FE),
    .INIT_51(256'h5E92CE33FF8FF59FDDE815F02E5FFD8723077A7F381E6B29CEB235C090454784),
    .INIT_52(256'h6701C0818D80367FBA01BE1D1ADBB07EC19A5609802C0003FDCBC45550F34623),
    .INIT_53(256'hC18FF1DD7B8FF95E04507190CE3703E2E8691400057F8A03D4A1CE6221A87FF9),
    .INIT_54(256'hE3F5EA9816C761E33027C4B5B788D6D7F166BC7FFF5B1C01F52A153EC063DF15),
    .INIT_55(256'h33281CFF3780AF9E630BA14F2B998C08156F3279ACD1D28872073A00CFBA2731),
    .INIT_56(256'hC07241BEC180433F845DB000079886E367E487EA61A711C868D1A31261204C76),
    .INIT_57(256'hAD03EF4CE0960F6F8A947E98F8FA6E3E303E7B7F8138AC7ABB2120E0182E68D8),
    .INIT_58(256'h900D9443E40D4230991E33206A13869558FC10A0C02C00ACFE3264E49A55C6DB),
    .INIT_59(256'h05484549000C424223938E8C69299BA1C13C87239B8239BB3211839323494E68),
    .INIT_5A(256'h4017503E600FF8DF810437863C0837FFC45F0C7E6376C2E24461937FF235D0DC),
    .INIT_5B(256'h9A0210889744416E94B2A23C26DB5AE899509249202504D3D81F5824F39AF07F),
    .INIT_5C(256'h1511B0AE4021FFC10D8DEA15D674024517606C8081340E040322D8190CA3605E),
    .INIT_5D(256'h4AF28D06980F45E88BE02648F0C606DE709D857963C417E1C9C0ADDA007A484C),
    .INIT_5E(256'h86637049DEC61E091044FE215E0D461038C26C3D027049B33D8B9BA9131CA6C0),
    .INIT_5F(256'hA959524A9C8A02A3D0B800423D2236D053FD82EFA9E8F06216E82A993CA64888),
    .INIT_60(256'hBED320761E1DD27831A7C1F93791BE115C2130FDF9FA4D4F474D21DD33447759),
    .INIT_61(256'h5876B4405CA8DA2A988D28636A543D1954578774CD11DC746B2AF66078D1DA16),
    .INIT_62(256'hE5EB8CC0484000E80272F0B4C588A85FC4324FD817375FF7E1264B3DC46B3810),
    .INIT_63(256'hE2F801005207C00008F51265F8B245012C7A81E2FFA47E3B24424996327C03A2),
    .INIT_64(256'hBCD23AAB515B143BF9EBB409449FE92A48388E883DEF1C847390817D04EC6109),
    .INIT_65(256'hEC7F889B7C3FC4FB3619633F16CA78237E88019E07F10C5C34E3022EEEED0613),
    .INIT_66(256'h10BA00817809F360C0BF000200E28C7F84F396D37831B89C28F636870F479B40),
    .INIT_67(256'h61CC452E279B63E37D1A9A003C88690C1DD8738042431ADCAA59053A01E533A7),
    .INIT_68(256'hE8E6E3F094E742C9EBB784FAE203F349D3833D4CF38B809F3E8706186A4C3379),
    .INIT_69(256'h90438F717FA7D9B2083F7BC353A0AA1F0768BE99E0D5608522F27EFC561C5A21),
    .INIT_6A(256'h5AEBE851A850C5164940C4B7216E79D381F3DC9464D591807FE862C6E3CB93E8),
    .INIT_6B(256'h003FC411DB8EBC12C8135289270275FC3E8439FC52062ED30D3787813216E364),
    .INIT_6C(256'h028486090D0C9FFCDCAA5B9995FDFB81E613ED37210281F1E2FF2E0801222014),
    .INIT_6D(256'h4000000000000000000000000000000000000000000000006318C63000000001),
    .INIT_6E(256'h000000060D4000040000D8000000000000000000000000000000000000001A9C),
    .INIT_6F(256'h0000000002271651352404506024725224500150450000000000000000000000),
    .INIT_70(256'h0000000000000000000000000008000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000183244),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_31 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_31_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_31_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFEEFAADE6FFE6FFFEEFADFEFBADBFBAD7FD1FEC480078C18B87B79BDCC09079F),
    .INIT_01(256'hEF2FF97FFEEFADFDF6D7F9DFFFF9BFF9BFFFF5B5DFD3E6FFE6FFFF5BDCDFFCDF),
    .INIT_02(256'hF37FF37FFF77D6FBFFE3FEFFFFCDFFCDFFFFD6FC77F4CBFE5FFFD6F97FEEFAAD),
    .INIT_03(256'h5FF2FFFDDF5BB5FE77FFFE6FFE6FFFFD6D77F4F9BFF9BFFFD6E6FFE6FFF77D56),
    .INIT_04(256'h1675EF67BD9EF67FFC7FDFFFF9BFF9BFFFFADFC77F4CBFE5FFFD6F97FEEFAADE),
    .INIT_05(256'hB5D003F69A03F14284B481A012A948C195073A8D4AC9543C90A3AA2C0000001B),
    .INIT_06(256'hBDAFFFF459D4000F7BEFFE006AB449516BB7BE59AD6B5CDA24A89F0F7FE59AD6),
    .INIT_07(256'h84C8556BDD6AB2A3166DFFA00150666620000800A2CB5003555AA1D3806AD089),
    .INIT_08(256'hAD3DCDA6D99CA8C855B49D367B7D556FF51F3EB5A2F395BDDFE765FE5FC61409),
    .INIT_09(256'hBA4B789A8E3DB5632A9ECF6768D236C1C81219451062256EB2136FA5A749995B),
    .INIT_0A(256'h5B852607195B465789D257BDAA54D9135D5F3D4D3EDF95B52A7AB73B7FBA6912),
    .INIT_0B(256'hF549400262780238D7C1978F8FFFC3E3FE800707C7C3E047C7FC8BC723E3E10F),
    .INIT_0C(256'h885127507DEEDE0F0C3921DB0FBF753EE9DF8ECF872EFC7DEBBFB1E27BE1EF3F),
    .INIT_0D(256'h7CF39383E3E3C3D00003C09B23FFEFBDEEF5EFAC80820FFDF7D5807FE055E01D),
    .INIT_0E(256'h31FFF29FFA0405A8D4C1F43BA77FFFE647F7CF32707C7F8F0F40000F8179323F),
    .INIT_0F(256'hC47520A1841223B31640DEBA0400005AB50084A50004C55BAA75A9FAE3FFFDFB),
    .INIT_10(256'h35210C851606607880652A1C2F3BF443A3A8490C00C1905A2871478703426FD6),
    .INIT_11(256'hC6984E015F0E519A03127ACA1D2E89DA0150040CA06926022B90392002758E18),
    .INIT_12(256'h60C1554408CBD04064600A77A953821EE128B81142414CCBF7F6136190E90F7F),
    .INIT_13(256'h2C8F8207DAE514013C026D0A4000C2F4A71884D0BF82BC285A1344E83140AD31),
    .INIT_14(256'hF780830AF41812ACA1CB1F8C28C91470AD78A5C081340BC4C0E46E015F481418),
    .INIT_15(256'hA811A72FC85ECAD3A64F70F2E90565804C0C18F3EC024003502CF584081D164B),
    .INIT_16(256'h08850B60488406D0856333E4097880556765C107862615023A00D50234E5F17A),
    .INIT_17(256'h0E60060CE07006E0C8580528725103130808E2244913B8596112024B560401C3),
    .INIT_18(256'hA19DDFF65E44442B51A51858FE05191B01A876EFC821444F4403942BC5E6E146),
    .INIT_19(256'hA226B20941538CB78B0264002FBC83C830202BA2D1324AE2032F143FE4364FDB),
    .INIT_1A(256'hC88014800588821424143330003042808A704015579D011F42846302154C4884),
    .INIT_1B(256'h82A2830069672609110597C1DD88374220CB72584823638424886A72C60056AC),
    .INIT_1C(256'hF2E2428FDD99341483885443EA4490B84349B24982648689858200582047E418),
    .INIT_1D(256'hCDC41505E3AC54389182A06C0205B942004C0C2816424268F8200A04DA213030),
    .INIT_1E(256'hD688B4A11449A4065019C68E089C00C08008992448E021905BBB0D125B100A88),
    .INIT_1F(256'h0063337402804B522B7260876109816209893983329BA219480232C233F47E49),
    .INIT_20(256'hA2496143040880471C010200002C1E39500C0B30C201421862040116AA200180),
    .INIT_21(256'h0E01125461010424D20E640458B104A50A41499C002812D28488114459030600),
    .INIT_22(256'hC82030042C03091D060AB1C680B75D0A90928012804B837A0C36886062A8AC24),
    .INIT_23(256'h80E48020645AA5CFA1C38D168960247492A578005952807F499B7BE3D25709E6),
    .INIT_24(256'h1800427425ABA3D9C51A6062485020800802415A02F3C94362422D65401C0001),
    .INIT_25(256'h107842C34394514421BB55170128420068331585A1E9B26E401481AB93913322),
    .INIT_26(256'h028091FC40A9DBD938AF97B1308002428089920339A50D20A171004E45227051),
    .INIT_27(256'h48C8C8A5410600199FCD0CB02012049120240B1C854DA805010C282100A8C382),
    .INIT_28(256'h4C92DD690A967B604A27E4110A83CF4145011241C020209C1005738A9AE5280D),
    .INIT_29(256'h2012C806C719418200520380548000100811F87000902CC1430A2082082082D4),
    .INIT_2A(256'h40269133653A72D84166124CA49849165A7293A73939D3A74E9D02B8163C7E02),
    .INIT_2B(256'h2D287F80CCBC2F281679340BF930D0E8032A9473E68894474562D440886484D4),
    .INIT_2C(256'h16CD481AA053AD820E5C470988DF1533A8013512D04A0B76836B5F22F26D4BCD),
    .INIT_2D(256'h02A09890810105F08A0419150510A89EC94680F9A571621E80429018D909A430),
    .INIT_2E(256'h5C63AE31D71871CA8A1240A028742274232980BE05802FA450234C976772A48E),
    .INIT_2F(256'h0448288040624081828780802108913AD0044E984215F41C850670953001708F),
    .INIT_30(256'hE4171002824428341345814910B13105006BC8130E19D008010196581700AC30),
    .INIT_31(256'h2060050931C416204C30C0813808107672D07988401C2B6F32040C027A0DC9C9),
    .INIT_32(256'h40856FCE305424FFF3077A0781619600C36512922105AA5A5A9210AA01A6D588),
    .INIT_33(256'h060512D32945087F062A0AA296A096815024AD544D340F3066AC08501904052E),
    .INIT_34(256'h1402A5295E001003C30A68826B883E8908ABAE986AC45842A969004A35C50AFC),
    .INIT_35(256'h7420530F31293870512417EA04B617A07A01E03A1053407E80FD604845960C02),
    .INIT_36(256'h53A8490101183011016A14F3C221604438AE90804812A8A461D414899144882E),
    .INIT_37(256'hE0B1928C32C4316012AA2A2A1D08CE841D081285041580C0C90881941029866C),
    .INIT_38(256'h1509831A5551626690418F0A0B6000054E0104FAD0FD67D0000753962A70120D),
    .INIT_39(256'h17480306C831A852CCFC294CD809A20001EFA6012D540ACB44E4988A41480204),
    .INIT_3A(256'h402474B64C9ECA14005D5280202CC4200A4F8E500206318EAC244098418F0334),
    .INIT_3B(256'h135EFA4D36C05ACA024834A48880004A082A0141762089FFB065285826814530),
    .INIT_3C(256'h220AD40004C7DF4828E08000248A65C1A05DBB33340948890182050419B36CD1),
    .INIT_3D(256'h4087900B224E491B2821B102C085FC06BB87AB4760FACF346E1ABDF495A00000),
    .INIT_3E(256'hA5250A717760B80E890A2196A51C038051BE6C937E0AC4B0E286050E98B01D12),
    .INIT_3F(256'hFAD0000840098006B064708AB01040C0C3A05E0000575050036A557214E55302),
    .INIT_40(256'h8BBE991DF4D84409060009150000605801D25210029BD3A6000024A5816A4162),
    .INIT_41(256'hF0ABA0E2028014410C1D02C0093200C0814954C1018200E03F00006304C08030),
    .INIT_42(256'hA61284200801FD49022213CF1203891406924248403282A6960A830043280201),
    .INIT_43(256'hA9A6E6228008C5013908B261D6100C40034C8BA91BFBE04267C72090585669F4),
    .INIT_44(256'h75E16901A8A215F1414ECAD01FF5A173C0907452D2990118FF126F9C6FE570A4),
    .INIT_45(256'hDF1106900F92A808D454268A65881B44D88B418B93F932F68A46563CA53003C2),
    .INIT_46(256'hD0200319850A98001D90CD9D2DBE00D2AC0877C11049934A403AB7CD080ADBB8),
    .INIT_47(256'h040691441241052900270488920A012187C70298BD8D49902080CB1C0860253A),
    .INIT_48(256'h6699108CC8A8B47454F659846057A56C5D87B8E82EA8004813B4480304ECD506),
    .INIT_49(256'h03830A4730C324147643A47390A488920EA98141E160264A08C74C31370C4029),
    .INIT_4A(256'hF902302824AE02181FF780201038903D29104E4860C09802063607A14019228C),
    .INIT_4B(256'hD43112360F4F80FE0FE00C68142D6E03BC5A335A8538A4A4F1A5EC203D4A310C),
    .INIT_4C(256'h142295879D10048A03868AC39103423049831239326DB6031C67100081304202),
    .INIT_4D(256'hF8004006495501BEF02E611BA213A159688B9EC50FD9C104F8EA5814145AF9F1),
    .INIT_4E(256'h48C13A1520000E042070000024000004033868703030293E8D89015B0214C079),
    .INIT_4F(256'h2422683D4960135442003009B23D06D000001035C182A12EB1CF52190C91217D),
    .INIT_50(256'hA08F0F03C78C3A9D2C0A528489063DD6D60DA2010F840994280000414F30F00C),
    .INIT_51(256'hF108A258300C4D802C040701AD134E2246110400D3C347FE540C641460980988),
    .INIT_52(256'h207142707431441982141449A46CEE480382D650403403B697920A00011D0374),
    .INIT_53(256'hBD19710A529003092805A2630C0480550202C7BE9DB743A2228122A9387A021E),
    .INIT_54(256'h1201CE6230124A02C003026A44450AA00A0078B033C233AA0012601975BC80E6),
    .INIT_55(256'h186AB34C39AE2415B424D4882A309220211007323861244300100C4000AE9959),
    .INIT_56(256'h1FAE41C82400560A48824936A8057140801B0445DD4AA158B62C580A55DC58C9),
    .INIT_57(256'h405C70C12C6D400144098912772449E3E37000142C8044A2C148D447EB671600),
    .INIT_58(256'h67F060411B8E514FCAA000DC728E5E198BF7945BC959182A314C547A29042044),
    .INIT_59(256'h8106B0966C0F681C68169104838B2777F2396025141081137554B060C004700C),
    .INIT_5A(256'h005145D9EE0867330E6014B8D8730009BD935040220900BCE08FF8011B47FA20),
    .INIT_5B(256'h7A0090188DEC05127FC594D5E492DEBF469F6DB6FC35402052E087B000454167),
    .INIT_5C(256'h7DB4A5C00020CD03080AA8BB7488034E2D4B836365A6010091B1000480594BD2),
    .INIT_5D(256'h8005102170082FA0D6008277B48432B97CC52E24A1BF91B899516C0100EA7E88),
    .INIT_5E(256'h25606182A0E828120100036BB8F888606095E0064524B8C2A07212203183DD90),
    .INIT_5F(256'h62CAC5F1EE3FF4D015C53FF5B3C4D3E08188040220C10036B92637901404091C),
    .INIT_60(256'h2505009C10162C8616489807C0061086810A07F0868782010C4EE0768E331D01),
    .INIT_61(256'h6C63FC425139143FCDF0C0A68CE930D3A91889DB38CE740CABEF5C42C90A711C),
    .INIT_62(256'h1EE3B20464966E09398296036E3D37C56B420A18EC2EA09C0458354237916B9F),
    .INIT_63(256'h0A79ADCE0238C0B1040C039E46838E0D510F00BC9A4B63C86943C3C808809180),
    .INIT_64(256'h74647D4C389139A5DAD5A070472401088A0D07CA2BAC090E3401353E806C15DE),
    .INIT_65(256'h18803705BC27A3905472BA1285E9102EFB7B01E00362D8780FEB66B0C077F610),
    .INIT_66(256'hB900FC283C81747068D82F9AEEAB053210C5092221E64340B4055D4886547400),
    .INIT_67(256'h60CD1E620614C8010344A809591CE88541183B8521905A129CC315B8180E0520),
    .INIT_68(256'h41182769800F8289C5C049E701F58742902F01D10E0593707101BCA035350E25),
    .INIT_69(256'hCE04038843C150000930404C4223E87CB9A06002D621817CE402D3104E1C24A0),
    .INIT_6A(256'hA2EA10C556ABE134357186381F360669DF0AE6BB84153C6068339699619FB207),
    .INIT_6B(256'h193221D04036441789602D3AC080862A6DE02308A5A0457F70DF431F02F1F015),
    .INIT_6C(256'h61939EC7168A2E099948A3073200DC732D9A9CBA440B63448924426FB2407038),
    .INIT_6D(256'hCA28A0A8820820A0D5555555555555545554D555555515555F59C53228A48E82),
    .INIT_6E(256'h00D5D55009F1B6EF01300E05B1061A9080AC6E230654AC0313CA9380001E6506),
    .INIT_6F(256'h84404819C0654F8A44F62C706E101951E49C0207F80550055000000000000000),
    .INIT_70(256'hA92358067B805E340A7928D9006843700F284803E7EA1DFFFFE8A00000540000),
    .INIT_71(256'h06010401484020B182000890A070012C00D30202D241ADA608802A724E9021A0),
    .INIT_72(256'hB2A5102D6E81804BA04F010A8B2538A0238010012110F54200AD38500C240002),
    .INIT_73(256'h06400812300281A082102008E28130006C0243482029B41933C540E2172C388A),
    .INIT_74(256'h08410E542482020052015A02C00108B40088195752801100608900026D103300),
    .INIT_75(256'h0802500CF284251010300D220E0C48666006010092417C00F21129384DE5F184),
    .INIT_76(256'h4C60204120221383060C18301000060C183060C181903200188014016002D404),
    .INIT_77(256'hC00C1C0040003842E02191500800267D8A4101228401205519BC3060A0202020),
    .INIT_78(256'h6185001B0600004020230C81232968240EBC4F1009104009B2088FA228480188),
    .INIT_79(256'h10121153468013002810C288084A804010DC938F086515B2910A2228B0047869),
    .INIT_7A(256'h0600E2008105FEB101006DC4FB2C03B462000323E28190014B04A87050083B00),
    .INIT_7B(256'h02838410D280B2944490125E010844A280C0082120821051C314504142560408),
    .INIT_7C(256'h9D4802B490224C13FFC4A08800258024A00D0001088AA8A6A800D43005016143),
    .INIT_7D(256'h88110A4095210006789040008052505ECB9110A4049D20800300EA4006000110),
    .INIT_7E(256'h204A803704CC280078960480E0183301940000002040018D01A720123210174B),
    .INIT_7F(256'h8789E1E24082587C400164406202F0CC40B4A6828134C06881B560034943EE04),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_4 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],ADDRARDADDR[9:6],addr[2:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_1_4_0 ,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC7569B59DB94BFCC76377C572C7D75A375429186B886200FD21F250A4C7B0),
    .INIT_01(256'hF7F8FFD8BFAC763EF92BAF77CED6D676D397FADB563F5B59DB4E7BAFF36B3B75),
    .INIT_02(256'h4DACEDCA5FE63B07FF7F5BBF2EB6B3B69E7BEB5FE58FFECFF33BEBFFD8BAC757),
    .INIT_03(256'hF1FF997F98EC4AEBDDF3B5B59DB4E5FEB6D58FD6D676D39EEB9B59DBA89D63AB),
    .INIT_04(256'hAA07F4DFCB7F2DFFDFEB77E5D6EA76D7B97D65FE58FFECFF337EBFFD8BAC756F),
    .INIT_05(256'h0A20BC5B6DFC0E813B413B4FE9D4AEBA6858C5D61516BB336E72D5580007FFBC),
    .INIT_06(256'hDA500019862000F1841001FFD55BB6AE85F840A21290A32DDB5758F0CD0A2129),
    .INIT_07(256'h3115AAB5BA954C58695200C0002188919DFFF7FF4C34A004AAA55E287F952F72),
    .INIT_08(256'h52FAF24975E55715A64B6649848EA8905A80414A5D4F6A1220088242A0386BE2),
    .INIT_09(256'h5D948D3D60A6429C55E472385665D53233A4E2B2678CCAD14CE45353593262ED),
    .INIT_0A(256'hB06AF8E4E224B8EE72ECA84255292665A2A0C38281206E4A949D48C687C414E3),
    .INIT_0B(256'h4A92800095C7FFC7A9061F77715FADDC890008CDBBADF03DBBF877E71FC406F0),
    .INIT_0C(256'h719E18BFF61399CC72C688277EDC8AFBD47D532A0831019A94485F04940656D0),
    .INIT_0D(256'h4B166F1FC40402601866BF7CDFF072D6B10A1ED32B55D2820CABAF81D5AE5E1A),
    .INIT_0E(256'hCE840D6285FBFAC708C20BCC5FFFFFB9C644B14DE3F888100980619D7EE6CE34),
    .INIT_0F(256'h81C47D15CFA10386484B0B384A54814265174B7A001116A5D58BD2FD1F9D8214),
    .INIT_10(256'h586D674825908583F3339DC10C20C3840442EE8640FD03654185A4026176BAA5),
    .INIT_11(256'h8EE24DFE730542D6117EFA4458A7ED2C1AB1160935AFDAC7C1052DC751B585F9),
    .INIT_12(256'h44A469E34A9173FCB3FA1231D20DC583203338051FAF509C35F8E91A9751CD55),
    .INIT_13(256'hD4A58F206AA774C14982102005A14705C8A894612A10320DA4884D82CC0114B8),
    .INIT_14(256'h48F97C544FB8B94194818A7810C4784EA9F9AE27D6B580A098A05835A808AC00),
    .INIT_15(256'hDCB4C8FF04F69A96A832872D390310392D5E82B0D64A175641E05809875DC924),
    .INIT_16(256'h112942368AF442F36085A4A791808A270D5148800A3421503419F996991FC1AE),
    .INIT_17(256'h99C6824302091372CE185184281C5B0C6219241FE082F0B96313621D95046070),
    .INIT_18(256'h1C76B5406481283605A1386351F9EDF9A8DEC616508AB3D4C09052F160B6160B),
    .INIT_19(256'h24CC0634AF0EA9DF2F225BB8485A45AB817A595309034EB72057C1CC5C38F0EC),
    .INIT_1A(256'h35CA8A9B2655CD6319CF799957314DDF0391482281DCCA061158C2ABFA019962),
    .INIT_1B(256'h0DAD9C15AEDB19CE44560D6EDA12A76559E3F5782A79A547455C3C630977E6B7),
    .INIT_1C(256'h63288C5A1702F05F014B66821A4AD1ED62AA2D90D507C0CD813357133C782FE2),
    .INIT_1D(256'h7F8A4CE4A54823D24A70C43001FA000C0A484C2119824241C041514E693697C0),
    .INIT_1E(256'h99C760B1BEE7175562378B11F828E54F22404FB8351D98A0E1C5A2E4281B3A8C),
    .INIT_1F(256'h964A92CB7EA2A8352B724DE5E7F2F42AAB54C21C14A29C3705FD5F8B8E92615E),
    .INIT_20(256'h016191FE384855A410E5F6118411A229444FAA411D1C759DC15083E4AC54DB31),
    .INIT_21(256'h4DAAC45A16D09A15CAF557E48D5A86A12234458B41C3C950AEF9406E661D222C),
    .INIT_22(256'h97F2DA5FB7E822C1C96FB1E7821C2793CB995854AD740085F0AA80E407508AC3),
    .INIT_23(256'h108A9926562389E5C868402F2589FAEADB0E8C30D327EDAB9543177D1050DEA8),
    .INIT_24(256'hA14BA69A949439442C821097826099534AD4A87A48E0D11463841D6494B90C27),
    .INIT_25(256'h893E93E292D42983198224A929AC47D5889B0C7148FEF992A699A9925B570547),
    .INIT_26(256'h67EA9B2E2C64AA1217E002C00957178849C485A1B9582F34C0CB646B85AE5E44),
    .INIT_27(256'h50AF614DD5A9244D358CC8CA667FD7B7EC66C8DA98F7AFBA5E22CBAF48813947),
    .INIT_28(256'h68C291BFA35275CDA41983263D0942918211501945788B00980282C26B06909D),
    .INIT_29(256'h339B29F3E3627AE4435E44652B7AAFE5558F412D9BA4E5B5E00000C30C30C309),
    .INIT_2A(256'h3D449A04062324988E480210842008649224D0A040220408102076B4C8C455C4),
    .INIT_2B(256'h0EC23500835251D5C51FFB72E5ACCB96AF55698812720C4764E476401D384128),
    .INIT_2C(256'hBAE5F9C24C63101C109BD2B28DD6188D4AA5F1C806608E9048933FC65C8D03F2),
    .INIT_2D(256'h69612B285C9F0033714AA6E29A0028EA3E6A801805069BB4ED602AC3F822E456),
    .INIT_2E(256'hA8E19450DA2856868303F1AA41860186034CA006C0B801AD2650BDAD0EA12890),
    .INIT_2F(256'hC5323F6934FB288217395C6D0BB264D4680533668C37522F4F065D4FB8728289),
    .INIT_30(256'hD54C1CDF3879C5351B70315E2B1D3A2660AACA8542290574C89ACB2C685B7AC2),
    .INIT_31(256'h235032CC222595374798DA9DD5A9DA41B14F2EAED94CA485DC991004DFECBB1C),
    .INIT_32(256'h264A95614988DB3FFC5E8307A282111A17DA408B10340C4A4B698C8A342F8D4B),
    .INIT_33(256'h18464B25CE0A4C5547C209830AB37FEDF3D2FFE874821A258CD66A5D93AAC011),
    .INIT_34(256'hA01105172A246D00061DEE02B9811E544EB7DF8D3E8909F062E3B85418E3DDAA),
    .INIT_35(256'h86009931239C3F516ABC00EA0A4268307A0000C30099400E801D698A64BB548D),
    .INIT_36(256'h210C75434BDA913C30509D7A0C74AA1235B8B5531CA8483262867AC9A95D4861),
    .INIT_37(256'h556E99810398C40AAAA49102618030C06180C41927B6AB1A0C78464716448534),
    .INIT_38(256'h2F5B25C132597FD04476B0923A5C5112A89A5A322858306C511025E9319E91F2),
    .INIT_39(256'h0184BC6C9659C911D2982F83C802AB5111514146741791019AC8294E69C554D4),
    .INIT_3A(256'h065321CA59B74B8402481D6236990BDE44160BAC40C64678554FC14E6E1BD6C0),
    .INIT_3B(256'h2F151411030D34758F17EC09832AAB1EB8D5DC1AFC99495EC20BD620D3569DC8),
    .INIT_3C(256'h64E1AA84820EA2804F99FFFBC1EBD86CC166CDDDD9858EC503951B2A262D60C4),
    .INIT_3D(256'hDDE65401067BC91A06E2C5AB70E168A01B0B429915F1A19E05F82A281818A225),
    .INIT_3E(256'hE176C3958CB2AA0215F43E6C82426F8A89BC8B01A13D469211810A960F13DD24),
    .INIT_3F(256'hD440DD5CA24229002E9F459BE264CA8B1114E5120D30ACE0B1A4118DB81919AC),
    .INIT_40(256'h754500AA2812A4B706629086514446966A1BC70A5755B524B14408CE74D02A58),
    .INIT_41(256'h3B480A085104031580042B1699D77BA286864669E0A4E85DD8E288226B1D62AE),
    .INIT_42(256'h580507C24282AA80053489AB61FB1EEB055EADD5BC3199C3056999AA7F962449),
    .INIT_43(256'h154F7E65D56B98E265246128A1299002BDE0C7D164B45487B8C240A0FAA98479),
    .INIT_44(256'h76ACD5654E3F0AA6F9D53A6B55F7A698BCC2868DF2AE0FE1D9109BE2D4E02472),
    .INIT_45(256'h246E0355560402AD8C02C68000008F42875CE5E616BF32E78547867EB3708092),
    .INIT_46(256'h48C1549E0818B056F9A0ABEF31E72090100D1440480EF8506094487D59D17234),
    .INIT_47(256'h7A2C4A33816A1D37BB635B44A604A8A1F28DB14C6F36C6357801726E8854404C),
    .INIT_48(256'h4D12E191364E9970C9360D18AD556B985775A454B50CAFD4BAE81107AD450608),
    .INIT_49(256'hB92C38F552E4CF159DE44ABD6B949480104488CCBB553081F98F91ADEF569508),
    .INIT_4A(256'hC67C1D3A68F308332002F195ED61AD9ED398849C97C0E93EFE837046857C23E1),
    .INIT_4B(256'hA6EAA9553E9F0AF058CA9BDCBADEE554EBF856A90A2C095E203479327167CD6F),
    .INIT_4C(256'h192593C5090E57D704015BF7DE9BF584ACC5721050001BEDD3D40154EAA992D7),
    .INIT_4D(256'hFC7FFEF1A349FF5691C490026A6AF5A591B4437D506F774248301E1FEE1901F3),
    .INIT_4E(256'hECAAD59245C558080A86288AFC6288A920133E443F7FC343E23016BA72AAC346),
    .INIT_4F(256'h4597388A0318843190AABFC18A26482C511C5E3DC62233252E21D4294B03596C),
    .INIT_50(256'h573FE57EB2B7BA0406D80D1E42C446D90ED20F568C179D9D3F14430181D828CF),
    .INIT_51(256'h3946FC1F702E847FB3182D92CE9F83CF273443F6490E378D5A20B5841A544394),
    .INIT_52(256'hFF27FEF5B14EBE62EA2DFDA14ADE40835569A3ACA796FEA6C2B50FC510CF2C18),
    .INIT_53(256'h162303B7A793ADFDD711FF86C7923DE4F4DA9D45049719425495DA1E42567505),
    .INIT_54(256'hCB83883CC5A83D707FFF7FCAAD2997B793BDCB05ACB201433103B10CA820D76A),
    .INIT_55(256'h3E4D43604F4AEC350E036DEE757102A5B19A5BF56133A492450AF6C09299B600),
    .INIT_56(256'h8B1C85A5552A5670B3FFE144962A34E6C9E5AEFEEDCB2098DB972E88EB811A62),
    .INIT_57(256'h004543E8A4BA966C92A4C404BD9018484991B2137D88681A58C968BDD879CBA5),
    .INIT_58(256'h355E8396C9FEC2E68798464FF6170E0ABAC7F0AF5ADE1A7BC42A995B268F8D13),
    .INIT_59(256'hD9B0040181180A5FB4CB01B8140A8354A89004799CA2C319954043766B80CC99),
    .INIT_5A(256'h55062453A5038110023A15894011C25A2BD06018901239007610C500041A6E73),
    .INIT_5B(256'h2156DCDA14556D5806D0228008004210C24D249262B5106382201B3650603364),
    .INIT_5C(256'hB417044047910C280120448A6010A8527208842D651443292644F1149E6A0880),
    .INIT_5D(256'hC88081D211406331388AC43D4301D0C21D18220C0FCB8B191DAB8C81AB11A702),
    .INIT_5E(256'h820451C020302D4531C02C08A254806211C004021521460910F918290D108280),
    .INIT_5F(256'h489091101B21711804432AA8EBE68330C20A59902908CAC089B4C59120824284),
    .INIT_60(256'hA004CB0904BA3F054370B0E2FA4B028B851AB33A074453500C40042744A10818),
    .INIT_61(256'h786B7CC7F97D1C0DFFDA48869DA96016A20270951284260921254013701E2529),
    .INIT_62(256'h134EE40DD7206B0FC7AB6362946012A6858010008942C50900111F533E14FF82),
    .INIT_63(256'h599542AA5BD6820149487182731420B2BDF3550BC73194A34F9A037BE02A16D5),
    .INIT_64(256'h056015DFC290C31C484412AEBC38B3EEADBD49685D97D22B1583ECC8AB122AA4),
    .INIT_65(256'hC08811E52C90A02A71939103368B9F9011C476500CE0A358C9C1EB5148DD03F4),
    .INIT_66(256'h6EB056280F7E83CFDAA2055A013817421C754FC6A4D5792361178D748AF86E02),
    .INIT_67(256'h181106811188928B12772F08668E31F524C60C9682DF6C358D04E44CBD0255AE),
    .INIT_68(256'h01C909388139AA5458F90E22056841AC845643998F54ACB86A97AA32D1B04C9B),
    .INIT_69(256'hC21621D554D7C8045DA062E42276F8899B5546127FB28A7C2A85F64C31818301),
    .INIT_6A(256'hFF5742E7C5CFC727B6BF466A8DEC56A8164C03395903CC71E8EED21104038880),
    .INIT_6B(256'hAD6CC56B1B1194E3EF54292AA949C132B8F2BB980F75698FEAED3A962ABF9F34),
    .INIT_6C(256'h866F5938AA4443C0381B30270B33342A6A711288015B824F16B5B9544D0D97CC),
    .INIT_6D(256'h420202802AAA8AA2D555555555555554D555557D5555555518A494683080B00F),
    .INIT_6E(256'h00020001C5C91F54F4F91805AD610004B42C6F630657310F7AC611A460CCA48E),
    .INIT_6F(256'h7BFF7FF77C681632F7B5B45078B441114F0C056F6A1015454000000000000000),
    .INIT_70(256'hFFFFF3BBDB8DF5FFBFF28FFFE766BFFFFFFFFFFBE6BF1DFFFFFDFA2222793FF7),
    .INIT_71(256'hC0040C6A48803FFFF6FFFDBDFEFBEFFFFFFDFDF7FCFBFFFD7FF9FFBEFFDD5FCF),
    .INIT_72(256'hBFBDE02108FFFF9FFF9FEFFFBFFFFFDBDBE7FDFFFDFBFFFFFFCE79E00C5F3DE8),
    .INIT_73(256'hFFFFEFF7FBFFFFDFFFFFCFFFDF7ECFFFB3FDBCFBFFFCFFFE7FFFCFDF66491EC3),
    .INIT_74(256'hFFBFFFFFFBDF9FFFFBFF7BFD9DBFFFFDFFFFDFFEDFFF39BF0FFBBB834A5BE7BC),
    .INIT_75(256'hAC0B1808F304465806B199470FDF7DF777BFF7BFF3FFDFFFDFFFDFDF9EFEFEFF),
    .INIT_76(256'h9EBDF6F36FE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC00080A0004A021001),
    .INIT_77(256'hBEF9E7EF79EFF6FC01F3E5BFBF1FFFFDFA2007FEE73F7F3FE569A6BBE7E7E7EE),
    .INIT_78(256'hE8873FF3F1CFBEF0004317F7FF7FFEFFBFFEFEFF7FFFF7FFFFFFFDFFB07E01EF),
    .INIT_79(256'h0617EFFAFEFDFFEFD03781F80008C00DFFFFBFDBFFFFFFECFFFEFFBFFFFEDFFB),
    .INIT_7A(256'h7F98FE7BBBBDFE7DFF0A00000040FF690380B5FFFBFF208048FF7FBFDB80FFF0),
    .INIT_7B(256'hDFEFEB9DD6EF2F7BFEDFF7FFFFFFFFFFFFB77BFDE7F3F7F7DF7DF7DF7AFF2E7F),
    .INIT_7C(256'h7FFCF1FFDEA79FE7FFFFEFFDF7FFFBFFFDFFCFFFA0A220B8A003DEF6777DCE1F),
    .INIT_7D(256'hF7BFFFFFFFFBFF7CFFE001FFC04056FFFFFBFFFFFFF7FDFFBE7BFFEF7FCF7FF9),
    .INIT_7E(256'hFEF2FCDEFFD6BDE7BF3A017FFFF5D7FF407DDDB6BE7C00052FFFEFF7FFFFFBF7),
    .INIT_7F(256'h3FFE0FFF81FFBFFF80003FFFFFF750140093FFF7FDFFFEFF7F3DF017FCDDBDF3),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_5 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01005521900190001005201045200452002398215126C87C04ED22344A0D0730),
    .INIT_01(256'h10D0068001005202092806200006400640000A4A002C1900190000A423200320),
    .INIT_02(256'h0C800C8000802904001C01000032003200002903800B3401A000290680100552),
    .INIT_03(256'hA00D000200A44A01880001900190000292800B064006400029190019000802A9),
    .INIT_04(256'h201610984261098003802000064006400005203800B3401A0002906801005521),
    .INIT_05(256'h0A203009010000803B4100480014A63A0850C5521410AB036E5055500000001C),
    .INIT_06(256'h42500009862000E0841000000449B6A4844840A21290A224DB5240F0800A2129),
    .INIT_07(256'h2111AA9422954C506912004000018890800006004C34A0042AA55E287F952F72),
    .INIT_08(256'h5282324924615715824B62498482A8900A00414A5D0C6A0220088000A0306BC2),
    .INIT_09(256'h459484250082429C556030181625C1323384E2B2678C8A914CE41052583262A4),
    .INIT_0A(256'h0000D8E0E224B8A8722CA84254212664A2A0C20281206A4A108548C4804014E1),
    .INIT_0B(256'h02128000018000000804087070002C1C01000808382C1008380070001C040400),
    .INIT_0C(256'h110418AF8210000042C4082470408A0114205120081101021440080484041080),
    .INIT_0D(256'h0204401C0404002000040000DC001042110210532B551002082A2F8015AA0002),
    .INIT_0E(256'hC60009200000024608020800100000180000204803808010008000100000C000),
    .INIT_0F(256'hAC600D7BD5AB93864F210078498D2A502D644A52000012A4540A42051C000204),
    .INIT_10(256'h1DB01A24A2016900C0108459632AB25F2541DC488001DDE47147B212C89429AD),
    .INIT_11(256'h247CDC0010010A10ECA50D94C08D43C0EF2028000000012C7542180091C59C31),
    .INIT_12(256'h28A031014BD0A2448D123279424CD48768C30D2411CF57047DD4E398DE81294C),
    .INIT_13(256'hB02684700FB5D084012970A811A07C030301005126A220103F28CD08291CDF80),
    .INIT_14(256'h468280A3285881A0C88306106CE504A0A195A629004808600830C0270006E408),
    .INIT_15(256'h2127601148D61A065522822E0B199406240C0180E50180A25040340C16184E60),
    .INIT_16(256'h069910008540334BE0409A62DD810236C810E5860104208424CC0624A802519A),
    .INIT_17(256'h21B24E22828973020A00008C32941107880B20B34202C5BD2AD080248A080416),
    .INIT_18(256'h40D66C024EC1B05259001121C0150C2C18100A10D0218446F1845DDA50121B41),
    .INIT_19(256'h245411722F7698D07FA02B2A00530037389003AC1183906044ED726C0A471746),
    .INIT_1A(256'h204DD1D2026208118C03110C4FF5C895D510407DF390197221114B98E916E966),
    .INIT_1B(256'h99B8A98D2AD21177B3CF0B34DFCD60E012E0C4495AE9A4322E2010AB0969892E),
    .INIT_1C(256'h97390C401D04310A03882BC61A72C620DA05B42D63E629DEA99131399DFC24FC),
    .INIT_1D(256'h11070581894864C0D032B000000039040611A3A304A014A14180C4124D247078),
    .INIT_1E(256'h589544B9B86794CC4B370336E829A547C4C8A50A211643E165C4809D90524416),
    .INIT_1F(256'hBA8A802167A04EEE2DB22DE1E2C3744E634D93CFB9A000742481508E9FC4D451),
    .INIT_20(256'h4045901E0A8850745002761087B1E2C48D97A0DD0B18568CA0D005F00074A4D1),
    .INIT_21(256'h960638F554D54505F620CF194C1D370362AC5507244F495C3298EA942AD5C16C),
    .INIT_22(256'h1690905705C923C06E23A0170C4E030D2C60184690E4A621E23CC09273188544),
    .INIT_23(256'h5C0E0022F2B3D82335207820CB4C858ACF408975C3A441989C6797D4B2507268),
    .INIT_24(256'h80E687BBD9F418E61CA4699C8C8131334F232AA4468017048C250A2295901E52),
    .INIT_25(256'h1BCAC30041FE32A2C644B4A149C2B0BE810E8A895846F989A1861C2C083E0434),
    .INIT_26(256'h8119832CB06466120D0C11F23118B50882042A60DD520737806E05A6813517D9),
    .INIT_27(256'h012C7F54817358692CAE8A74B648CF0CA04E229E0F3046E98AA51194EC08A329),
    .INIT_28(256'h6260314A0160C20F05190B6C214303E0A285402F5895B4002E5A01E78D18142A),
    .INIT_29(256'hE19860D3907C92942323D2B13882A020D5E29C065826C1028200034D34D34D12),
    .INIT_2A(256'hBF44FE543403859A1AC9BE135C27F86CB505B85247E2048812204A1C48243215),
    .INIT_2B(256'h5285D19CC3705155F4093A00E7F1CF966355648840BC8C4822400B80C4110C08),
    .INIT_2C(256'h1B648C6345062409000C4E1A2040115018214600D833703823D2E007CE7302F2),
    .INIT_2D(256'h69A0DF34841EE43B1FC864341386C8CC46B3E01C07048E74E3EDCBA891C0EC03),
    .INIT_2E(256'h20A0D040282C0A04C2510A43418B838BC2D67C0784FF01F22848994C70994910),
    .INIT_2F(256'hE524702A229C74800178086494A24080170021423922CD2534A1D634086478C3),
    .INIT_30(256'h190A52431832CC0B40B0180C640A8E5131AA188C096A05272CCA0822680E5280),
    .INIT_31(256'h3D0C1E65BED08883ABCA2395C23952890B271C5C2812A49C89108003450C1740),
    .INIT_32(256'h234A8CE110A892200FA385707300022E24BAC088CC180B7D0F38898A5C61D221),
    .INIT_33(256'h0F1D4324836E01331180878909007F65A182F4AA14A41021F5122A234380A431),
    .INIT_34(256'h364B22B28652C44A968DEE22091C00542223D1C49A9A59BE9C4898600E031162),
    .INIT_35(256'h8B41A8903425BCCCE97B109AC408185706E400C5E1A8B109E0123D15AA847358),
    .INIT_36(256'h6C017263096284D434700A4A841182D48070800195A8422335C09A64908A200B),
    .INIT_37(256'h1174172E052C920AAAE1108262D0717862D040085216091A042142420AC00411),
    .INIT_38(256'h206593C1B751540B405CB7D3124D14122F40007E803F4ABD141630ADD10C9230),
    .INIT_39(256'h0641C78721419D08B1809A6BA000A81411FEB1421482F3A01860A83506A0B1D4),
    .INIT_3A(256'h0630E658A4A550D828083C2810B4880204322B890A54C3895252C5020912B041),
    .INIT_3B(256'h811AAA00A7816A712608246943AAAB145814EC1BFCE1013C386BC499C1CED4EE),
    .INIT_3C(256'h300B623002235544C2005FFB42C4D2701522440004AB85AC085CC8BBC364020D),
    .INIT_3D(256'hC5A06402B411869A01C49200804D05240698A58809B98820E1DEB55440DA2825),
    .INIT_3E(256'h911401938104800128B02E56405216048AE2D900AE041B06B4026C961524DD21),
    .INIT_3F(256'hAA48D23CE8400867628F444621040E050C1C23420814C320A590708511330949),
    .INIT_40(256'hD6AFB2BFD640A007E868BB0254502548C8035511117A9004B4500E3605A84122),
    .INIT_41(256'h0A4C4C0931D004449290A21E52510220091CC2500281AD11F6E8A03108130816),
    .INIT_42(256'h1145562E02819A85A577210826073CC888212A650C000182014808AA18090C11),
    .INIT_43(256'h050E3A04B34B818244203011FD511E818CE0072D0C645500101051A818AD8131),
    .INIT_44(256'h806911708314D38420D52B4D13E5E6B8B268C281B204055C808412C281AD0012),
    .INIT_45(256'h228E0154D6DA02A90FB2949E178868B64D100B57D641641091E410401A8211DA),
    .INIT_46(256'h58B0C4A3E55C3DC427E254E230412878531AF469910A92001CACE80F5A94A144),
    .INIT_47(256'hA8606D1902D30FA0217144548010CEA9E0F315664BBB57D11BD10E6708700572),
    .INIT_48(256'h8322A9F250528104DD3938067A133A36CEC7B0A88A910A40B388C5812F33008C),
    .INIT_49(256'h9E8B9303834440910869D5A8E9D7899F404121846FFB152081EA1E2201A5BF2D),
    .INIT_4A(256'h41A440687C2AA90A0001884DC612462840E9C0815E20412BE3927DC7036183D4),
    .INIT_4B(256'hE1A8881E0B8980F80C330A9402421C59A223B4CD4D1C024A1C20061238005B60),
    .INIT_4C(256'h112EA413010C956A11830CC014294504084694512061190897E520371239928F),
    .INIT_4D(256'h084DF9500961957FD940B8700A26703838924140D228885E489950A942010031),
    .INIT_4E(256'h3F80DC870944C0AE0BC68A0AD868A0A121831E869540FC91C51480085168C2C4),
    .INIT_4F(256'h013130B50B1A0689929897C1BA395DBD141E4425E7C2020B5520C061CF0DF368),
    .INIT_50(256'h1013703EB891BB00B40D2F1CE2CAC3EB3D30CE30C9C2C79C3B4504528008B07F),
    .INIT_51(256'h9009B41CD2600E05BC682C89C0946F022474201A641447CF8A8690848C450DB0),
    .INIT_52(256'hBCECBFF53102C07CE877000C03C1E0810D8B5389403C00B51D590ED141024400),
    .INIT_53(256'h320D6090902D2815C440C31280210BE5BC119EAA86759BE0D4109DA0005F20A9),
    .INIT_54(256'h20602E700783230CE0040D723C5085C9015571191D7D13FC3403941C7F843D14),
    .INIT_55(256'h1DC5558E2808A91E0302E1C43401428320CD10454107E09E4104C040CF3BF4D1),
    .INIT_56(256'h8EB6E4D7D5987C3E71343440AF082C422564E3A608EA11D4999326AEE1501A48),
    .INIT_57(256'hA45041E5A49AC62EDA944607149210040B0021776800CA1078692D19B019E995),
    .INIT_58(256'h04C4A0DE407A022028116203D4131E13309400A6065E1223F86A9893A60C0DFB),
    .INIT_59(256'h49B0A40001044C82D281083A48432254C3110B011520698E80D133D00B10D421),
    .INIT_5A(256'h4C020510142DE424401A93E52200E2541A040811104A534850A485165548EAC3),
    .INIT_5B(256'h8000680211102D10248311E0A101420494D24925A4210202828058225B002059),
    .INIT_5C(256'hB605050004B1EF9A0000C0A209C06853060A0600025C291D2749DC2003E60A02),
    .INIT_5D(256'h4850AFD150C9092507389444C041D03D6D08280C0944E3E1C069A68063306002),
    .INIT_5E(256'hC365B8CBA28428D519C4C40A223482206040055A5364425118E880A9052C0090),
    .INIT_5F(256'h70E0E16C296E5002450399A0538042008BD25890A9084640A120E80138A24A98),
    .INIT_60(256'h11975841187A61C2519CD998A1855605EC0A016BA9594C4940484404C0AB00A0),
    .INIT_61(256'h5002308A15480C689000498549180C046D0F941B828D0488610B421710890521),
    .INIT_62(256'h4000050B5300089347C12118502401A180007748A800B14140470BC9D013941C),
    .INIT_63(256'h1C0F57688851C04E18B65296F106A510B386B06958E48EB96F90003A30B03806),
    .INIT_64(256'h7040812550800406E1D181EAE20608AACF432528C093CA990220EB866E1BA225),
    .INIT_65(256'h68C0751524002005BA53D11456610112276826F003312810880C027B04552841),
    .INIT_66(256'hA60830328409CBA049BD031387121C7786008B0085E100A1E863250198396C06),
    .INIT_67(256'hF9931EA92F8882591216BB460896019418FE6450AAE860C44D5A6442194B1002),
    .INIT_68(256'hF24040918888A41C0038CF0B1CE0F008924614814D445C3A1503182052543458),
    .INIT_69(256'h00940089006340202C040320607008048A64600202F9C784C8A3D58C1F99B212),
    .INIT_6A(256'h0E4AF014DCEC8424250F810CA534AAA2CF6C9C6461B20271A4E3E63E86154CD8),
    .INIT_6B(256'h9D1F74D39BDF2003845029228046C14188B21028AF2041030F0D3A124A604C54),
    .INIT_6C(256'h862C01382920403E8161220B22990C628C08D592AD4DCA4A1166104A258D87DB),
    .INIT_6D(256'hC2820280A0000A0A000000000000000180000050000000002DCEE31032942225),
    .INIT_6E(256'h00020001C1FE9582A41CCC003064781836818358D6950C005AC481A80051CC82),
    .INIT_6F(256'h9CE2FF9FF024A26BB3BFBCA0A68E3320DD000074B51155014000000000000000),
    .INIT_70(256'hEFE7FA0FE401E0F4021B0FFF3746F7FFFFABDB7410000000000DFBBBBBFDFF7B),
    .INIT_71(256'hDE040D680AD6436FFEA6FFBBB5FFFD2F31FFFFFAFED8BBB20C99BFFAA64277EF),
    .INIT_72(256'h9FBDF0216CBBDFD6BFDAEFEBAAF5DFB9E1F6D6ED7DE3A7F39DED7CF0209EBF82),
    .INIT_73(256'hFEFE2F17FBCEEFECCFB8EF1CEBC520007C00C319F32BFDFB3DFDEDEF708D0793),
    .INIT_74(256'hDD79FFFF3FDF5FF9EF3BDF7BDFBFBFFF4AAEFFF7D9E7953562DF60050003F63C),
    .INIT_75(256'hA0034008F3880740068419644FFFEFBFFDFF3FF8FAFFFFE6FFFBFDFDDFF77FF7),
    .INIT_76(256'hDFFBAFFBFFF21620408102045D4440810204081020BFFFE01A0010016A00D005),
    .INIT_77(256'hF9FC1E1C5D36FEDBFFF3FE3FFF5FFE80537FFD54F7BFFF67B18E37F6F6F6F6FB),
    .INIT_78(256'hDD7FBFF847E8C740210B47FFEF7FFFFFF102EF9FED5756EAB55EBFAFFFFE05FF),
    .INIT_79(256'h1627FF97C6FFBFFE3FBBFF9C084800077F7DBFBFBFBFFDF2D17EFEBAF33DFBFF),
    .INIT_7A(256'hBF38FB0CC56F00BCECF5FFEDFFFFEFF5FB40B7FF62BFBE8101F4BF7FF9FF3FF8),
    .INIT_7B(256'h2B9F9C5B64DCFFFDFFBF37FF97D67573FFF05F7F71FBBEF9E39E7AEBD65EA43A),
    .INIT_7C(256'hEAFE7B5FF0225CF8004FCBFBFDA7FE27FE0FAC016A0280EA000206047FFF6FDB),
    .INIT_7D(256'hBDBD2D8CF6C3FEFEFEDFFA00A01850FCF71BD2D8E7BEC5FF7F3F57F7F7EFF9FD),
    .INIT_7E(256'h38EA3EB5954FFFF7FB9C015F43FDFBFFFFFEA926DF5605A54FFF09FFB3FEFFFF),
    .INIT_7F(256'hFFEDFFFB5FFAFF7EC081FF467587EEFBC005B487CDF6E4ECBF87F815EB37FE5F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_6 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h96FFAB924B8C2E456DBAD1E8A3883AB86DD9FE4B00630101303B6000D480040F),
    .INIT_01(256'hEB2DA038BA43A1DC104C1D808D5091C0020662897E13E6EEE6F43279C4971859),
    .INIT_02(256'h925CE17A2B6DD68AF682CAF8EFCDDDCDE86E4A782E8201465B09DEA004447AB8),
    .INIT_03(256'h5B403149B75913476023442460000598A25F84F9BBF9BF0C9E24B8C2CC77FD5C),
    .INIT_04(256'h966888650988864E50214251B0B3F09478395282E8001465B239CA0044CB8B96),
    .INIT_05(256'h354551749B009014F134C118028641C000F03A0C3D6008F0019E818755200055),
    .INIT_06(256'hBCAD57B94802B5D0563A9C0060246D0018878500694354123680210F20500694),
    .INIT_07(256'h038A1C52DD8AB5A11409BA95549B9328220000004A5C85540058CCD600AB5191),
    .INIT_08(256'hAD3DCDE0D5F2AB3F8D101DA5612D56AA554CA6B5AEF314BD4F59515F0F949417),
    .INIT_09(256'h04AD7A5817151BAC80A150A88B58C8B875DA6FB99194976E9D6B22AC38B5E55B),
    .INIT_0A(256'h0F04696E7481D945157544200410C2AB1DC800201C6C68022A7A1202B3030966),
    .INIT_0B(256'h746C2AA94E300230C2BC56078DFBD200F2555C2D0301A2CD47608B96212E4C06),
    .INIT_0C(256'h1414A11320E62C3B49347C6B6F26CD11C33EA54FFC6B87367489B1EB2E357590),
    .INIT_0D(256'hFE4CC363CE752B0AA31380020398C18C639B4A2740042A051E0090158000E11F),
    .INIT_0E(256'h41E20099D404006BD297283001316EAC65FFE4D86C0DA9D6AD2A8C410150632C),
    .INIT_0F(256'hD61063015860029FA00166E99A20044AB0081204AA62AC1B98D5BDC183B3B338),
    .INIT_10(256'h08480BD2920064F9E4918D468828C166C0E4081220C121A5B9D2BD2B17400FAB),
    .INIT_11(256'hC87C0C411021131151037C3F1B2DA11341AC056C66F26E80677078AF0F45CED2),
    .INIT_12(256'h0025B1EEBFC180E7AB1C76744A6FE6579201C210480FF0F35F7D8301DC236CFF),
    .INIT_13(256'h6CC547C90EB5DB90A7C7162490516E88AC466ED97F0B2C564440DC823AD4E018),
    .INIT_14(256'hE0146210E61E001081113F03C0901061E25CE6A149004A020E782D23D51EF48A),
    .INIT_15(256'h08709CEF1DD6DACBA0E3C13D61A96910C8802030C02222102426F7B0720C0198),
    .INIT_16(256'hC881820990C02916FA73603E83A8825B2CDDC802545A79765F05500E139DC763),
    .INIT_17(256'h53026744D5E2BF258C6A878FF4257B241DCEA87715DFF019A81503580EA4891F),
    .INIT_18(256'hC05FDF58186EF40BAF462743F0B0812B07F062C0ED1458ED887143EFFD2BCD66),
    .INIT_19(256'hF680B01E30C7BEB4FFE0C4C10DFD8ACCCC4137A2C53715F3192F4274B8A0377E),
    .INIT_1A(256'h0949E89A164D8CF9CA624CC881D5ACF4F3AD6A88C30D012F27A41102DC54C5E2),
    .INIT_1B(256'h61BDCDC1AF7BBAC209CB67C5EE748730D875CB10446C3393C0F174234937E62F),
    .INIT_1C(256'h77FB54835FF4371B532CA0C2EA64C1A005515D3C5F688104C392019B208CA506),
    .INIT_1D(256'hD4C085DBFB468094C567C2CE000693D521BE14C2568A035E6C540A2611253000),
    .INIT_1E(256'h5AC5B8E1A4B2140637F103241CE4B5D4FBE41D6D395407BC09B398B69582106D),
    .INIT_1F(256'h5EEA936067ABD324E03F9DCFF10D8EC20B45C12FC0ADE49DB58358E8C7D13FE4),
    .INIT_20(256'h64DFFC1605AA5B37BE1D77BEAC39F6CCB450845D3B3D0C64B4D7034873AC8CD3),
    .INIT_21(256'h146080146ED60C0B6570013466C80E013D3FA64C80DA6D50B774574363553617),
    .INIT_22(256'h8CE0D018882E752931A3BD3FC23C814A8C942E35007502EDA44A36CF013EDC5F),
    .INIT_23(256'h79C8CC026E23EC0F43D858C4190861927C74600076D2607ED53FFB97F3FAB3F7),
    .INIT_24(256'hDF609B99CF63B3CF5E96805CA1A8368D5B8A282AC0A9ADEA360A880F32140753),
    .INIT_25(256'h48FB015487B536D2C798B551838042DC68734F21ACE233DBB80802D93591CC02),
    .INIT_26(256'h4B00F7157E43CEB23B6497A9C0B8C708142600277FF80F34FC6E20CEF5E47FE1),
    .INIT_27(256'h20A8C841903318B91F0BD18790990591A0184D9D900D06AC0C2C2CA56852A725),
    .INIT_28(256'hEB36BFFFB92350070698E7B63BA7D005D3416B8C6150216A194B8B9423841A08),
    .INIT_29(256'h7A4832D1149E5214041E49AF489C40181200E0F010B8BD89A5AC80C30C30C396),
    .INIT_2A(256'h3DCB9E6D953BBC700E3B56F5A5ED1BA3AABD55ABDD3EDDBB76EDA3E14A14FE82),
    .INIT_2B(256'h0AC5D9A8C0FA81EF45333368FDADCBE80375DF7050C32750E548D6558A94924D),
    .INIT_2C(256'h2DB19E68148B779AC43867198EE2A732D84BC0B6FCBFCD7F44ABC7B6F20C97FE),
    .INIT_2D(256'h7324EB01040156A13D081E7819940EE00E688951D3BB251728A227061E17A376),
    .INIT_2E(256'hA0EE90670830B20F603B800191A6C1A641CE0ED4360B95010A302957C02AC4A1),
    .INIT_2F(256'hB9F42AA25B1B239345FBBB5C0EB2C58C0302366B8C29F421008B5480A9A3461B),
    .INIT_30(256'h822B10634C6CD8978DF8914E241B9ED220AA079C8E2AFCBDB8DA58627ABF08C7),
    .INIT_31(256'h584C96C20653BC9B1D8433344B334AB9990DFE5CC883D5AF8C7854000B499743),
    .INIT_32(256'h1FDACFF5C3FDDB6AA801AB528CA04DAF428E6473CC91C827277D8BCD5EA583A7),
    .INIT_33(256'h0FC1936FC20AA0FF828B005F5BFECEB5590EAE6276BD15DA7A932DD110003615),
    .INIT_34(256'hE04B39339EC8E4CE05CDC3006D80DE31960278BC4029B3FB829C127EFE2672FA),
    .INIT_35(256'hA6439C3A28043C741A014AC8A4A21AB529D660D3019C0CACB959DD9CBBA4D25C),
    .INIT_36(256'hE3C8136B104084063073C09C0EF1855D186FD3B150CCF93659E418E1A0588639),
    .INIT_37(256'h183077B02AC830844AF8387069B034C869B0E51D211E394B4625AAE0E6DA7408),
    .INIT_38(256'hCC878389BA57446C811CE4FB9FC7E6BD40396D6ED2FF8EBFE6D827947883DA22),
    .INIT_39(256'h3C46B07741F9F2D4C8A8170B48196C664FA88231B7CE980FF8366B0A114A0423),
    .INIT_3A(256'h06A02B580137520012BFFD32FCF2989FF4518FAA55D9CE0ED2B8F33338D2025B),
    .INIT_3B(256'h0A1A9CF87A59F7F54E81767D971557753E159BDB3FBFA3FFC0BBD51ACC82D96A),
    .INIT_3C(256'hBA8EFE6D60835105E342DFFBF06A55E3F5765C3320F9ADC7E10D4A19D534200C),
    .INIT_3D(256'h01D4570A0668719D2030DF160DC018490F222489C1B79AE453BEB51004AFCDAF),
    .INIT_3E(256'h98760271A17193B0CEC831F105B39715CE384D57A06E8062DA0A08FF3B307DBA),
    .INIT_3F(256'hEA40788ECD4B4000B34DC88232024CC1839A6DFD48D2406DE3AC0DB71BE1F900),
    .INIT_40(256'hC40DB8A04454800E3840DB76C064BC7A685BA9042372BAD75F9B44C1278941E1),
    .INIT_41(256'h631AA9EE828A1983C84D40FA1F51675F81B87E41001A2CB251BF36A444B08672),
    .INIT_42(256'hB01D123B0D05FA888708211E55010E1405F22E05CC0615B0CBCE08AD99600247),
    .INIT_43(256'h886DE0C4800D9579DB77789553D647880453DB01C0EB564072A9DAEA9DAAB0D6),
    .INIT_44(256'hE1E071A0308903C96FBF3E5BFFFDE4D6DC0F664272350D00B6966A4DC1BF3085),
    .INIT_45(256'h71E65C481709558FE40A03DE203C0E0CA49E2B9212D4611222615D6014FA58FB),
    .INIT_46(256'h4A1A04DC201068073AB2900538CD40DCD5247DE815AA91EADC3EA265A00748F3),
    .INIT_47(256'hE904EA7C00030B29257FE4E6F41BABE5E8A72946ED5248063C6341E22C7FC192),
    .INIT_48(256'h5D0DA2844097A14FADD9A095CA0F91901D8FFE89E88442C87498ED51EAD96D8F),
    .INIT_49(256'h4182B86FC4DAD814D8606801A97A104C42A8001FEAF16ABE01AC31F17848998A),
    .INIT_4A(256'h1322B8FF7A2F198D0DDE44A46E10CE29871413645F0C714EBB1404417010098A),
    .INIT_4B(256'hB0FC9096ABD9A6DD2E03CFA381000E58B2A886FB67B92722FDAD1830B15A2244),
    .INIT_4C(256'h9CBE9C1F27E40CB21805A2CE17434D85F1C4009AB7E88D8E206EA683443B0022),
    .INIT_4D(256'h3F391916CDC49C7EE3434255BF638C003C53D34233EC107849EC2415619D5078),
    .INIT_4E(256'h0E993C2541600B124E0CC04A1400C908934E74DA9520061F56D543C9CA00D27C),
    .INIT_4F(256'h247730F12D6CA3004400C128CA7899F7E6D7A677A03C1B9FB5E9AA1D4155156B),
    .INIT_50(256'h90917FFDBFF830AC2E9A5EBC0B79ABE8EE9026800E0E93FDA9F9A8022D3C0054),
    .INIT_51(256'h68C8045A70884CA6D8CE6AA1E940853E2085803BF3E5F6E1DF2652ACA19E5040),
    .INIT_52(256'h0472C16B7731249E7E9765CE30C0BEB683AF13AA4D55B7E5C4016A7E6B0505B4),
    .INIT_53(256'h7F40399254C13E95D49041208E8C81B5F211DEA207156B755621ABE2DA1B25C8),
    .INIT_54(256'h100B8173A633C504EAE42C13B041B4C003AC90E00E1053FCF97C197E7FFB15D0),
    .INIT_55(256'h78BAAD7F09BEEC09E77277740021571803D844D5E709BA9EC413A141839E393B),
    .INIT_56(256'hEEE848896F00717E4894A25C860475CB014C07A6418EF090B8D1A3A6DCFC9F40),
    .INIT_57(256'hC24C7DC0ED9E8F2CC78E4D9A709A663237725EFB2C13AA90540D284592CA48AA),
    .INIT_58(256'h0FF6FA2B6D8F0E34FFF1A36C78733F111F7FE8AB017C9165063E8A15B9270D5B),
    .INIT_59(256'hD494068000CEDC2830811CCAD79ECFEAE81D30214152020DC476278A1318660D),
    .INIT_5A(256'h005214CB4B920332C6E95199D63366D1BB72D872620C05C49000C4024B074A74),
    .INIT_5B(256'h6088B1142CCEB330AD14CCEB3093DEFFF6D76DBEF97368168A645A5D76291B69),
    .INIT_5C(256'hB4F114C8242C0402BCBA4299740D02B3EA2997B7E13B004327E1D1424E6229DB),
    .INIT_5D(256'hDC03C3C94C0C80F0C800E7765806CE416AA8A6388245C5F53B25C59203103491),
    .INIT_5E(256'hDAD8DFF4196C7C0B7BC80589DFF49AD604FB2E019D98F660CAF4B4FB6C0180E4),
    .INIT_5F(256'h081810F8CE5BED7124CCFFBD2B22F3B824026190FFBEC0589CF72B1DE7BFF1E7),
    .INIT_60(256'h6975A126611F0206F12019C7281B609B81300EB905444344E8FD239DB35B6786),
    .INIT_61(256'h7B62D1405F7859405CBB182D0EBD8F7AE873827F4D6E980634207E6B157E9AA6),
    .INIT_62(256'h96E3818794209ED316033EA28BA237A8B3618820847BC12719ADFF07251191DD),
    .INIT_63(256'h0A7E12BE8B0848238D0C56223ECC0C08A1CC01190163403A75B555F2242219CC),
    .INIT_64(256'hF571FBC9404A2887E272C814A06026AA880A79584EA7D3063047853F1E8242A2),
    .INIT_65(256'hC98F3217E347BFC03833DDE29A8640000913865C5814A8DE0A60F0502ED98150),
    .INIT_66(256'h9801FDBCF889FFD24940DF876B856D01DFC91A26B7AF0768AEC25F4821644088),
    .INIT_67(256'hA2651E204BDAFE031A924A868B5FFDECA3A89997747859009C4108985B093DDE),
    .INIT_68(256'h637E27E9E0388F93E47151F75FD2D1DEF02101750910557C2147BDE4412C0831),
    .INIT_69(256'h64D480C95C4760012D2084747B7A793CF2404753F7939115C546D60A5428B7C0),
    .INIT_6A(256'hFBFA04DE864FB5647C41719899E20489FCED5F08C5A4BB4020FE57BE6B938452),
    .INIT_6B(256'h182057D5FBD4000FD3B594D969107D08CBC4390011834A7B1CADC27D0BFD7117),
    .INIT_6C(256'h5206328C40830E8E698A2444283920F014CE01ACCF8FC9F260101723B5E45828),
    .INIT_6D(256'hA28828808AA8202A5555555555555554D555D57D555515552DEF42BE9294B581),
    .INIT_6E(256'h00000000CDEBF3933400CE0021625AD60001005816110C0040C6302D00BA360E),
    .INIT_6F(256'h0000000007494BBD7FE384C016F68584FC0C095E1D5451000000000000000000),
    .INIT_70(256'h00000000000000000000000000200000000000041015E2000010000000000000),
    .INIT_71(256'h0004256B10104000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h000000216C000000000000000000000000000000000000000000000000800000),
    .INIT_73(256'h000000000000000000000000007FE7FFFAF5FFF00000000000000000021540C4),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h2003180E4200040006B595071000000000000000000000000000000000000000),
    .INIT_76(256'h000000000000000000000000000000000000000000000000480090016A02C400),
    .INIT_77(256'h0000000000000000000004000000000000000000000001000A0FC00000000000),
    .INIT_78(256'h00000000000000000C0318000000000000000000000000000000000000000580),
    .INIT_79(256'h0080000000000000000000000308000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000008000000000014B00000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h00000000000000000000000000000000000000000002AB000001C8D600000000),
    .INIT_7D(256'h0000000000000000000000000058800000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000800000000000000000000005A80000000000000000),
    .INIT_7F(256'h000000000000000000B080000000000000300000000000000000001600000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_7 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9],\imem_rom.rdata_reg_1_22_0 [6],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0EBC205E4A9E6DC5ABC0D4248ADFFBADF3D2B446F000E0010DB4000410240403),
    .INIT_01(256'hEF2F596F36BC0D8490D7781906B9BBB9BD1695B5FFD3C2472498350BDC951CDB),
    .INIT_02(256'hF25473666D5E06B3BC83C0CA2ACDDF84DC6B94F05174CA30022F02596B6BC005),
    .INIT_03(256'h5EB2EE64480335BE0651AE6EEE6F43E56D7FF4F09189241F42E4A9E6F835E102),
    .INIT_04(256'h0685EE67B99EE677E85FDBB7F0BBB9BB7F481F01100CA3002FF02596B634205E),
    .INIT_05(256'hC45843369A02C162C4AAC1A006AB404495253AAD49E1545891A5AAA599C80056),
    .INIT_06(256'h2C06668268D4D810712C46000A94005152A7995DC04C44CA0028BC0F1895DC04),
    .INIT_07(256'h4EAA556BDD2AB2A596ED2F39991E366222000800934A1661445AA10000080004),
    .INIT_08(256'h2D398520039E286218349182713D5007557FBCB5A27381C8DD4238B95785941D),
    .INIT_09(256'hA26360CA1968BD21821D8EC6E99A38CDCC5B1D0D98713468931AEF08A3CD8C11),
    .INIT_0A(256'h1A81231E1CDB45470C131399AA92119944073D3C4C0395B54952A4390FB9E21E),
    .INIT_0B(256'h746C73324A40023857D9900003DFC381A299870202D38E4347FB8BDAA1F3210F),
    .INIT_0C(256'h8E31E5102DA0A2188D09769B853F653EEBDFAEDB6722AC6169AC91BB0B618B29),
    .INIT_0D(256'hE89B13A39BC343DCC19BC09B2396AFBDE8358008D4AA2FD54455D041AA540049),
    .INIT_0E(256'h112D52881A0405B9F5D1903125244EE64FCE89A2747F378B3F7306680141327C),
    .INIT_0F(256'h5456D6B18ED31FD1B076CEF4F409C48AD700B005CCA4E8120A752CAAC2775DBB),
    .INIT_10(256'hE03995C67AC710D881652B02880B875898016F7E0040ADDBB8755FA918A47A50),
    .INIT_11(256'h5803715221667023EFAB08FEA44BF178E7828FFA56F6EE3B160C21FE1E1055D5),
    .INIT_12(256'h038510EA8485DDE6739C041BA367C75FC2BF003867A5B3FF400EC8A0061B7C54),
    .INIT_13(256'h2ECB8C2904004F310EEC6C46FADD12CF8F8C808E2AF307907BB44447F3BEC896),
    .INIT_14(256'hE0822359246C846115D50917E34195A03D5C91D8030788C4D3E06E0D9FD017FA),
    .INIT_15(256'hA03BEF10CDF8E0E2401E38D3AE0A12A012CAA1C71412102442355388F3465052),
    .INIT_16(256'hA3953861571EA3E55AFD21806160845CA8C330FFC62F7F371EEDF5077DE23114),
    .INIT_17(256'h8F03D8C0BB7FF4EC2556072B90E18E001FA7182F19DE39C00B76033B528C099F),
    .INIT_18(256'h4385B4F1DA5E9C26001CE5800EC39ABF104825FF5615092BE31177F248D0FBBA),
    .INIT_19(256'h3AE99F0D41AF8EE98097FC184FFDC07C02E096ACF3B8048E078E141DF2C04B3A),
    .INIT_1A(256'h54060A8C89B614B084C150852A16F5200C8222424323346AB20C68D436ED1487),
    .INIT_1B(256'h8914552AA52A880216116D03640A180BA4929D1AE274A8C506C88410C6012291),
    .INIT_1C(256'h7255E3B06A7703755924D535FC4643472859826130CECA2148C7AA8C6B052000),
    .INIT_1D(256'h2C651E749F36F2355D4B81EE0006BF33154F082C2D659DB9DF92AE247E8F9100),
    .INIT_1E(256'h2F56DCF056D52FA9350C71839E9CD2CBFE9CE0F508E5611E59BB5832DB606012),
    .INIT_1F(256'hE8791B32A58B2051D0127CAC67603AE35111212FE885E751E26234275AAB1FB0),
    .INIT_20(256'hE5FA6063895A0F87BFBC83ED22A95368FCFE5F96B2B61E145587E8A757FC56EB),
    .INIT_21(256'h1F34432A62159A132CD3121721C7301E1F13E2B98EB8A4FF1901B7069D0BF67B),
    .INIT_22(256'hDA49492E9E2D5D2C00505BC0FCC0944C426689A15E8002605C74C25882CE0A26),
    .INIT_23(256'h57874E4BBD10E01440418BE602F361BCF2E3FDC9343FA7A8EB3397C6192CDB26),
    .INIT_24(256'h6EF5C1DDEFDFE50BD854070B655A2EECBF0152F696AA0BECDC23B027E14C7251),
    .INIT_25(256'h90B4989E0A391851CFDF64C4180719C86406458FB54D901E7D00D7F141A47A89),
    .INIT_26(256'h80955DDB1EA295FCD2449A128208AA1382E22A784F244C4ABDC729D9F6F2E4C2),
    .INIT_27(256'h0F58C42E439A7CC6F43B4A88E23328B70EB6BA05904F0415E644311EE1F8803C),
    .INIT_28(256'h5F8CBEB5B6BF175AB287E2131EE1168251C49BF43B872C6062F1866024B8CE30),
    .INIT_29(256'h9D126642D3819192BCE393EA26E0C01EAF0280087CD260420396471C71C71CD9),
    .INIT_2A(256'h02B3553B0930FA705537EA6EDCD9B9934F9A6CD9B7ED9B366CDD8100063D550D),
    .INIT_2B(256'h5F71783CAFBBA0FD65BE8D9F3C7778FF54619577198016DD0523D993F9AC00C5),
    .INIT_2C(256'hCDD08CBBAA5EB70A282A2A8DEFAF6CBB9AD2A103E07C7765A2193D49428D896D),
    .INIT_2D(256'h80641ECD2B204A7A8E07425C092439208D89173FB77F71531A1CF468A40BF6BF),
    .INIT_2E(256'h8D5646B3635CF8D1E934CEB55168616863B169CF4A4953E26CE55B1CE9582331),
    .INIT_2F(256'h3D521797F61A6813D1F7F23B8C51A3446D011125B45B421ACF69F9C721C1410C),
    .INIT_30(256'h84853462948CA316904902F253250560057E475BEE5BEB99FC55F7DA16C55E55),
    .INIT_31(256'hEE9125163DE077186464F5E3B69624F890D12273E1893B74358B90005F398943),
    .INIT_32(256'h75B57512CC2249198007649BF38382010025A2045122C05712C451C40220D1C0),
    .INIT_33(256'h2010E2DB40D5E354F1206FAAD5B49EC51A16CA766A1B0038050C03481D454A2C),
    .INIT_34(256'h9E10B288E8762B0B8BCB3506B4E037EDC1442A438ED656EA88C0C997E265AFA4),
    .INIT_35(256'h68A166A83C9118C6102029B992941641BD8AC0B43166CB9B3736608A30682D84),
    .INIT_36(256'h5CC06BB465B5681A2E2BC393832B6842060E59C22134F710B46014176C80C6A9),
    .INIT_37(256'hC7DD88C0F465637BA6F14EEA5A282D145A08A707A1458CF5025BC5A38CA4679C),
    .INIT_38(256'h7B29F84C8524AAC9C769276C29C67FCD580DF4D5FF4344D67F669D553DFB0F07),
    .INIT_39(256'h1FBF1805A9B86A4D0503A40864109CFF708AA3FD0BD07BB8646692B0F616EC7F),
    .INIT_3A(256'h04E669B6A90EEF043FE687FF8F24B691926E04DBFD82BDC22CBE40BC904FA9B3),
    .INIT_3B(256'h1168BEDBF5F25F9B79CD5AF3DC5556FFE9AB7321128BFD4780F46DDE2E296A30),
    .INIT_3C(256'h32D31528D1B117D8B5E00002B2F547B0245DBB3320A248C46DABF356A4E32644),
    .INIT_3D(256'h06EA830B0D33AECA091C7B05820C7386DD9CA7667ACC33E0FF6A517D8A7CFEDA),
    .INIT_3E(256'h7BC73E2E44903C75ED613A3F71E49199019D382660029FE4E50F224B8898EF01),
    .INIT_3F(256'hE205A02072FFA31DE1E2D264C25135190C691F967006F3904456225A1BA6F393),
    .INIT_40(256'h02273651103E85894C33330919996A562579A70E08A12FD2D9FDC284B928715B),
    .INIT_41(256'hF19E7575244F1A8B5A4F95E86FB644DD81B9BCE78F91064F9E33FB9610E20C2C),
    .INIT_42(256'h651A043E0F02A56D88403E69F9F362663BA3562A89300EFFF4881317A7B9F8C0),
    .INIT_43(256'hC96DC26A6A85A551A4F82195139340456369CD0313B4CB1267F9B3402F5560EF),
    .INIT_44(256'h7E9920C98D8E87674DDA51F2947A306C4A6E88FF988100C0B21769CE48EC3B93),
    .INIT_45(256'h6E095F22A900A3E6F7F5FE20181B77F1434FF4FE1BAA8EA77FBAC52D2929714F),
    .INIT_46(256'h17B0ACE404CE01AB141C098FC89C010CED80FA78B1A59DCBCE2CF7F8A83B7706),
    .INIT_47(256'hC7D3B07488741019DC20A5FA581FA3789B3D1C9CBEC1141C9652E3D8BC2925F0),
    .INIT_48(256'h7CADD0CAFA59DAE29DFFFD0C00055F10711BDFAB1A9034017F160ED251FACD97),
    .INIT_49(256'h5749A84499BE1C6E56780553263910ADAAB14A20A42667F2A370702FD08CEAA7),
    .INIT_4A(256'h7CC3C05491BE2E5A95F18AC1A22A6A33AE7353D479CD38759DBB0B3DFAB076E7),
    .INIT_4B(256'h5A411ABBFDFEF6EFE7C6213E1829552F0D00DB2EAA6529A9A07DC8650B452604),
    .INIT_4C(256'h760BAFE4A7412290437CA54F5BF4CAC0D7A01F6DAB7FFEA7BB239F2D80DE2E09),
    .INIT_4D(256'h3154B1E1F83D2DAE72ABABF915DEAFC1EAE93ECDAFD9517112280C62208AC8F1),
    .INIT_4E(256'hB31F6287AEAEA49A356BF360A0CCCD02DCCC69F038F001BE97EDADC19C559802),
    .INIT_4F(256'h0AB0164AD210180F5FD54AF8B31666167F61A2C3B803C98A589F667D8ADD640B),
    .INIT_50(256'h60EF19078C8DBBAC9ACE33446F8E45D1B4404A2AE2006301459FF4F2EB3CB0BB),
    .INIT_51(256'h7CC16A692A50687B6F25815C3369063B475993CD4BD1F77E77E37E3BBE2FF1A4),
    .INIT_52(256'h89AA4C52DA62D181DF5A48FD3F0890E468F250DB5E69DB0084CA5167FD2FDB34),
    .INIT_53(256'h9171140DE2B617686EF1D6BB24001E634C4B637ACA4AF2AEAB4B65A7FEC9870E),
    .INIT_54(256'hAB3A9E83FA977A170C900A5DD2B91B70F2A0CED0D3C7677FE0047FF5EFD169FF),
    .INIT_55(256'h2B7BA12165694092344156A92A3291620B102AAA07641A4D82808C010DFA4ED6),
    .INIT_56(256'h55B258DEB0D58C01F6E10E3E1091806D24A3D145E925D148F74E9D22355B8562),
    .INIT_57(256'hA28FBACC5B6550124D1A039AD42265373EE26D80D407D6A36626D4DAA367061A),
    .INIT_58(256'h654954AD8E8039450100247705CCF7AFD9034E5BE4091823015416531C4E2868),
    .INIT_59(256'h994FFC927E27E013AB02DD96C7C762F2BB17FB814ED209F372332CEAC4186A65),
    .INIT_5A(256'h6AD518DFC2C027BA8676EE79D63705AD657AD1E7F309DE85EBECF3951A4FEE48),
    .INIT_5B(256'h95EBF776FDE7F6EFEBD5DF1484208434F24E4964AD7F68154C6E7FFFAD19F4F1),
    .INIT_5C(256'h73FA98DDCA0C0AD33470A31BF30E4FE9B531DBEF859300F691336287ECDD31B8),
    .INIT_5D(256'h117F1DBA7A9CE7D1B075632FB0C6B881EEF4C6BAB18B8EDAB2D4749156A83E8F),
    .INIT_5E(256'h2C0B629C396CB69A009A1B11AC49B990820B089FD2DD251022A000124B2DFFF3),
    .INIT_5F(256'hBB7B7691F85E05FD28DBAA45FDAE697810096D481213B4B119D555E651088D31),
    .INIT_60(256'h090495A7A046541D1651CF19C19635560AAA40B1BA99ACAB566FFD9FB354E761),
    .INIT_61(256'h89C52F584031E0B48D6008F6AA577E6D411D32774D50993684A75C612D1E9AE7),
    .INIT_62(256'hC1C3BA82C470081F640F11B72F037A476767BD261C2682E647DD0408C7C26122),
    .INIT_63(256'h2C7A988997788416143694768107CF054254A84283540B513AE104CC1405A18B),
    .INIT_64(256'h79C9FD60B07D3EE6FE12BD5747018714594E7C72AA60C1D7B422563CD480C886),
    .INIT_65(256'h2B1DC287C6039FE8C6382AF7CDAE187C91938D28C06F583506E797A2C8F4CF01),
    .INIT_66(256'h7C14510E0C814172A5C0A558043F550329C78C356C1C004C0731478B96159004),
    .INIT_67(256'hA77A0ACEEBBA0C700824D549AD4AEC4B81B8FE474C72D9485599D65A0A4EB27B),
    .INIT_68(256'hD38077E178B7C70FC3CD01EBC118A773E08B146A7293C31228A085C022C93270),
    .INIT_69(256'hEC56478AC3A0EF608EA6206C9723C03C858C271FF76845137CA3383A8E6F00D0),
    .INIT_6A(256'h7240A0BF1C03D8D45701BE90E226394D11A2603FA40D77304B5221A6FD9E7B5E),
    .INIT_6B(256'h4380590664304C1CCD34E7166D82BE7BDB310308B90022CAB5C1F8510E82FA1C),
    .INIT_6C(256'h61133C46575E0E1FF1E0C3193488B028B20618AE6F25A3FCF2324B2FB54AF9EF),
    .INIT_6D(256'h8AA2A2AAA222A0205555555555555554555555055555555533FFFEBE2800080A),
    .INIT_6E(256'hF35555520DD8828439551A01B165622C36AC87B90662FC17E30EA63D60048416),
    .INIT_6F(256'hB5CB146067330EBF79EE5660EB99BE24EA900148F15405500000000000FFFF00),
    .INIT_70(256'h5C841928378C1F182F2BA9ADB772821859A4A87BE6AAFFFFFFE4CAAAAAA54BEE),
    .INIT_71(256'hCA01A918400000560ED9030E3D97541D05146470F43A68FA5ECD6287247E0E66),
    .INIT_72(256'h1520406D00B6A058E059A91DDE2E9FFA59957215BD587967288D2150001FAF82),
    .INIT_73(256'h46EC8E46C4A015677C0166E0C67F9FFFFFFF3D14896D729F44D687D3378420D1),
    .INIT_74(256'h2593AE06FF58CA564D91D0214AB10C3D4EDABA945CA3BD962C5E53806F03641A),
    .INIT_75(256'hAC0000018010831800840013584EBD8B0B87E47888B62865BF666503D71F03F0),
    .INIT_76(256'h889F78D3E7663C58B060C1833A233060C183060C18B310A0084010806300C601),
    .INIT_77(256'hCE91081A69E7A46786B0040B691B07FD987093A2213C7E4C644FF684E4A4A4A2),
    .INIT_78(256'h8CD81B216B284460210B44AA60EA1AA5A4D88430DADAB5946CC8EABAD9CA05AC),
    .INIT_79(256'h16B4C03D8262B1470F91FEC81B520040D69672C26B4043A019BA85AAA2860301),
    .INIT_7A(256'h2892842E02C0FEEA43507628D00EA6405A80B06AD2D20601290DB1D6F20FE168),
    .INIT_7B(256'hA0595B42049A7B5955A5B6D0C54F2D991907620A862841181249041219132B3F),
    .INIT_7C(256'h6D0ED3B8E9B258EFFFC1929D19644C32870186018002AEAAAA001204189BCE9A),
    .INIT_7D(256'h18B1882A0C120B480D319900C01AD6C5A15B1882D0541105A4656C7F2A2FD445),
    .INIT_7E(256'hC0DA42A3C1DC80534D3400EFE1215BB259AC89249504010C6B8219A8016A3061),
    .INIT_7F(256'h10D38434D6B6F44DC0148C653A06160580206E06CDC7808C1B8150044AA560B0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_8 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_8_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_8_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFA77EA82CB9D3F79E43B17679ACB7ABC6FF0DE4010630080343B2000C4A4080C),
    .INIT_01(256'h337FFBD4E4FFBCBE7203FB9DEF5DFBF4DB9FF582FBD977FFD36DFB7865973A7D),
    .INIT_02(256'h165C69F3CF21D9B087EFFEFFF76B73EFFB9FD42CD176DFFEFDF39CFBFCAFBEAC),
    .INIT_03(256'hFFF7D9ECCFC702BFE77BD77EFD36E7FD62BEF65DFFB4D97ED62CB9D3EF9BBD54),
    .INIT_04(256'h36E8236095825610FDFFDFFEED5E7DFECFF907C1108DFFEFDD59EFBFCA77EBC6),
    .INIT_05(256'hF44068B6DE9D0401C201D90671C679E4C0091A7803340EFE030F98981E155531),
    .INIT_06(256'h3E4F87F26AC8E0B4928368B2F1A4210358CFA9A8EFEFE5520281A57F6F90AED7),
    .INIT_07(256'h9E4F4739CFF8001FBEFD3401E03E02B3F756A155135E8785655AE9ED0F8C1804),
    .INIT_08(256'hAD325DF0C5D028170074DF827B77026FBF9C8A042AE3BDCAFC1782395C2AD72C),
    .INIT_09(256'h25003FCD3D7F91A012C040301C780140813A4901FD45456E1042640AF001C091),
    .INIT_0A(256'h8D7230461001C06D023000201B4C5443482853CDF0083C05A640E83B70866F02),
    .INIT_0B(256'h2CFF03C08EE229ADE09377898BA8DFE3FE1E01B7C51DF867C50D8CDFE038399C),
    .INIT_0C(256'h2028402A84C2295393AA101BDB101CA00E04E20FB1E26614E0C165DD98F06340),
    .INIT_0D(256'hFC70ABED38D87FCF1058B5DA160DE18C6CC86E0EFEBABE052335F99A3E505474),
    .INIT_0E(256'h31C98FEAD51ED0397020414E89340C617DCFC7157DAB4FE1CF3C4169D7540BEC),
    .INIT_0F(256'h52396A5B1C49C2A1808036E271134A5C9641B20C0F01A81B199DFCCC37E9F441),
    .INIT_10(256'h160281C37AAE1BE89811890288098302D8F20BF1154831007CF20F8550010C04),
    .INIT_11(256'hC07F000101980C00404108434C83CF50092004C842C52C4006038020FE08C88A),
    .INIT_12(256'h1CC501FBF59C3E62F4F8B671236E067CE28301125195F8F3265F031C84BD2818),
    .INIT_13(256'hA1501809CEA57E6126C243AFF4FC06BA4C846D080C23000B1C204D0EB2D3E8D6),
    .INIT_14(256'hE8882A18208C142001D0111E9C455224347E8082B08196B8D7F18767D7A85725),
    .INIT_15(256'h17B0493C4DD19884010F73D120941A84218820C51080044031E4630060B72180),
    .INIT_16(256'h82E100813025A1182E7220710819011D2B863702460F79271E0842F609271082),
    .INIT_17(256'h10AA8020C27CF41544A2074ABF90AF33CD840832A15C38E0AB60B06820B4261B),
    .INIT_18(256'hD404984F5B5ECC2260C72E31B5E0204A604574F3FC041939D4094397C510F264),
    .INIT_19(256'hA00221000DB614F57FEECE603F8C017BC0841210C200E8008114B115E60F8299),
    .INIT_1A(256'h8920768C4021328D623C1EF030E8032A30742214663588BA2423AA189020C055),
    .INIT_1B(256'h085383D06DA706233980E630BC21B6804548E6951F43A4B8109A02A800C313A0),
    .INIT_1C(256'hF7CFFF130B8B4070910DCA21F84E6000D610642506485CDCAFC8307C96E23180),
    .INIT_1D(256'h0611441D191EA514470FB8D6E2AF9301092680D28610A1184ED0C10540C43AE0),
    .INIT_1E(256'h8A98887958CC84307494E14C6A420080F18982610409999C83003A5211B09900),
    .INIT_1F(256'h05EB7F28B889D312C01FABEF757C84D061090780421BE511004802022AE9FEAD),
    .INIT_20(256'h849FFC098406080BCE050B9C69240E31E6827A02447531281C0D455251AA2007),
    .INIT_21(256'hF08832C071A40C47374C66A01AB461E01F0BE1409098122004E8100A084096B7),
    .INIT_22(256'hAD281081247C5D6DD01EEC06630090600186080083133254E83308767A080004),
    .INIT_23(256'h0F65FDB228C0E2C8A48138E1C4050995E7E27A062C3818304173B6E830281CAF),
    .INIT_24(256'h4480302001BFE200208000000E05E4080C300422835900E212008CA7600580F4),
    .INIT_25(256'h1000DF7F3021031010A625360C78828162044F9284FCA7983A2724F722C24140),
    .INIT_26(256'h3006004D0E21083660A49458CC0A80C064A1C0180B0474817C4132017EC92240),
    .INIT_27(256'h801410B50D4404C4180C08008045305464740437C0A094030205A0558154803A),
    .INIT_28(256'h27F30FBDC5EFA0D32090D48010222FF810492381E2E077598008407158C28244),
    .INIT_29(256'h7A0516282000086006C62592000445730714D304B8C260544349100000000024),
    .INIT_2A(256'hC01FB068F5FCF8EB6070FDE1FBC3F7873D58EBF587CC383061C18E8221351874),
    .INIT_2B(256'h46241CB8CDD0F9381C391800F9A9F9F86149B479C077C4631927D0310140097D),
    .INIT_2C(256'h760D7424022BB78A0138B405CA8F663728173847DB2B01FC10791F7A864E8278),
    .INIT_2D(256'h9CB04201A04005F26181814B8701C41B0C0622F88B15E29BE4CBB53B5743A338),
    .INIT_2E(256'h9001080084000100E29000002B108510848080BE05892FB88123502099441B46),
    .INIT_2F(256'h5D890C400BF891092BC0A5209308143210008E1043B584040CCE1281119B3D40),
    .INIT_30(256'h8101EBEE024A82B20704AD814D92B445DA2FAD482F0CF9012480010201B0E137),
    .INIT_31(256'h0104CC0A54D60226A0550C808880108C606841C9C06240080364EC038B9D80D5),
    .INIT_32(256'h8800060E375524C797C7187199669D30D1449108244828856203032461A2B6AC),
    .INIT_33(256'h20C536402D842C18065B2FF45017BC050AC6813466398B4E04012346A0502562),
    .INIT_34(256'h8408350410401A42C1691089447A06262DCC048021335E4E96C82315F5A568C0),
    .INIT_35(256'h10C5052628183B00200017E884B031871BE1E1884305197E32FC8250F6D5A162),
    .INIT_36(256'h40AAA628A908504907241592C941133138C8FC94C6E2B2880255D00955100F29),
    .INIT_37(256'hD5CD80C0200578054AF0042044012200C411959205040000C100C4960082E42A),
    .INIT_38(256'h59A1CC489045343002022C6C4747FFE3B717A45CFE8F4E87FFED923C8D7D5E65),
    .INIT_39(256'h5E4467C4016DCA400A1419D89004EC7F70AAA1F903E1114060868640100A0073),
    .INIT_3A(256'hE4B18400521012603FEEA7FF8024F339F1020CFFF22001FF0563347107A1300F),
    .INIT_3B(256'hC6DAAA2617D04A1B789653D5B8FFFC1F82404309173FF98FBEB27F961C300184),
    .INIT_3C(256'hE2032BD7BB815544B1D000063000CEF8520000BBA1840B2433280A5015402445),
    .INIT_3D(256'h73DF000EE25FF88F10107C44001782F00F1AA6C340B592E1435B3554308FFFC8),
    .INIT_3E(256'h1A8812600948100ACA00879111E05915223D504E1B800060F84E8073C0259F36),
    .INIT_3F(256'hEA0503407FB902A08002644880B8001130800FFD730AC0001C0710105AA8F464),
    .INIT_40(256'hC6AFB65FD634016BC3BFFB007FFFE8410FB3A715D000CA53DFFFC1000129C507),
    .INIT_41(256'h6B89036049137C3070BD2264C400B4658DAA3D1830765082357FFFADA1A43101),
    .INIT_42(256'h09595171FFC0C0280021E0812B810140409000000A80C41E7038C401042800A1),
    .INIT_43(256'hAC6736E58C14854D9F66281553D74D860F4AC5511E3FC01969878AEA0D001BC6),
    .INIT_44(256'h7D0EA687624EA8C0DD1A11D418D920C4EDAE4CE1D1820F5E7F76755337ED3204),
    .INIT_45(256'h6F884D1304A407E76400C3E0B8BD8243E102E0F236B2C3B3E2248E1D7D71514B),
    .INIT_46(256'h7F40C008058994C389DC8A05040C807283197FC415805F4FDFBEEFE0A13F77C7),
    .INIT_47(256'h13A000EF0981E5A9140091A0D01E1F61842648788652A401024601D8BCADFDB2),
    .INIT_48(256'h703D493551CCA82323DAD67580A6040B0007BBAB0A82242A5680CCB3C5483FA3),
    .INIT_49(256'h61902510801A35804060022400A18ED99B857EA0C92869DF32372E813F00009A),
    .INIT_4A(256'h12128274100648004F50A081108010C591006FD2189F9A228C10B118540A02C2),
    .INIT_4B(256'hD9066CFFDFEFF6FFAFCB80217598C80488D4427E9A86B6299BC7288930822A1E),
    .INIT_4C(256'h34B84400DF48480A8134035B914958035281802A21799413D22BCA4518DE4953),
    .INIT_4D(256'hF036D20A483C041EF61F07D3518303066881BE2027C09A69084D7380154C3828),
    .INIT_4E(256'h4BB7E187FF18C0A6B37F3FB4E8F33257DABD60228066D93E0DC1855FAC823541),
    .INIT_4F(256'h6C66A1F50FEFE7163B1892684A39F407FFE0B1A59FF062AF90FF3319805B8865),
    .INIT_50(256'h028346528321384C01F801F4410EE8E266422230ABB10B0301FFF97377BB0988),
    .INIT_51(256'hE82DB04E920D46000682D40635771E7080014C00D4D197FC57E03671FC4FF008),
    .INIT_52(256'h00301D473206A5804E16044D3E4ED48D31E250DB5851E307A600807FFE4510F4),
    .INIT_53(256'h2160204A916043007DF0646068C201280D0472AA82B322AC1F900226FEDD096C),
    .INIT_54(256'h0005C707E1BB78440F06993110146084081200C6282AEBF89FFC7FFE7FE881D4),
    .INIT_55(256'hDCF9059E02005284A14346120122176493250503E1803A0CB041D03F40AA1FD7),
    .INIT_56(256'h67BA7821711927047882160E8080211DC03860041B2C7461812044483FDEC489),
    .INIT_57(256'h251C2DC05F1C18ABE2A1909B2386E1F9FFE35415B609E086052E000A87E09002),
    .INIT_58(256'h818238A73537CC1836E649A9BE607FC0359BE9080E698C06FE549016B800C024),
    .INIT_59(256'h59CF6A927B84C50520001580B3A446B3E017F0094412F83F08372C010058A204),
    .INIT_5A(256'h8CD065CBDB8757952F654CBDEB7B0D8B00B5FAEA7B6400BEEB0CF0487FAEFECC),
    .INIT_5B(256'h0EAB6F62FD76B7137FD5DF169497DECFB6B36FB6FB7F6CB810E507FFB5A50C59),
    .INIT_5C(256'h1C5021C8531C1027F4300CB978E697E5B04392FD659F45024800006F1A80439B),
    .INIT_5D(256'h0203218A6B255ED7E5985FF70D9E89116BE10E333BCACADE640494906242FEFD),
    .INIT_5E(256'h416449827AE9BD3228A040EB8C824641381309213093B96199A9DB902701B1C8),
    .INIT_5F(256'h387070F04F5FE57F51CB8C07870061B001B5685990C0290EB8D74F700C642B1C),
    .INIT_60(256'hC514191F7E8E0820D092092106126812102620B140200003416DAC7F8F509F10),
    .INIT_61(256'h2BEFE310603A723FE8E1E486CD799EF7EA1411F73D427C4784A55C63057E7EFE),
    .INIT_62(256'hCCE1C08A4470210104FF11E30B02F4041B6D8D58A62F1C5E818D05F00500147F),
    .INIT_63(256'h80F2408060C310006444342101250C000610302278C0111062A8C6C844C205C9),
    .INIT_64(256'h7343F9C003B4A946F8728A02112C1C080C2ED0301408C5067700407A10824080),
    .INIT_65(256'h06210327E24B8964C420286BECDE22409913CCC030900414CA20230400489012),
    .INIT_66(256'h1D4061647E42D04A0779861390BC448801C10042202E50570617452C600A0300),
    .INIT_67(256'hA97C02D04AF21D806A0428164342FC63D1AC5F870461592005A01E5C0A89ECC4),
    .INIT_68(256'h6300AFE160378D5FD40801EF400297F601012044005820900100ADD808088020),
    .INIT_69(256'h129407BAD3C07706306285E49F63F03A8001B34DCD0089111280501A0F0F11C0),
    .INIT_6A(256'h3653080120134E62D24629F78002001C0123402AACA63C68389005F86F96AC51),
    .INIT_6B(256'h651FD424101010DCC324A51249040C872A2200644C0C023E54C97C0178037890),
    .INIT_6C(256'h1BB5AFCB70012F06490058002000414171F6C4399F45A3FB70053FAFB5837C68),
    .INIT_6D(256'h82AA88AA00080AA0D555555555555555555455055555555500E701C48020A2A1),
    .INIT_6E(256'h0255555709DD28F03D141E0410677AD8828CEC39D0F2B16C25CCB61860FEAE02),
    .INIT_6F(256'hA14B1201122C739DD36D5440FC2F24A998B00A97250550010000000000FFFFFF),
    .INIT_70(256'h40819803CF8DFA002450B005672E37E7C8E59A1009400000000083333301B705),
    .INIT_71(256'h00018C6358C6790264C9300418B20200A4B3A3AC32110D0C813C4C7D22741AAC),
    .INIT_72(256'h2508A02F6F0271D061C580905108204360202FDEC1F2471CE4620C1020810040),
    .INIT_73(256'h384387D0C6965DBE25082024084578007D0AC3F19552C71161306E1500442081),
    .INIT_74(256'h42A0C80955191054E4DE80635702A245E010208904878CA50EA5438327423200),
    .INIT_75(256'h200000084210871806B19C6C06225306A4521411002E043C00E480045D6931D8),
    .INIT_76(256'h928A09A1D1501648902040810811000000000000000A19601080210000000000),
    .INIT_77(256'h041406040486AC953721FBC184126180521EDA9052B98000A44FF08555757574),
    .INIT_78(256'hC1DA3C2B016841202D684041C8C8194200440034C42304719441681AE18401DC),
    .INIT_79(256'h0630DA800830042617ACBCF4000000441272624609323A504258382055020052),
    .INIT_7A(256'h48880E22022700448550742DE9976CE0990004D35AC2860000E706A17964C010),
    .INIT_7B(256'h08000A04202A04204D9C45933144D785E1534C3830E01C78104120807A900A10),
    .INIT_7C(256'hC05E4985F888117C00074CB126B45310890242018002BAAAAA03DCF3E8A82B10),
    .INIT_7D(256'hB0220814440B890A4021D900C040108040222081222409C4850002F4D20F0AC1),
    .INIT_7E(256'h62C02091C90474053390013A9EECE0429DC22000BA0205294DA500A2012A506A),
    .INIT_7F(256'hC402710086CB0B044021DA2A06151665808312158014882A4A80080447048081),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_9 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_9_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_9_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h007E7844818AD9077F86F57C0002B0DA6D4B4BBF573F9FBD8000A7732F199129),
    .INIT_01(256'h461ED00000124113B9280536B9A43B592575A6C1750FC55FF8176B383CFC0000),
    .INIT_02(256'hA1ECEF9AD6280D5479A980AB25578E663044653594743FD80100B28ABEA288E3),
    .INIT_03(256'h8FD2C005E143C324F72D40C61F98F1809C2138162C03150411E9566EE58DCD4B),
    .INIT_04(256'hC28D88C400C24C283C285EC6D6C5A7E7C3E11406143420B0C14284185C6C131E),
    .INIT_05(256'hE53C9ED956286B5DA7EF99A0BE0D84093B00112CD294414BA180894010A0A151),
    .INIT_06(256'h002262312F000047C7AFBC5330E661FF87BB0485B82006A8284E54EB4C46818A),
    .INIT_07(256'h00000000B3A01057D960AB80A07FF13ECAC7E0B0000081D8910C77640E145028),
    .INIT_08(256'h000000000000000000000000011A0000000001800000000000005088BF09C000),
    .INIT_09(256'h0000000000000000000000000000000000000000100000000000000000104004),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_0 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [0]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08F65CA5C30A5D25FE8791140000B058568A0B8DD5D9D2DA8100C14035000129),
    .INIT_01(256'h4565681080122518D9A90571B462923511320063BD7E804E1D0246E036CE0421),
    .INIT_02(256'h980EC4A00D5627A69488402580A1A2100B22568FAD7A3658318F3828920B6A2A),
    .INIT_03(256'h21815480E001C09A03127902114BEA04049012581D00220105F73C3485208A89),
    .INIT_04(256'h60040603FEE0AE140E0C18C8D5CB91E1CDF002FD0A10000060408000181C0400),
    .INIT_05(256'h900A04510294E440302002D1082720348280BD930E869A00A0A5100608484080),
    .INIT_06(256'h0222EAA1C3000046D588200004C0084E20004884812244182085074541206694),
    .INIT_07(256'h00000007ED5D004328200B80001B62904A3A4D7C2211C3280C4106504200150A),
    .INIT_08(256'h42108420408000000000000000000D1480000000000000000020000000000000),
    .INIT_09(256'h00000000000000000000000000000000000000000A0000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_1 
       (.ADDRARDADDR({ADDRARDADDR[15:5],\imem_rom.rdata_reg_0_8_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08E6D6AD7A9ABF6DEA8F72BC094146A65B8D0CB95B5B0F3B81299CBFBCBFFDB2),
    .INIT_01(256'h787DA00421DEF636DB41CC162D8C39ED7763A2DC73BD01DBD5D73DB8EECA0000),
    .INIT_02(256'h37FF3FE8A37B2EFFFD955296C0FF2EDA9DED269E3D3618C81292E7994C27D2EA),
    .INIT_03(256'hA76EBCEDAB76F79AAE4E7C4857DADFE48B9A145599262F6B07CA3A346C29F437),
    .INIT_04(256'h56DDDBAFFEF667776F66E797819313B3954BDC05BB676DBDBBF66FBECACDB6B7),
    .INIT_05(256'h70824004208C04263CE13108A173B690FD76ACBA6A8ACB2F8B7D8DC055FDFBFB),
    .INIT_06(256'h7FFECCDA66667761A3565B464CCC986461CFC0820A22000039DD075589243785),
    .INIT_07(256'h007FFFE86272AAA9F868D07E3F772B42E1B3AF6000002B3C04286BA26E522310),
    .INIT_08(256'h8C6318C61C18000000000000F202006088023000000000000000E51AD1B78040),
    .INIT_09(256'h00000000000000000000000000000000000000000D820000000008F11E679B01),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_10 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_10_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_10_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_10_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [10]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00A4500400082B45A09E10280500150E49AF2E081D81435880008837300BB138),
    .INIT_01(256'hE5248810847C521611408500200EB95C010D14804418104170F72B844E180421),
    .INIT_02(256'h00BC548A20020D019A8014C25A7002C0C029040A27020A4014A1200804C34A28),
    .INIT_03(256'h270B72A529321200200C420C59A87EBD08029208C26CA5181780032700C81016),
    .INIT_04(256'h124A4927FED205212D3242A295A30090A14947F8912F2C9CD972E59E4A479693),
    .INIT_05(256'h620200C70C1000307851334580058AC238444138404934A399E244403C949929),
    .INIT_06(256'h7FBA400A03AABB30002618A7404E800800210318A5C18003109C1442C8240100),
    .INIT_07(256'hFFBFFFFA823AAAAB124081001F6401218411E030000001102008C30249102610),
    .INIT_08(256'h00000000100000000000000006421F9C080200000000000000100000000041BF),
    .INIT_09(256'h00000000000000000000000000000000000000000D0C00000000280300000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_11 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_11_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_11_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_11_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [11]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08588A18A8B051C8500CC0940C4048A5A41010A72276A881012924044C6A2241),
    .INIT_01(256'h1870401084018F60A2058820C8300600E2E0820012A404B82800C001A0740421),
    .INIT_02(256'h0CD03A04D201400FC0059011000B082001840100101480001292861040849081),
    .INIT_03(256'h40E29C2088309028522210910C06800004002909086D0200172450009401C041),
    .INIT_04(256'hD04541A3FE104109111A2A4242449F6742B8D3FE85070C1C3870618602098180),
    .INIT_05(256'h84562A28481A2308043E88202A060121003B8004108A086888340D00045458B8),
    .INIT_06(256'h7FFEA22585EEEE048920807021A043CA0F501B0512D040008840418904029E5A),
    .INIT_07(256'h003FFFE0BC82AAAD482113FE1F09B07C46D6409000002A4208921001112980C0),
    .INIT_08(256'h8C6318C60C38000000000000F0600FFC80022000000000000000C409992DC000),
    .INIT_09(256'h00000000000000000000000000000000000000000D0E0000000030F01E679B01),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_12 
       (.ADDRARDADDR({ADDRARDADDR[15:13],\imem_rom.rdata_reg_0_8_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_12_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_12_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_12_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [12]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EFD7FD7FFABFFFEFC107FC0503FFFFFFFF7E077F7F010F8021FFFFFFFFFFF8),
    .INIT_01(256'hFF01F800007F7FF7FF7FFDF7BDEEBFFDB777DFDFFFFFE9DFFDF7FFBF7EFE0000),
    .INIT_02(256'hBE01807FFB03007A0FBFEBFFFFFFAE5EFFEFF7BFBFFFB0180217FBFBFBFFEA03),
    .INIT_03(256'hFFFDEEDDF74EEFBEFF7E7FDFC0FFFFFFBFBFFFDFFF4BFF7FC07FF8037FFFFFF7),
    .INIT_04(256'hEEBFBADC00EEEEFEFEFDFDFDDFFFBFFFFFF7BC077EE8E3A3E78E9E79DDDE7777),
    .INIT_05(256'hFDBEDEFFFFE9FFFFFFEFBB6FBB77BFA7FF81EDBFFAD7FFDF77DFDBFF7BEBE7D7),
    .INIT_06(256'h7FFEEEFFFF776677EFEFBFD7FEEFFDFBF7FFED3FFB53C801BBDFDFFFFDFEF7FF),
    .INIT_07(256'hFFC0001DFFF80006FB6BD3FEA07FFF6FEC17F0F000002BFFFDFFFFF7FFFFFFFC),
    .INIT_08(256'h8C6318C61C38000000000000F0000FFC080220000000000000000000000001FF),
    .INIT_09(256'h000000000000000000000000000000000000000012060000000020F21E679B01),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_13 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_13_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_13_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_13_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [13]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h087FDFDDFEBAFABF7FDFFEBC09435FABFFFF7EFF7F7FFFFF8129FCBBECF5DFFB),
    .INIT_01(256'hFF7DF810843FDD76FF675D37EDFEBFFDF7F7E7CFF7F79DFFFDF7FFB9F7FE0421),
    .INIT_02(256'hBDFE7FFCFB7B6FFDFFB5F5D7D0FFAEFADFEDB79FBB76BFD81297E79B4DE6DBEB),
    .INIT_03(256'hEFFFFAFDFF7EFFB6FF3D7FDD5FFEFBBD8FB2BBCFDF27EF79DFEE7B7CFC2BF657),
    .INIT_04(256'hFEFFFBFFFEFE6FFFFFFFEFFFD7FFBFFFFFFFFFFFFFEFEFBFFFFEFFFFDFDFF7F7),
    .INIT_05(256'hF5F4FAEB67BE2FBE7CFFBB4DAD77BFD1FD816DBFFADDF7FFFFFBDFFF7FFFFFFF),
    .INIT_06(256'h7FBAEEFF67666671A37F7FF6E7EDCFE43FFE7F9FBFF3E0033BDF578FCD663FFF),
    .INIT_07(256'h0000000C42F00007FB6BD380A07FBB7FD3E7F070000023BE74FBFBB3FFFBBFDC),
    .INIT_08(256'h8C6318C61C38000000000000F2621FFC00003000000000000000CD08D77DC000),
    .INIT_09(256'h00000000000000000000000000000000000000001F040000000030F21E679B79),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_14 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_14_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_14_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_14_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [14]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0800000000000000000000000D40000000000000000000000129000000000000),
    .INIT_01(256'h0000001084000000000000000000000000000000000000000000000000000421),
    .INIT_02(256'h0000000000000000000000000000000000000000000000001290000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000006C00000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000010000000000000000000000000000),
    .INIT_06(256'h01FE000000332200000000000000000000000000000000028000000000000000),
    .INIT_07(256'h00000000000000000000007E0000000000000F0E7FF668000000000000000003),
    .INIT_08(256'h0000000000000000000000000202000008001000000000000000000008000000),
    .INIT_09(256'h00000000000000000000000000000000000000001F0200000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_15 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_15_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_15_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_15_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [15]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0046D2DD3BB810FC400065940502C3EC546666B12F41FCE2802104186C4EC359),
    .INIT_01(256'h3C59400000291850990A15650D4410A8B400418642E021008882151945040000),
    .INIT_02(256'h255FBB1C9A2A480BED2C50F5739402E6FF46503123CDA3900216830AC00AAACA),
    .INIT_03(256'hF94DDEA5E952920484390799CED3933FA8A7E108D06D7F3C98362301BE695A80),
    .INIT_04(256'hF28B48E7FEC2EC25242869819583269E825157FB972D2C94B932E49E5A479490),
    .INIT_05(256'hC0984C1720A9706A0441300A35772197A8814825E8DF4D2AF93E9D7F30888911),
    .INIT_06(256'h7FFEEAA765223350409451C6840D0900245249B89673C00120998E0EC0403272),
    .INIT_07(256'h00000008B83000014929937E8048647808816F1E7FF66B0305DB2317DA32C063),
    .INIT_08(256'h00000000000000000000000002022FFC80001000000000000010E72C8E2F4000),
    .INIT_09(256'h0000000000000000000000000000000000000000100200000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_16 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_8_0 [7],\imem_rom.rdata_reg_1_22_0 [6:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_16_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_16_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_16_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_16_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [16]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_16_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_16_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h63269A89AB129A39229E72D40219777C24EA6A3837057E7280428228404F42EB),
    .INIT_01(256'hC53C480631B00405D841401014068008101051C2D7CA8C065950012D5C0C018C),
    .INIT_02(256'h8909C398002B44167A964B3140208018C602040802E231D80424908162E049E3),
    .INIT_03(256'hB93CF644415222200908488A5FAD508B320220080400B11B0B8801242D1A5010),
    .INIT_04(256'hA288080400422C222C20589084912787924114019F2E2088910245145243109A),
    .INIT_05(256'h400A04043060C01A4801320F30023AF0047E4589A2432CAA996E45405C8C8909),
    .INIT_06(256'h01BA8CCAD9AAAA2183010480A4C1480820144822D2000002100080A008543012),
    .INIT_07(256'h00000005E53AAAAE0B22C3001F1AC82349176050000032ABFC185683D8B4F87C),
    .INIT_08(256'h0000000000000000000000000002200000000000000000000000000001000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000080100000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_17 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_17_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_17_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_17_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_17_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [17]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_17_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_17_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h002759549C6A0897279E74E80002763EEB17167A6C44EFF60000E5E2635F13DB),
    .INIT_01(256'hA67CB000002AC5F25F392D709026B86D611504D9E7A34C4434B70DB1969A0000),
    .INIT_02(256'hB9FCAF82917B6EB6FBA629BAD350A084A504C2A6AB100EC000029FFA73F619E1),
    .INIT_03(256'h64FAC4A1786050B6216D635F1FBE5A2C90BAE65AA700E450DDABC86D1F6840A2),
    .INIT_04(256'h30C782C00020C2090A0C3E5E575E82525CB09003020C0820606001081C17030A),
    .INIT_05(256'h69A2D0A5058818D50702234FB00191976A00218E528EFBC9180DD90078383870),
    .INIT_06(256'h01BA44464822226306020AC6224C457114082DB80B600000309A0E0AD98C2A93),
    .INIT_07(256'h0000000C0E3000025341D0002000D210A812304000002126E571C347F260A450),
    .INIT_08(256'h00000000000000000000000000000000000000000000000000108709CFAF8000),
    .INIT_09(256'h0000000000000000000000000000000000000000100000000000010020000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_18 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_18_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_18_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_18_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_18_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [18]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_18_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_18_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0065180088420811668C71C00000E6B8250302B824007E72000080204C6102CB),
    .INIT_01(256'h8E1C500000200480143330150942908804141C411B8B0906980211271C0C0000),
    .INIT_02(256'hAD02C3874A294417F28E1A1164008860040010011245A4D0000004D0E0F4B9E0),
    .INIT_03(256'h2C38CC008040C0048511450C1F2CD10818A4C1090401A2120919122409084200),
    .INIT_04(256'h508243200030030003060C1406142E2614005001020C001000208000001B0002),
    .INIT_05(256'h00623094052B34340003120F24040090008009A380022888181C510028202040),
    .INIT_06(256'h01BA22236C2222316AC2088019003200C86298B0262020021841181108D48072),
    .INIT_07(256'h000000050C18000303005200A040474A0813100000002002E4102213D020A050),
    .INIT_08(256'h0000000000000000000000000002000000000000000000000000000000004000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_19 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:3],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_1_22_0 [2],ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_19_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_19_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_19_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_19_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [19]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_19_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_19_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h68A865E44748ACA6A55F4AA80811412166A8286092B6B88F0160EEC9B3844DA3),
    .INIT_01(256'h5392780200D4799AA18C6467F1F8075C05EBBA080C7561782C21EB8E6A560020),
    .INIT_02(256'h3BBEBE37FB5763B6C0179849B92F7F14ABF8F2AB9BFB7D3806AEBA6970DB6389),
    .INIT_03(256'hB19BB769BAF5359ADE323B85D4077E2F631750C6A942A7594F9DCFDAE6B67F85),
    .INIT_04(256'hF5D6D3A902F40F5B5F5EBFF7CAF5C2E2F5EA5B7BAB4B5D0D5A74EBA68EBFA0A4),
    .INIT_05(256'h971F8F1C7AC9DF16F2AEAF178C752431E7D2F90132EB9E2D7A6F159E657D7AEA),
    .INIT_06(256'h647E6BB1DEC4004122430ED0D0E1A1E487B70CF3F0308008284759A3359A920C),
    .INIT_07(256'h003EEFF46C048E52B2CA12FE8C2D9FAD861788EC5E2009E5DD2CB8F56F59138A),
    .INIT_08(256'h4E1384E0CD80000000000000F062014880001000000000000000863AFB0BC100),
    .INIT_09(256'h000000000000000000000000000000000000000017840000000003F160000304),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_2 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000003802740920201506A14000108408AF8787252246C640000638801044020),
    .INIT_01(256'h4178A80000120784C049E0C08020006501002000A4001440E5D00C8842120000),
    .INIT_02(256'h10A05714017A2AA2601047AA80602098C003C78F88120980000088C112B040C2),
    .INIT_03(256'h8187C4D51D3A2BB2080028800E000BC02212024823000403C800F94820044090),
    .INIT_04(256'h8A6C2814004A04AEA4A152C2C9C382C2C2EDB403DBA2A28A954A1455454053D1),
    .INIT_05(256'h01028020A00A4CC8A90020400202AB6014002000184A9A7B050D0740069E952D),
    .INIT_06(256'h01BA800CB1222216A9514404A489485F2014400AD500000203120C863118DC80),
    .INIT_07(256'h00000008D040000408220100001A1813D1344090000022C9184D548008905E2C),
    .INIT_08(256'h0000000000000000000000000002000000000000000000000010C2084D3F8000),
    .INIT_09(256'h0000000000000000000000000000000000000000100000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_20 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_20_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_20_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_20_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_20_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [20]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_20_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_20_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h007FDFFDFFFAFFFF7FC187FC0003FFFFFFFF7E037F7F01078000FFFFEFFFFFFA),
    .INIT_01(256'hFF01F800003F7FF7FF77FDB7FDFEBFFDB7F7CFDFEFF7EDFDFDF7FFBB77FE0000),
    .INIT_02(256'hBE00807FFB0300380FBFFBFFF7FFAA5EFFEFF7BFBBFFB0180007FBFBFDFEEA03),
    .INIT_03(256'hFFFF3AFDFF7EFFB6FF7E6FDFC0FFFBFFBFBFFF53DF01FF7FC06FF8017FFF3EF7),
    .INIT_04(256'hFEFFFBFC00FEEFEFEFEFFFDFDFDFBDFDDFFFEC02FDEFEFBFFF7EFDFFDFDFF7F3),
    .INIT_05(256'hFDBEDEEFFFF5BEFF7FFBBB6FA607BBA7FF806DAFFADDF7F7FF73DEC07FBFBF7F),
    .INIT_06(256'h01BAEEEFFF222275AB5F7FF7FEEFFDFAF6FFEF3FFBC008003BDFDFDFEDF6FFFB),
    .INIT_07(256'h0000000DFFF800075B6BD300A07EFF6FEE5770D0000023EFFDFFFFF7FBF7FFFC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000010040000004000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000010020000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_21 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_21_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_21_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_21_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_21_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [21]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_21_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_21_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0065D3DD3FBA9AFF67DE7FFC0003FFFADFFF7EFB7F65FFF6800067FA6F77D379),
    .INIT_01(256'hFF7DF800003BDB77D77ADDF19C66B8EDF11565DFEFE2FC44FDF71DB9D79E0000),
    .INIT_02(256'hB5FFFF9CDB7B6EAFFFBE7FBFF0F4AAFAD747D79FBBFFBFD800069F3BF34EFBEB),
    .INIT_03(256'hFDFFFEF5FD7AFBB62D7D6FDFDFFBDBFFBABFE75BF701FF7FDFBFFB6CBF3F5AB2),
    .INIT_04(256'hFAEFEBF400FA6FAFAFAF7BDBDDDBAFFFDAFDF403DFAFAEBEFD7AF5DF5F5FD7D3),
    .INIT_05(256'hE9F8FCB7B5EBFCFBEF41334D94059BD3FE806DAFFADFFFFBFD7FDF407EBEBD7D),
    .INIT_06(256'h01BA6EEF7D223373E7C71FC6AFCD5F757C7EFCBAFF20200038DB96BFF9DC3EB3),
    .INIT_07(256'h0000000C237000075B6BD300A05AFF71F9A77070000021BFF4FBD7D3FAF6FE7C),
    .INIT_08(256'h0000000000000000000000000002000000000000000000000000C7025BBDC000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_22 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_22_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_22_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_22_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_22_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [22]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_22_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_22_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h01BA000000222200000000000000000000000000000000020000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000020000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_23 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_23_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_23_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_23_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_23_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [23]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_23_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_23_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0075135025000C80751F804000003D9A9A1A1AE275377865800062C24A761669),
    .INIT_01(256'h4461A00000356A015411A0A02408127891C5CD160C5440794492CF0A64420000),
    .INIT_02(256'h17EB765101292AA2C6A34B2EA4C5280A16C9869099E6359800058EB02084D801),
    .INIT_03(256'h5AB3FC44F172629204402B074C69F0873396E358290097284FE5E848919D10C4),
    .INIT_04(256'h72CBCB4400F2AF2E272653D3C8D1AAC2D2B90402952220889162C5105C581310),
    .INIT_05(256'h0968B4A09C64DA193060036DA00188410600258A0A52AA82C17D584034BCB979),
    .INIT_06(256'h01BA62211D223354A1545140F5E1EA1228E2583761800002284290CC2CD6090A),
    .INIT_07(256'h000000009180000352411300204423611604001000002109E00846C0499451A8),
    .INIT_08(256'h0000000000000000000000000002000000000000000000000010D6081922C000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_24 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_24_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_24_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_24_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_24_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [24]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_24_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_24_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0055103110A08491558133800003C3A8120A4AB8753B6E72800002200C11002A),
    .INIT_01(256'h4C0D2000003163411413D024190025C18492C3020822352C0504B80935A20000),
    .INIT_02(256'h9633ADC8814322A237BCD41CB0898202910002900BAD91C80002D283C080AAEA),
    .INIT_03(256'h0E004CF02408B892070066411B79A23E94940141ED01075098548A250B602081),
    .INIT_04(256'h082120F000C88C838C810991849109919014680144888A22242850450B0E4140),
    .INIT_05(256'h080C06464285603016D0204C300790132000290800D8A294D4194A8012020414),
    .INIT_06(256'h01BAE6614D222210488514C084210888228B420008801002080185488C062210),
    .INIT_07(256'h00000001848000030301010080566C404945007000002332E4100200D02081C0),
    .INIT_08(256'h0000000000000000000000000002000000000000000000000000000000810000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_25 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_25_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_25_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_25_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_25_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [25]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_25_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_25_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0069440541EAAB756F9473400003AC5B4A2666190C68363000001AFFEEE1FB59),
    .INIT_01(256'hB51CA80000081355855FD5512C4A93A831560E412D469C5D54C2752251EA0000),
    .INIT_02(256'hB77F7FE18B422EAC301B3F0A854EAAC0866BB680BAC7A3D00004E1EBAFDAEAEA),
    .INIT_03(256'hA001CCF9D65CFCB221146C189701D29ABE93B9505500AB56931CEB64E3122E14),
    .INIT_04(256'h6CB372F8006C66C7CEC5889091932F9F90167802E7CBCF0F1E1CF8E7959EE7E1),
    .INIT_05(256'h2DBCDECF0F616A3B4070AB6984011284B78029AA2A08823CB6191F807F272E4E),
    .INIT_06(256'h01BA666B1A222257C39104A7328E650394E02836E180000028DCD5A4C8D4242A),
    .INIT_07(256'h00000008BD900002424A5100A016C6611EC55060000021B191CB00F7C91278BC),
    .INIT_08(256'h00000000000000000000000000020000000000000000000000008280CBB98000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_26 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_26_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_26_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_26_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_26_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_26_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_26_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [26]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_26_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_26_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_26_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_26_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_26_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_26_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_26_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_26_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0041024020A08111458221000002900100084852112D2425800063250D012822),
    .INIT_01(256'h5038000000100BC1C412D00709C03021061141170812C1840186040011A00000),
    .INIT_02(256'h96A92F108B2B22A86008002800088288808012800A8785000001C1029200E24A),
    .INIT_03(256'h00B20CE48122B292715661041603821A989113504501017410908A2D87C32A40),
    .INIT_04(256'h4249C8C40082082B20204AC2C0C18FD7C2B14C001428288081424514404E1510),
    .INIT_05(256'h384C26021105F020C130A8640001000034802C0820088A06B11908C010909121),
    .INIT_06(256'h01BA622108222272408821809941321548C098000000000638028410990CE100),
    .INIT_07(256'h0000000910C00002100010008016844408A50000000021088000089181852090),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000004000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_27 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_27_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_27_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_27_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_27_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_27_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_27_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [27]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_27_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_27_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_27_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_27_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_27_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_27_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_27_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_27_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000CD42D509863AC08004094000043E9422626214C1208020000083D60D1EB59),
    .INIT_01(256'hAD0028000028E93433444D00701802C940608000202034111440D929844A0000),
    .INIT_02(256'h3174B428214066A505A44610B2050044254262A028201288000232484C120880),
    .INIT_03(256'hE81382512C4828B60601225D005A102000348A5991012C000A08290138704490),
    .INIT_04(256'h08A120500008808680890181958310808114200140848232246810410B1941C1),
    .INIT_05(256'h84D0681D50D4064A0608000824062BD3810060200895A6B00C034E0052020414),
    .INIT_06(256'h01BA888E402222358F1D7415050A0B8EAE2B5320A8C000061B95500C5028C632),
    .INIT_07(256'h00000000ED10000349230300002048005100500000002283349A00205833C160),
    .INIT_08(256'h000000000000000000000000000000000000000000000000000047015B81C000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_28 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_28_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_28_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_28_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_28_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_28_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_28_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [28]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_28_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_28_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_28_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_28_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_28_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_28_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_28_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_28_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0077D3FD3FFADFFD778083F40003FFFFDFFE7E037D7F018780007FFFEFFFFF78),
    .INIT_01(256'hFD01F800003F7FF7FF77FDB3DCF69FFDB3B7EFDFEFF7FCEDFCF3FFBB77FE0000),
    .INIT_02(256'hA600807FFA4300080FBFFFBFF7FFAA7EF7EFF43FB3DFB0180007FBFBFDFEEA03),
    .INIT_03(256'hFFFBFEBDFF7EDE247F7E4FDFD0FFFBFFBFA7FF0BDC01FF7FD03FE0013FFF7EF7),
    .INIT_04(256'h7EFAFBBC00FEEFEDEFEFDF5F5F5EBF5F5FAF7C03F7EFEFBFBF7EFDF7DFD7F6F3),
    .INIT_05(256'hF9BEDEEF9FF3BEFF7FF3BB4FA607BBA7FF804DAA2ADF6DBEFF7ED7C06FBFBF7F),
    .INIT_06(256'h01BAEEEFDF332265EBDF7DE7AEEF5DBE76FFEF3FFFC00006B3DF9FDFEDF67EFB),
    .INIT_07(256'h00000009FF7800015B6B5300A076EF77CE177070000023BBFDFBDFF7FBF7FBFC),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000100000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_29 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13],ADDRARDADDR[14:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_29_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_29_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_29_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_29_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_29_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_29_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [29]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_29_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_29_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_29_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_29_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_29_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_29_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_29_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_29_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h42A0040042000C20A40321000E0080460E404012C09094AE0129D0B61109B001),
    .INIT_01(256'h0088E0000582390980880020A8240A05232200B8483404C90C3040C862660508),
    .INIT_02(256'h390E016801572BE5290801A38449214219A0429209582490161A686090492140),
    .INIT_03(256'h33913014A54A0AB702493204D29348069033D850096CA24E10990910040A98C3),
    .INIT_04(256'h6AACAA1410EACEB0AEBD65D5C0D180C0D5E5254156A0A282C50A965149445252),
    .INIT_05(256'h583A1C1082000451353110142C2588581A7D28294290D312E561927852BAA545),
    .INIT_06(256'h1332400042084C650A196622C0458077000002084092C040300F810821104344),
    .INIT_07(256'hEF24001E0AEBD3272000AA8EA01B428002723F244F0041000400C54002004924),
    .INIT_08(256'hC2139C20D1980000000000003200007C000000000000000000000000000000FF),
    .INIT_09(256'h0000000000000000000000000000000000000000058E00000000183218019B13),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_3 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [3]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h007DD77D757A6EFD7E9FF3D40001FFFADA3E3EFB7D7F7E7780007BDAEFF6D779),
    .INIT_01(256'hFD7DA800003DFAF5F75EBDF17C5A97F8F1F7C7472D72F87D54D2FF29F56A0000),
    .INIT_02(256'hB7FFFFB8AB2B6EAFF7BEFF3EB3CF82CEB7E3F6B0BBEFB7D80007FF79FF5EFAE9),
    .INIT_03(256'hFEB3FEFDFF7EFE9637176F5FCF7BF2BFBFB7FB59FD01BF3ECFFDEB6DFFFF7ED1),
    .INIT_04(256'h7EFBFBFC00FEEFEFEFEFDBD3DDD3BBDBD3BF7C03F7EFEFBFBF7EFDF7DFDFF7F1),
    .INIT_05(256'hBDFCFEFFD7F5FE7BF7F8AB2DB4059BD7B7806DAA2ADFAEBEFF7F5FC07FBFBF7F),
    .INIT_06(256'h01BA666F5F222273E7C515F7FFEFFF91FEEBFAB3E9A00004B8DFD5FCFDFECF3A),
    .INIT_07(256'h0000000801D000035B6B5300A076EF6159E55070000021BBF5DB46F7D9B6F9FC),
    .INIT_08(256'h00000000000000000000000000000000000000000000000000004FCC5F7FE000),
    .INIT_09(256'h0000000000000000000000000000000000000000100000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_30 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_30_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_30_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_30_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_30_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_30_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_30_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [30]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_30_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_30_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_30_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_30_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_30_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_30_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_30_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_30_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h01BA000000666600000000000000000000000000000000048000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000020000000000000000000),
    .INIT_08(256'h8C6318C61C38000000000000F400000000022000000000000000000000800000),
    .INIT_09(256'h0000000000000000000000000000000000000000100C0000000030F21E679B79),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_31 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_31_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_31_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_31_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_31_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_31_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_31_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [31]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_31_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_31_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_31_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_31_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_31_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_31_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_31_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_31_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000200A1100227000A580A940341413D102A2BC11561200081600D04848C24AB),
    .INIT_01(256'h5761181494D42C07485100D00408002012406140B108A0820040042200800180),
    .INIT_02(256'h065C500776050013041558C410800210000A000526A1D4281281000142400A08),
    .INIT_03(256'h804C0C60E8B07109082200020044000975808398122405100A4220022388201C),
    .INIT_04(256'h5142452018D0AD070D0A08200D2251012018C23C891D0414689020821A168480),
    .INIT_05(256'h88020000B0512003410201A0924F4A65445685920C2A08213814040424041838),
    .INIT_06(256'h0422D10891FE3272FDF0C08014002808A105435405C2800036808AE410A87491),
    .INIT_07(256'hEF25002095C2082A4A236118150039410879431E304383CF5838088139F9D2E8),
    .INIT_08(256'h0C0018068D38000000000000364207A000002000000000000000C71A5C25C0F7),
    .INIT_09(256'h00000000000000000000000000000000000000001F880000000020331E061800),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_4 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],ADDRARDADDR[9:6],addr[2:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_1_4_0 ,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [4]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EFF7FD7FFABFFFEF4107EC0603FFFFFFFD7C07FBFE010F806BFFFFFFFFFFF0),
    .INIT_01(256'hFB23F81035FFFFFFFFEFFD67B9ECBFFBE76FDF9FDFEFF9DBF9E7FF37EFFC0180),
    .INIT_02(256'h3C01807FF70700780F3FFF7FEFFF7EDCFFDFE7BF3FDF7030129FF7FBFBFFD203),
    .INIT_03(256'hFFF7FFFD5FFFFFBFFE7E7F9F80F7F7FF7F3FFECFFB4BFE7F807FD8037FFEFDEF),
    .INIT_04(256'hBFFFFFFE103EC3FFF3F7FFFFDFFFFFFFFFFFFFBFFFFFFFBFBFFEFFFFD7FBF7F7),
    .INIT_05(256'hF7FFFFFF7FEB7FFEFFEFBFBFBA5AEF8FFFA5FDBFFEFFFFFFDFFFDFDC7FFFFFFF),
    .INIT_06(256'h5422BBBFFFA26E33DFBAEBD7FFEFFFFCFFFFFF7FFBD000401EDF5FFFFDFEDFFF),
    .INIT_07(256'hFFDFFEFFFEAAA02DFBEBFB88A66DDEEFBD1EE2F81F1402FFFDFFFFF7FFFFFFFC),
    .INIT_08(256'h0C6018C08D00000000000000380005C4080000000000000000000000010001BF),
    .INIT_09(256'h0000000000000000000000000000000000000000010E0000000011C03E601B10),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_5 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [5]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h68FE3DE1D6C2FBA3FBDFFFFC0B1BF1FF3FEB6BFF577FFFFF8068FFBF9F9DFCAB),
    .INIT_01(256'h57DFF80220565587F87D61D3FCFEBF7D33FFFFCBFD7FC4FFFD77EFBE7EFE0000),
    .INIT_02(256'hBFFE7FFFFF7A6FF7FDBFD1EFB9FFFB76BBFEF7BFBFFFFFF80227FAE3FEB9EBEB),
    .INIT_03(256'hAFDFFFDDF7EFEFBE6F3F7BC7DFDFFFAFFFB7BBDABF4BB7595FEFFFFEE7BFFFDF),
    .INIT_04(256'hEFBFBFDF10EE6EFEFEFDFFFFDFFFF7E7FFF7BF3F7EFEFBBBF7EEDF7DDDFF7772),
    .INIT_05(256'hFB399DDDBEF5FC5FF7F337D7A51FBE75FF80FDBFFEFFDF5FF7FF9BE37BFBF7F7),
    .INIT_06(256'h6422EEF9FFEFF777E7CF3EE3F4C7E963A59F4CFF9D22804539CF8FED59EC3797),
    .INIT_07(256'hEF5AEFD567F2AA87FBEBF390B87FFFF3CEEFF5FE38B403BFDD7DDFF57BFDDFEC),
    .INIT_08(256'h800018C60020000000000000C2200D2C8000100000000000000087B8DFB881BB),
    .INIT_09(256'h000000000000000000000000000000000000000003820000000008F100001B01),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_6 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [6]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0800000000000000000000000F58000000000000000000000108000000000000),
    .INIT_01(256'h000000103500000000000000000000000000000000000000000000000000018C),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000400000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000009000000000000000000000),
    .INIT_04(256'h00000003F60000000000000000000000000003F8000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000010000000730000000000000000001B00000000),
    .INIT_06(256'h7866000000AABB000000000000000000000000000001C0400000000000000000),
    .INIT_07(256'hEF1AEEC00002AAA8000000600000000000000D0C2AA208000000000000000000),
    .INIT_08(256'h000018C61C38000000000000F04002E4080210000000000000000000000040FB),
    .INIT_09(256'h00000000000000000000000000000000000000000E860000000030F21E678078),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_7 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [7]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6B0B07E17422A6330FDC3E94031B5D21A2F8785E71093634812978A8808544A2),
    .INIT_01(256'hD32C38061416B164EE640911244A90A55016555BA5529806156214BCD3AA018C),
    .INIT_02(256'hBBD975F2695327B5B6B4F7908830A010C229968F8A7236D80215608349604162),
    .INIT_03(256'h887F50F97E7C7C961D516B94436C0A490DBA9ED2176C845B4F4A697E24823374),
    .INIT_04(256'h3CF6F178EC5C2DDFCDD3A71F111A2D051C1EE802EDCFCF1F5EFCFBEF9F93E0EB),
    .INIT_05(256'h150482E567282F9A781CAA4508100B70F4FF2597B85CB2B4BEA1569B6F3F3E7E),
    .INIT_06(256'h7E22000CC16676452A59E6B78EAF1DE27616E49491322045211A461445623CC9),
    .INIT_07(256'hEF651134145000076A2A5180801308087122D5125E50608C7C618892A1C93F9C),
    .INIT_08(256'h8C6300001000000000000000F4623F6480022000000000000020A408FD3BC1FB),
    .INIT_09(256'h000000000000000000000000000000000000000003880000000018F31E679B79),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_8 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_8_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_8_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_8_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [8]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6BA9447440282F97A5CE3CA80C424E27FCDC5C1E3985F7FA8000A8367049B371),
    .INIT_01(256'h682DC00635DC715625461520882C3BEC210B0084C018004118D77D904B2C018C),
    .INIT_02(256'h2AB719ACF02A4D49B8A4909740E400C29469051A2542AFD01081049A4C275061),
    .INIT_03(256'h6B0A50B50D3A1A04742D4099538C5E04042239800249652897A6427C98211056),
    .INIT_04(256'h9A6869F71A9A41B9B9AB4A8293872C8C875D67F8D5A7AE9EBD7AF5D74341D7DB),
    .INIT_05(256'hE72692694AA22B081C4DB9008D63B3A1084C002CD29C0073EDA0067F16969D2D),
    .INIT_06(256'h7E22CCCE86BBAA4008000114206841800612080510121042229544884D66097A),
    .INIT_07(256'h007FFFEA44BAAAAD314182801F41810896572A6001D60320088A510188192290),
    .INIT_08(256'h8C6318C60C18000000000000000011E081020000000000000030000000000044),
    .INIT_09(256'h00000000000000000000000000000000000000000D100000000010F01E679B01),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_9 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_9_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_9_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_9_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [9]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [17]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [11]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .I5(\rdata_o_reg[15] [16]),
        .O(rden_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [16]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [10]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .I5(\rdata_o_reg[15] [15]),
        .O(rden_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [18]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [12]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [17]),
        .O(rden_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [21]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [14]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [20]),
        .O(rden_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [20]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [13]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [19]),
        .O(rden_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [5]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [0]),
        .I4(Q[1]),
        .I5(\rdata_o_reg[15] [4]),
        .O(rden_reg_19));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\imem_rom.rdata_reg [1]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [0]),
        .I3(\rdata_o_reg[1] ),
        .I4(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\imem_rom.rdata_reg [0]),
        .I1(\imem_rsp[ack] ),
        .I2(Q[0]),
        .I3(\rdata_o_reg[0] ),
        .I4(\rdata_o_reg[0]_0 ),
        .O(\main_rsp[data] [0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\imem_rom.rdata_reg [3]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [2]),
        .I3(\rdata_o_reg[3] ),
        .I4(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o_reg[15]_1 [1]),
        .I2(\imem_rom.rdata_reg [19]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [18]),
        .I5(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\imem_rom.rdata_reg [2]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [1]),
        .I3(\rdata_o_reg[2] ),
        .I4(\rdata_o_reg[2]_0 ),
        .O(\main_rsp[data] [2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\imem_rom.rdata_reg [4]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [3]),
        .I3(\rdata_o_reg[4] ),
        .I4(\rdata_o_reg[4]_0 ),
        .O(\main_rsp[data] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(\rdata_o_reg[13]_0 ),
        .I1(\imem_rsp[ack] ),
        .I2(\imem_rom.rdata_reg [29]),
        .I3(rden),
        .I4(\rdata_o_reg[13] [21]),
        .O(\main_rsp[data] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(\rdata_o_reg[15]_1 [0]),
        .I2(\imem_rom.rdata_reg [12]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [11]),
        .I5(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(\rdata_o_reg[12]_0 ),
        .I1(\imem_rsp[ack] ),
        .I2(\imem_rom.rdata_reg [28]),
        .I3(rden),
        .I4(\rdata_o_reg[13] [20]),
        .O(\main_rsp[data] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(\rdata_o_reg[15]_0 [4]),
        .I1(\rdata_o_reg[15]_1 [3]),
        .I2(\imem_rom.rdata_reg [31]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [28]),
        .I5(\rdata_o_reg[15]_2 ),
        .O(\main_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(\rdata_o_reg[15]_0 [3]),
        .I1(\rdata_o_reg[15]_1 [2]),
        .I2(\imem_rom.rdata_reg [30]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [27]),
        .I5(\rdata_o_reg[14] ),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [13]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [7]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [12]),
        .O(rden_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [15]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [9]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .I5(\rdata_o_reg[15] [14]),
        .O(rden_reg_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [14]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [8]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [13]),
        .O(rden_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [24]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [17]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [23]),
        .O(rden_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [8]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [3]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .I5(\rdata_o_reg[15] [7]),
        .O(rden_reg_16));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [11]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [6]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [10]),
        .O(rden_reg_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [26]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [19]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [25]),
        .O(rden_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [10]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [5]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [9]),
        .O(rden_reg_14));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(\rdata_o_reg[15]_0 [2]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .I2(\imem_rom.rdata_reg [27]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [26]),
        .I5(\rdata_o_reg[11] ),
        .O(\main_rsp[data] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [23]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [16]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [22]),
        .O(rden_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [7]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [2]),
        .I4(Q[3]),
        .I5(\rdata_o_reg[15] [6]),
        .O(rden_reg_17));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [22]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [15]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [21]),
        .O(rden_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [6]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [1]),
        .I4(Q[2]),
        .I5(\rdata_o_reg[15] [5]),
        .O(rden_reg_18));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [25]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [18]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [24]),
        .O(rden_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [9]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [4]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [8]),
        .O(rden_reg_15));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [11]),
        .I1(\rdata_o_reg[23] ),
        .I2(\rdata_o_reg[23]_0 ),
        .O(\mar_reg[1] ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_20),
        .Q(\imem_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (\iodev_rsp[11][ack] ,
    mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][0]_1 ,
    \bus_rsp_o_reg[data][12]_0 ,
    \mtimecmp_hi_reg[31]_0 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \iodev_rsp[11][ack] ;
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output [31:0]\bus_rsp_o[data] ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][0]_1 ;
  input [0:0]\bus_rsp_o_reg[data][12]_0 ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire [0:0]\bus_rsp_o_reg[data][12]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_we_reg_n_0_[0] ;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][0]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[0] ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[0]_0 ),
        .O(\bus_rsp_o[data] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][10]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[10] ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(Q[10]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[10]_0 ),
        .O(\bus_rsp_o[data] [10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][11]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(Q[11]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[11]_0 ),
        .O(\bus_rsp_o[data] [11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][12]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[12] ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(Q[12]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[12]_0 ),
        .O(\bus_rsp_o[data] [12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][13]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(Q[13]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[13]_0 ),
        .O(\bus_rsp_o[data] [13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][14]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[14] ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(Q[14]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[14]_0 ),
        .O(\bus_rsp_o[data] [14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][15]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(Q[15]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(\bus_rsp_o[data] [15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][16]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[16] ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(Q[16]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[16]_0 ),
        .O(\bus_rsp_o[data] [16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][17]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(Q[17]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[17]_0 ),
        .O(\bus_rsp_o[data] [17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[18] ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(Q[18]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[18]_0 ),
        .O(\bus_rsp_o[data] [18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][19]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(Q[19]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[19]_0 ),
        .O(\bus_rsp_o[data] [19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][1]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[1]_0 ),
        .O(\bus_rsp_o[data] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][20]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[20] ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[20]_0 ),
        .O(\bus_rsp_o[data] [20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][21]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(Q[21]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(\bus_rsp_o[data] [21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][22]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[22] ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(Q[22]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[22]_0 ),
        .O(\bus_rsp_o[data] [22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][23]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(Q[23]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[23]_0 ),
        .O(\bus_rsp_o[data] [23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[24] ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(Q[24]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[24]_0 ),
        .O(\bus_rsp_o[data] [24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[25]_0 ),
        .O(\bus_rsp_o[data] [25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][26]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[26] ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[26]_0 ),
        .O(\bus_rsp_o[data] [26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][27]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(Q[27]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(\bus_rsp_o[data] [27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][28]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[28] ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[28]_0 ),
        .O(\bus_rsp_o[data] [28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][29]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[29]_0 ),
        .O(\bus_rsp_o[data] [29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][2]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[2] ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[2]_0 ),
        .O(\bus_rsp_o[data] [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][30]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[30] ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[30]_0 ),
        .O(\bus_rsp_o[data] [30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][31]_i_2__1 
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[31]_0 ),
        .O(\bus_rsp_o[data] [31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][3]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(Q[3]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(\bus_rsp_o[data] [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][4]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[4] ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[4]_0 ),
        .O(\bus_rsp_o[data] [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][5]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(Q[5]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[5]_0 ),
        .O(\bus_rsp_o[data] [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][6]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[6] ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[6]_0 ),
        .O(\bus_rsp_o[data] [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][7]_i_2__2 
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(Q[7]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[7]_0 ),
        .O(\bus_rsp_o[data] [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][8]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[8] ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[8]_0 ),
        .O(\bus_rsp_o[data] [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][9]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(Q[9]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(\bus_rsp_o[data] [9]));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[14]),
        .I1(\mtimecmp_lo_reg_n_0_[14] ),
        .I2(\mtimecmp_lo_reg_n_0_[15] ),
        .I3(Q[15]),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[12]),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(\mtimecmp_lo_reg_n_0_[13] ),
        .I3(Q[13]),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[10]),
        .I1(\mtimecmp_lo_reg_n_0_[10] ),
        .I2(\mtimecmp_lo_reg_n_0_[11] ),
        .I3(Q[11]),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[8]),
        .I1(\mtimecmp_lo_reg_n_0_[8] ),
        .I2(\mtimecmp_lo_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[22]),
        .I1(\mtimecmp_lo_reg_n_0_[22] ),
        .I2(\mtimecmp_lo_reg_n_0_[23] ),
        .I3(Q[23]),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[20]),
        .I1(\mtimecmp_lo_reg_n_0_[20] ),
        .I2(\mtimecmp_lo_reg_n_0_[21] ),
        .I3(Q[21]),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[18]),
        .I1(\mtimecmp_lo_reg_n_0_[18] ),
        .I2(\mtimecmp_lo_reg_n_0_[19] ),
        .I3(Q[19]),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[16]),
        .I1(\mtimecmp_lo_reg_n_0_[16] ),
        .I2(\mtimecmp_lo_reg_n_0_[17] ),
        .I3(Q[17]),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[30]),
        .I1(\mtimecmp_lo_reg_n_0_[30] ),
        .I2(\mtimecmp_lo_reg_n_0_[31] ),
        .I3(Q[31]),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[28]),
        .I1(\mtimecmp_lo_reg_n_0_[28] ),
        .I2(\mtimecmp_lo_reg_n_0_[29] ),
        .I3(Q[29]),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[26]),
        .I1(\mtimecmp_lo_reg_n_0_[26] ),
        .I2(\mtimecmp_lo_reg_n_0_[27] ),
        .I3(Q[27]),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[24]),
        .I1(\mtimecmp_lo_reg_n_0_[24] ),
        .I2(\mtimecmp_lo_reg_n_0_[25] ),
        .I3(Q[25]),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[6]),
        .I1(\mtimecmp_lo_reg_n_0_[6] ),
        .I2(\mtimecmp_lo_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[4]),
        .I1(\mtimecmp_lo_reg_n_0_[4] ),
        .I2(\mtimecmp_lo_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[2]),
        .I1(\mtimecmp_lo_reg_n_0_[2] ),
        .I2(\mtimecmp_lo_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[0]),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(\mtimecmp_lo_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[12]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(\mtime_hi_reg[13]_0 ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtimecmp_hi_reg_n_0_[11] ),
        .I3(\mtime_hi_reg[11]_0 ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtime_hi_reg[15]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[15] ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtime_hi_reg[12]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtime_hi_reg[13]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(\mtime_hi_reg[9]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[9] ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(\mtime_hi_reg[23]_0 ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\mtime_hi_reg[19]_0 ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtimecmp_hi_reg_n_0_[17] ),
        .I3(\mtime_hi_reg[17]_0 ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtime_hi_reg[21]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[21] ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtime_hi_reg[19]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(\mtimecmp_hi_reg_n_0_[31] ),
        .I3(\mtime_hi_reg[31]_0 ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtimecmp_hi_reg_n_0_[29] ),
        .I3(\mtime_hi_reg[29]_0 ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[24]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(\mtime_hi_reg[25]_0 ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(\mtime_hi_reg[31]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[31] ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(\mtime_hi_reg[27]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[27] ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtime_hi_reg[24]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtime_hi_reg[25]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\mtime_hi_reg[7]_0 ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtimecmp_hi_reg_n_0_[5] ),
        .I3(\mtime_hi_reg[5]_0 ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\mtime_hi_reg[1]_0 ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtime_hi_reg[7]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtime_hi_reg[3]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[3] ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtime_hi_reg[1]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .I4(\mtime_hi_reg[21]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[21] ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\mtime_hi_reg[19]_0 ),
        .I4(\mtime_hi_reg[18]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .I4(\mtime_hi_reg[15]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[15] ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(\mtime_hi_reg[13]_0 ),
        .I4(\mtime_hi_reg[12]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .I4(\mtime_hi_reg[27]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[27] ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(\mtime_hi_reg[25]_0 ),
        .I4(\mtime_hi_reg[24]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .I4(\mtime_hi_reg[9]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[9] ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\mtime_hi_reg[7]_0 ),
        .I4(\mtime_hi_reg[6]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .I4(\mtime_hi_reg[3]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[3] ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\mtime_hi_reg[1]_0 ),
        .I4(\mtime_hi_reg[0]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    irq_o_i_1
       (.I0(cmp_lo_ge_ff),
        .I1(cmp_hi_eq),
        .I2(cmp_hi_gt),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[1][ack] ,
    \bus_rsp_o_reg[data][1]_0 ,
    Q,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][3]_1 ,
    \bus_rsp_o_reg[data][1]_1 ,
    \bus_rsp_o_reg[ack]_0 ,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ,
    D);
  output \iodev_rsp[1][ack] ;
  output \bus_rsp_o_reg[data][1]_0 ;
  output [4:0]Q;
  output \bus_rsp_o_reg[data][3]_0 ;
  output \bus_rsp_o_reg[data][3]_1 ;
  output \bus_rsp_o_reg[data][1]_1 ;
  input \bus_rsp_o_reg[ack]_0 ;
  input clk;
  input rstn_sys;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  input [5:0]D;

  wire [5:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][1]_1 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][3]_1 ;
  wire clk;
  wire \iodev_rsp[1][ack] ;
  wire [1:1]\iodev_rsp[1][data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\iodev_rsp[1][data] ));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(Q[0]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [2]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [2]),
        .O(\bus_rsp_o_reg[data][3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(Q[0]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [1]),
        .O(\bus_rsp_o_reg[data][3]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(\iodev_rsp[1][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [3]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [3]),
        .O(\bus_rsp_o_reg[data][1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(\iodev_rsp[1][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [0]),
        .O(\bus_rsp_o_reg[data][1]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (Q,
    uart0_txd_o,
    uart0_rts_o,
    jtag_tdo_o,
    resetn_0,
    ADDRARDADDR,
    addr,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wstrb,
    m_axi_arready_0,
    m_axi_wready_0,
    m_axi_awready_0,
    \fetch_engine_reg[pc][17] ,
    \fetch_engine_reg[pc][14] ,
    \fetch_engine_reg[pc][3] ,
    \fetch_engine_reg[pc][13] ,
    \fetch_engine_reg[pc][7] ,
    \fetch_engine_reg[pc][6] ,
    gpio_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    m_axi_awready,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    D);
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output jtag_tdo_o;
  output resetn_0;
  output [4:0]ADDRARDADDR;
  output [1:0]addr;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [3:0]m_axi_wstrb;
  output m_axi_arready_0;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output [0:0]\fetch_engine_reg[pc][17] ;
  output [0:0]\fetch_engine_reg[pc][14] ;
  output [0:0]\fetch_engine_reg[pc][3] ;
  output [2:0]\fetch_engine_reg[pc][13] ;
  output [0:0]\fetch_engine_reg[pc][7] ;
  output [0:0]\fetch_engine_reg[pc][6] ;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output [16:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input m_axi_awready;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [4:0]ADDRARDADDR;
  wire [1:0]D;
  wire [31:0]Q;
  wire [1:0]addr;
  wire and_reduce_f;
  wire and_reduce_f5_out;
  wire \arbiter[sel]__2 ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire \bus_rsp[err]0__5 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire bus_rw;
  wire clk;
  wire \core_complex.neorv32_cpu_inst_n_1 ;
  wire \core_complex.neorv32_cpu_inst_n_10 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_11 ;
  wire \core_complex.neorv32_cpu_inst_n_112 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_114 ;
  wire \core_complex.neorv32_cpu_inst_n_115 ;
  wire \core_complex.neorv32_cpu_inst_n_116 ;
  wire \core_complex.neorv32_cpu_inst_n_117 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_123 ;
  wire \core_complex.neorv32_cpu_inst_n_124 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_126 ;
  wire \core_complex.neorv32_cpu_inst_n_128 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_137 ;
  wire \core_complex.neorv32_cpu_inst_n_138 ;
  wire \core_complex.neorv32_cpu_inst_n_139 ;
  wire \core_complex.neorv32_cpu_inst_n_14 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_15 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_151 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_153 ;
  wire \core_complex.neorv32_cpu_inst_n_154 ;
  wire \core_complex.neorv32_cpu_inst_n_155 ;
  wire \core_complex.neorv32_cpu_inst_n_156 ;
  wire \core_complex.neorv32_cpu_inst_n_157 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_16 ;
  wire \core_complex.neorv32_cpu_inst_n_160 ;
  wire \core_complex.neorv32_cpu_inst_n_161 ;
  wire \core_complex.neorv32_cpu_inst_n_162 ;
  wire \core_complex.neorv32_cpu_inst_n_163 ;
  wire \core_complex.neorv32_cpu_inst_n_164 ;
  wire \core_complex.neorv32_cpu_inst_n_165 ;
  wire \core_complex.neorv32_cpu_inst_n_166 ;
  wire \core_complex.neorv32_cpu_inst_n_167 ;
  wire \core_complex.neorv32_cpu_inst_n_168 ;
  wire \core_complex.neorv32_cpu_inst_n_169 ;
  wire \core_complex.neorv32_cpu_inst_n_170 ;
  wire \core_complex.neorv32_cpu_inst_n_171 ;
  wire \core_complex.neorv32_cpu_inst_n_172 ;
  wire \core_complex.neorv32_cpu_inst_n_173 ;
  wire \core_complex.neorv32_cpu_inst_n_174 ;
  wire \core_complex.neorv32_cpu_inst_n_175 ;
  wire \core_complex.neorv32_cpu_inst_n_177 ;
  wire \core_complex.neorv32_cpu_inst_n_178 ;
  wire \core_complex.neorv32_cpu_inst_n_179 ;
  wire \core_complex.neorv32_cpu_inst_n_18 ;
  wire \core_complex.neorv32_cpu_inst_n_182 ;
  wire \core_complex.neorv32_cpu_inst_n_183 ;
  wire \core_complex.neorv32_cpu_inst_n_184 ;
  wire \core_complex.neorv32_cpu_inst_n_185 ;
  wire \core_complex.neorv32_cpu_inst_n_186 ;
  wire \core_complex.neorv32_cpu_inst_n_187 ;
  wire \core_complex.neorv32_cpu_inst_n_188 ;
  wire \core_complex.neorv32_cpu_inst_n_189 ;
  wire \core_complex.neorv32_cpu_inst_n_19 ;
  wire \core_complex.neorv32_cpu_inst_n_190 ;
  wire \core_complex.neorv32_cpu_inst_n_191 ;
  wire \core_complex.neorv32_cpu_inst_n_192 ;
  wire \core_complex.neorv32_cpu_inst_n_193 ;
  wire \core_complex.neorv32_cpu_inst_n_194 ;
  wire \core_complex.neorv32_cpu_inst_n_195 ;
  wire \core_complex.neorv32_cpu_inst_n_196 ;
  wire \core_complex.neorv32_cpu_inst_n_197 ;
  wire \core_complex.neorv32_cpu_inst_n_198 ;
  wire \core_complex.neorv32_cpu_inst_n_199 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_200 ;
  wire \core_complex.neorv32_cpu_inst_n_206 ;
  wire \core_complex.neorv32_cpu_inst_n_207 ;
  wire \core_complex.neorv32_cpu_inst_n_208 ;
  wire \core_complex.neorv32_cpu_inst_n_209 ;
  wire \core_complex.neorv32_cpu_inst_n_210 ;
  wire \core_complex.neorv32_cpu_inst_n_211 ;
  wire \core_complex.neorv32_cpu_inst_n_212 ;
  wire \core_complex.neorv32_cpu_inst_n_213 ;
  wire \core_complex.neorv32_cpu_inst_n_214 ;
  wire \core_complex.neorv32_cpu_inst_n_215 ;
  wire \core_complex.neorv32_cpu_inst_n_216 ;
  wire \core_complex.neorv32_cpu_inst_n_217 ;
  wire \core_complex.neorv32_cpu_inst_n_218 ;
  wire \core_complex.neorv32_cpu_inst_n_219 ;
  wire \core_complex.neorv32_cpu_inst_n_220 ;
  wire \core_complex.neorv32_cpu_inst_n_221 ;
  wire \core_complex.neorv32_cpu_inst_n_222 ;
  wire \core_complex.neorv32_cpu_inst_n_223 ;
  wire \core_complex.neorv32_cpu_inst_n_224 ;
  wire \core_complex.neorv32_cpu_inst_n_225 ;
  wire \core_complex.neorv32_cpu_inst_n_226 ;
  wire \core_complex.neorv32_cpu_inst_n_227 ;
  wire \core_complex.neorv32_cpu_inst_n_228 ;
  wire \core_complex.neorv32_cpu_inst_n_229 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_230 ;
  wire \core_complex.neorv32_cpu_inst_n_231 ;
  wire \core_complex.neorv32_cpu_inst_n_232 ;
  wire \core_complex.neorv32_cpu_inst_n_233 ;
  wire \core_complex.neorv32_cpu_inst_n_234 ;
  wire \core_complex.neorv32_cpu_inst_n_235 ;
  wire \core_complex.neorv32_cpu_inst_n_236 ;
  wire \core_complex.neorv32_cpu_inst_n_237 ;
  wire \core_complex.neorv32_cpu_inst_n_24 ;
  wire \core_complex.neorv32_cpu_inst_n_256 ;
  wire \core_complex.neorv32_cpu_inst_n_257 ;
  wire \core_complex.neorv32_cpu_inst_n_258 ;
  wire \core_complex.neorv32_cpu_inst_n_259 ;
  wire \core_complex.neorv32_cpu_inst_n_26 ;
  wire \core_complex.neorv32_cpu_inst_n_260 ;
  wire \core_complex.neorv32_cpu_inst_n_27 ;
  wire \core_complex.neorv32_cpu_inst_n_28 ;
  wire \core_complex.neorv32_cpu_inst_n_30 ;
  wire \core_complex.neorv32_cpu_inst_n_31 ;
  wire \core_complex.neorv32_cpu_inst_n_32 ;
  wire \core_complex.neorv32_cpu_inst_n_33 ;
  wire \core_complex.neorv32_cpu_inst_n_34 ;
  wire \core_complex.neorv32_cpu_inst_n_35 ;
  wire \core_complex.neorv32_cpu_inst_n_37 ;
  wire \core_complex.neorv32_cpu_inst_n_38 ;
  wire \core_complex.neorv32_cpu_inst_n_41 ;
  wire \core_complex.neorv32_cpu_inst_n_42 ;
  wire \core_complex.neorv32_cpu_inst_n_44 ;
  wire \core_complex.neorv32_cpu_inst_n_45 ;
  wire \core_complex.neorv32_cpu_inst_n_46 ;
  wire \core_complex.neorv32_cpu_inst_n_52 ;
  wire \core_complex.neorv32_cpu_inst_n_57 ;
  wire \core_complex.neorv32_cpu_inst_n_58 ;
  wire \core_complex.neorv32_cpu_inst_n_59 ;
  wire \core_complex.neorv32_cpu_inst_n_62 ;
  wire \core_complex.neorv32_cpu_inst_n_63 ;
  wire \core_complex.neorv32_cpu_inst_n_67 ;
  wire \core_complex.neorv32_cpu_inst_n_69 ;
  wire \core_complex.neorv32_cpu_inst_n_7 ;
  wire \core_complex.neorv32_cpu_inst_n_70 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_73 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \csr[we]_i_4_n_0 ;
  wire \ctrl[enable]1_out ;
  wire [1:0]\ctrl[ir_funct3] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [8:8]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire dci_ndmrstn;
  wire [31:0]\dci_reg[data_reg] ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [31:31]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [31:3]\dm_reg_reg[progbuf][0]_1 ;
  wire [31:3]\dm_reg_reg[progbuf][1]_0 ;
  wire \dmem_req[stb] ;
  wire \dmem_rsp[ack] ;
  wire [4:1]\dmi_req[addr] ;
  wire [31:0]\dmi_req[data] ;
  wire [1:0]\dmi_req[op] ;
  wire \dmi_rsp[ack] ;
  wire [31:0]\dmi_rsp[data] ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire dmi_wren__1;
  wire empty;
  wire [2:0]\fetch_engine_reg[pc][13] ;
  wire [0:0]\fetch_engine_reg[pc][14] ;
  wire [0:0]\fetch_engine_reg[pc][17] ;
  wire [0:0]\fetch_engine_reg[pc][3] ;
  wire [0:0]\fetch_engine_reg[pc][6] ;
  wire [0:0]\fetch_engine_reg[pc][7] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[0] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[3] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_sysinfo_inst_n_1 ;
  wire \io_system.neorv32_sysinfo_inst_n_7 ;
  wire \io_system.neorv32_sysinfo_inst_n_8 ;
  wire \io_system.neorv32_sysinfo_inst_n_9 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 ;
  wire \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire [31:0]\iodev_rsp[0][data] ;
  wire [31:1]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire \iodev_rsp[1][ack] ;
  wire [25:3]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:0]\iodev_rsp[3][data] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy]__0 ;
  wire [16:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_3;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ;
  wire [7:7]p_0_in;
  wire p_0_in22_in;
  wire p_0_in2_in;
  wire [3:1]p_0_in_0;
  wire [18:1]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in3_in;
  wire [1:0]p_1_out;
  wire p_21_in;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire [1:0]p_3_in_3;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire [29:5]rdata_reg;
  wire rden;
  wire rden0;
  wire rden__0;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire resetn;
  wire resetn_0;
  wire rstn_ext;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_reduce_f_inferred__0/i_ 
       (.I0(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_ext_sreg_reg_n_0_[3] ),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .O(and_reduce_f5_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][1]_0 (\core_complex.neorv32_cpu_inst_n_106 ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_cpu_inst_n_107 ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .clk(clk),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_20 ,\fetch_engine_reg[pc][7] ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_23 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .D({\core_complex.neorv32_cpu_inst_n_1 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[3],p_0_in_1[1]}),
        .E(p_0_in),
        .\FSM_onehot_arbiter_reg[state][1] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ),
        .\FSM_onehot_arbiter_reg[state][1]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .Q(\cpu_d_req[addr] ),
        .WEA(\core_complex.neorv32_cpu_inst_n_52 ),
        .addr({\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_11 ,ADDRARDADDR[2:1],\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_16 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\arbiter[sel]__2 (\arbiter[sel]__2 ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_59 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_58 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_57 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_73 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_113 ),
        .\bus_req_o_reg[data][31] (Q),
        .\bus_req_o_reg[rw] (\core_complex.neorv32_cpu_inst_n_112 ),
        .\bus_req_o_reg[rw]_0 ({\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 ,\core_complex.neorv32_cpu_inst_n_221 ,\core_complex.neorv32_cpu_inst_n_222 ,\core_complex.neorv32_cpu_inst_n_223 ,\core_complex.neorv32_cpu_inst_n_224 ,\core_complex.neorv32_cpu_inst_n_225 ,\core_complex.neorv32_cpu_inst_n_226 ,\core_complex.neorv32_cpu_inst_n_227 ,\core_complex.neorv32_cpu_inst_n_228 ,\core_complex.neorv32_cpu_inst_n_229 ,\core_complex.neorv32_cpu_inst_n_230 ,\core_complex.neorv32_cpu_inst_n_231 ,\core_complex.neorv32_cpu_inst_n_232 ,\core_complex.neorv32_cpu_inst_n_233 ,\core_complex.neorv32_cpu_inst_n_234 ,\core_complex.neorv32_cpu_inst_n_235 ,\core_complex.neorv32_cpu_inst_n_236 ,\core_complex.neorv32_cpu_inst_n_237 }),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3 (\dm_ctrl_reg[ldsw_progbuf] ),
        .\bus_rsp_o_reg[data][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ),
        .\bus_rsp_o_reg[data][10] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ),
        .\bus_rsp_o_reg[data][11] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ),
        .\bus_rsp_o_reg[data][13] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ),
        .\bus_rsp_o_reg[data][15] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ),
        .\bus_rsp_o_reg[data][15]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 }),
        .\bus_rsp_o_reg[data][17] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ),
        .\bus_rsp_o_reg[data][19] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ),
        .\bus_rsp_o_reg[data][1] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ),
        .\bus_rsp_o_reg[data][20] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ),
        .\bus_rsp_o_reg[data][21] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ),
        .\bus_rsp_o_reg[data][22] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ),
        .\bus_rsp_o_reg[data][23] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\bus_rsp_o_reg[data][24] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\bus_rsp_o_reg[data][25] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ),
        .\bus_rsp_o_reg[data][27] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ),
        .\bus_rsp_o_reg[data][28] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ),
        .\bus_rsp_o_reg[data][29] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\bus_rsp_o_reg[data][2] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ),
        .\bus_rsp_o_reg[data][30] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ),
        .\bus_rsp_o_reg[data][31] ({\dci_reg[data_reg] [31:26],\dci_reg[data_reg] [24:17],\dci_reg[data_reg] [15:0]}),
        .\bus_rsp_o_reg[data][31]_0 ({\dm_reg_reg[progbuf][1]_0 [31],\dm_reg_reg[progbuf][1]_0 [26],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14],\dm_reg_reg[progbuf][1]_0 [12],\dm_reg_reg[progbuf][1]_0 [3]}),
        .\bus_rsp_o_reg[data][31]_1 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [26:25],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14],\dm_reg_reg[progbuf][0]_1 [12],\dm_reg_reg[progbuf][0]_1 [3]}),
        .\bus_rsp_o_reg[data][4] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ),
        .\bus_rsp_o_reg[data][5] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ),
        .\bus_rsp_o_reg[data][6] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ),
        .\bus_rsp_o_reg[data][7] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ),
        .\bus_rsp_o_reg[data][8] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ),
        .\bus_rsp_o_reg[data][9] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\csr_reg[we] (\csr[we]_i_4_n_0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] ({\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 ,\core_complex.neorv32_cpu_inst_n_173 ,\core_complex.neorv32_cpu_inst_n_174 ,\core_complex.neorv32_cpu_inst_n_175 }),
        .\debug_mode_enable.debug_ctrl_reg[running] (\core_complex.neorv32_cpu_inst_n_144 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\fetch_engine_reg[pc][11] (\core_complex.neorv32_cpu_inst_n_130 ),
        .\fetch_engine_reg[pc][11]_0 (\core_complex.neorv32_cpu_inst_n_131 ),
        .\fetch_engine_reg[pc][11]_1 (mtimecmp_lo),
        .\fetch_engine_reg[pc][11]_2 (mtimecmp_hi),
        .\fetch_engine_reg[pc][11]_3 (p_1_out),
        .\fetch_engine_reg[pc][12] (\core_complex.neorv32_cpu_inst_n_200 ),
        .\fetch_engine_reg[pc][14] ({\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\fetch_engine_reg[pc][14]_0 ({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,\fetch_engine_reg[pc][3] }),
        .\fetch_engine_reg[pc][15] (\core_complex.neorv32_cpu_inst_n_62 ),
        .\fetch_engine_reg[pc][16] ({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 }),
        .\fetch_engine_reg[pc][17] ({\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_33 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 }),
        .\fetch_engine_reg[pc][17]_0 ({\core_complex.neorv32_cpu_inst_n_38 ,ADDRARDADDR[4:3],\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 }),
        .\fetch_engine_reg[pc][17]_1 (\core_complex.neorv32_cpu_inst_n_63 ),
        .\fetch_engine_reg[pc][17]_2 ({\fetch_engine_reg[pc][17] ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .\fetch_engine_reg[pc][2] (addr[0]),
        .\fetch_engine_reg[pc][2]_0 (\core_complex.neorv32_cpu_inst_n_179 ),
        .\fetch_engine_reg[pc][2]_1 (\ctrl[enable]1_out ),
        .\fetch_engine_reg[pc][3] (\core_complex.neorv32_cpu_inst_n_46 ),
        .\fetch_engine_reg[pc][3]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\fetch_engine_reg[pc][6] ({\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_45 }),
        .\fetch_engine_reg[pc][6]_0 (\core_complex.neorv32_cpu_inst_n_177 ),
        .\fetch_engine_reg[pc][8] (\core_complex.neorv32_cpu_inst_n_129 ),
        .\fetch_engine_reg[pc][9] (\core_complex.neorv32_cpu_inst_n_128 ),
        .\fetch_engine_reg[pc][9]_0 (\core_complex.neorv32_cpu_inst_n_178 ),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .irq_active_reg(\core_complex.neorv32_cpu_inst_n_70 ),
        .\irq_pending_reg[0] (\core_complex.neorv32_cpu_inst_n_114 ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_69 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\core_complex.neorv32_cpu_inst_n_106 ),
        .\keeper_reg[err]_0 (\core_complex.neorv32_cpu_inst_n_107 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .mti_i(mtime_irq),
        .p_21_in(p_21_in),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .p_3_in_0(p_3_in_3[0]),
        .pending(pending),
        .pending_i_4(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .pending_reg(\core_complex.neorv32_cpu_inst_n_67 ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[23] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .\rdata_o_reg[30] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ),
        .rden0(rden0),
        .rden__0(rden__0),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] ({\core_complex.neorv32_cpu_inst_n_182 ,\core_complex.neorv32_cpu_inst_n_183 ,\core_complex.neorv32_cpu_inst_n_184 ,\core_complex.neorv32_cpu_inst_n_185 ,\core_complex.neorv32_cpu_inst_n_186 ,\core_complex.neorv32_cpu_inst_n_187 ,\core_complex.neorv32_cpu_inst_n_188 ,\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 }),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\wb_core[cyc] (\wb_core[cyc] ),
        .\wb_core[err] (\wb_core[err] ),
        .\wb_core[we] (\wb_core[we] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[we]_i_4 
       (.I0(\ctrl[ir_funct3] [0]),
        .I1(\ctrl[ir_funct3] [1]),
        .O(\csr[we]_i_4_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f5_out),
        .PRE(resetn_0),
        .Q(rstn_ext));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .Q(p_1_in3_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in3_in),
        .Q(p_0_in2_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in2_in),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \generators.rstn_sys_inv_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .O(and_reduce_f));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_2 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(dci_ndmrstn),
        .Q(p_0_in_0[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ),
        .Q(p_0_in_0[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ),
        .Q(p_0_in_0[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.E(p_0_in),
        .Q(\iodev_rsp[3][data] ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_130 ),
        .\bus_rsp_o_reg[data][0]_1 (\core_complex.neorv32_cpu_inst_n_131 ),
        .clk(clk),
        .\dout_reg[7]_0 (Q[7:0]),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.D(p_1_out),
        .E(mtimecmp_hi),
        .Q(mtime_time),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_46 ),
        .\bus_rsp_o_reg[data][0]_1 (addr[0]),
        .\bus_rsp_o_reg[data][12]_0 (\core_complex.neorv32_cpu_inst_n_42 ),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[11][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 ,\core_complex.neorv32_cpu_inst_n_221 ,\core_complex.neorv32_cpu_inst_n_222 ,\core_complex.neorv32_cpu_inst_n_223 ,\core_complex.neorv32_cpu_inst_n_224 ,\core_complex.neorv32_cpu_inst_n_225 ,\core_complex.neorv32_cpu_inst_n_226 ,\core_complex.neorv32_cpu_inst_n_227 ,\core_complex.neorv32_cpu_inst_n_228 ,\core_complex.neorv32_cpu_inst_n_229 ,\core_complex.neorv32_cpu_inst_n_230 ,\core_complex.neorv32_cpu_inst_n_231 ,\core_complex.neorv32_cpu_inst_n_232 ,\core_complex.neorv32_cpu_inst_n_233 ,\core_complex.neorv32_cpu_inst_n_234 ,\core_complex.neorv32_cpu_inst_n_235 ,\core_complex.neorv32_cpu_inst_n_236 ,\core_complex.neorv32_cpu_inst_n_237 }),
        .clk(clk),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtimecmp_hi_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_1 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[3],p_0_in_1[1]}),
        .Q({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [3]}),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_178 ),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_sysinfo_inst_n_1 ),
        .\bus_rsp_o_reg[data][1]_1 (\io_system.neorv32_sysinfo_inst_n_9 ),
        .\bus_rsp_o_reg[data][3]_0 (\io_system.neorv32_sysinfo_inst_n_7 ),
        .\bus_rsp_o_reg[data][3]_1 (\io_system.neorv32_sysinfo_inst_n_8 ),
        .clk(clk),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 (\iodev_rsp[3][data] [4:1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 (\iodev_rsp[10][data] [4:1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 (\iodev_rsp[11][data] [4:1]),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\ctrl[enable]1_out ),
        .Q({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 }),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ),
        .\bus_rsp_o_reg[data][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ),
        .\bus_rsp_o_reg[data][30]_0 ({\core_complex.neorv32_cpu_inst_n_182 ,\core_complex.neorv32_cpu_inst_n_183 ,\core_complex.neorv32_cpu_inst_n_184 ,\core_complex.neorv32_cpu_inst_n_185 ,\core_complex.neorv32_cpu_inst_n_186 ,\core_complex.neorv32_cpu_inst_n_187 ,\core_complex.neorv32_cpu_inst_n_188 ,\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 }),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:1]}),
        .\bus_rsp_o_reg[data][31]_1 (\core_complex.neorv32_cpu_inst_n_200 ),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 }),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({Q[26:22],Q[15:0]}),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .empty(empty),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 (\iodev_rsp[11][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 (\iodev_rsp[0][data] [0]),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_179 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_114 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .irq_active_reg_0(\core_complex.neorv32_cpu_inst_n_70 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_73 ),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_113 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR({\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_33 ,ADDRARDADDR[2:1],\fetch_engine_reg[pc][7] ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .WEA(\core_complex.neorv32_cpu_inst_n_52 ),
        .addr({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,addr[0]}),
        .bus_rw(bus_rw),
        .clk(clk),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .m_axi_rdata({m_axi_rdata[31:30],m_axi_rdata[27],m_axi_rdata[19],m_axi_rdata[12],m_axi_rdata[4:0]}),
        .mem_ram_b0_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .mem_ram_b0_reg_0_1(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .mem_ram_b0_reg_0_2(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .mem_ram_b0_reg_0_3(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .mem_ram_b0_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .mem_ram_b0_reg_1_1({\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .mem_ram_b0_reg_1_2(\core_complex.neorv32_cpu_inst_n_59 ),
        .mem_ram_b1_reg_0_0({\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .mem_ram_b1_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .mem_ram_b1_reg_1_1(\core_complex.neorv32_cpu_inst_n_58 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .mem_ram_b2_reg_0_1({\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_11 ,\core_complex.neorv32_cpu_inst_n_44 ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .mem_ram_b2_reg_0_2(\core_complex.neorv32_cpu_inst_n_23 ),
        .mem_ram_b2_reg_1_0(\core_complex.neorv32_cpu_inst_n_57 ),
        .mem_ram_b3_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .mem_ram_b3_reg_1_0({rdata_reg[29:28],rdata_reg[26:20],rdata_reg[18:13],rdata_reg[11:5]}),
        .mem_ram_b3_reg_1_1(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .mem_ram_b3_reg_1_2(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .mem_ram_b3_reg_1_3(Q),
        .pending(pending),
        .rden(rden),
        .rden0(rden0),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({\fetch_engine_reg[pc][17] ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .Q({\iodev_rsp[3][data] [7:5],\iodev_rsp[3][data] [0]}),
        .addr({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,addr[0]}),
        .clk(clk),
        .\imem_rom.rdata_reg_0_17_0 (\core_complex.neorv32_cpu_inst_n_23 ),
        .\imem_rom.rdata_reg_0_18_0 ({\fetch_engine_reg[pc][7] ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .\imem_rom.rdata_reg_0_31_0 ({\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_33 ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 }),
        .\imem_rom.rdata_reg_0_8_0 ({\core_complex.neorv32_cpu_inst_n_38 ,ADDRARDADDR[4:3],\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_139 ,ADDRARDADDR[2:1],\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\imem_rom.rdata_reg_1_22_0 ({\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_11 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 ,\core_complex.neorv32_cpu_inst_n_44 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\imem_rom.rdata_reg_1_27_0 ({\core_complex.neorv32_cpu_inst_n_63 ,\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_62 ,\core_complex.neorv32_cpu_inst_n_140 }),
        .\imem_rom.rdata_reg_1_4_0 (\fetch_engine_reg[pc][3] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\main_rsp[data] ({\main_rsp[data] [31:27],\main_rsp[data] [19],\main_rsp[data] [12],\main_rsp[data] [4:0]}),
        .\mar_reg[1] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [3]}),
        .\rdata_o_reg[0] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ),
        .\rdata_o_reg[0]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .\rdata_o_reg[12]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ),
        .\rdata_o_reg[13] ({rdata_reg[29:28],rdata_reg[26:20],rdata_reg[18:13],rdata_reg[11:5]}),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[15] ({\iodev_rsp[0][data] [31:30],\iodev_rsp[0][data] [27:1]}),
        .\rdata_o_reg[15]_0 ({\iodev_rsp[11][data] [31:30],\iodev_rsp[11][data] [27],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\rdata_o_reg[15]_1 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [12]}),
        .\rdata_o_reg[15]_2 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .\rdata_o_reg[1] (\io_system.neorv32_sysinfo_inst_n_9 ),
        .\rdata_o_reg[1]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .\rdata_o_reg[23] (\cpu_d_req[addr] ),
        .\rdata_o_reg[23]_0 (\main_rsp[data] [15]),
        .\rdata_o_reg[2] (\io_system.neorv32_sysinfo_inst_n_8 ),
        .\rdata_o_reg[2]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .\rdata_o_reg[3] (\io_system.neorv32_sysinfo_inst_n_7 ),
        .\rdata_o_reg[3]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .\rdata_o_reg[4] (\io_system.neorv32_sysinfo_inst_n_1 ),
        .\rdata_o_reg[4]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .rden(rden),
        .rden_reg_0(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .rden_reg_1(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .rden_reg_10(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .rden_reg_11(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .rden_reg_12(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .rden_reg_13(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .rden_reg_14(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .rden_reg_15(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .rden_reg_16(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .rden_reg_17(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .rden_reg_18(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .rden_reg_19(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .rden_reg_2(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .rden_reg_20(\core_complex.neorv32_cpu_inst_n_112 ),
        .rden_reg_3(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .rden_reg_4(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .rden_reg_5(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .rden_reg_6(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .rden_reg_7(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .rden_reg_8(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .rden_reg_9(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(\iodev_rsp[0][data] [29:28]),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .\bus_rsp_o_reg[data][28] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ),
        .\bus_rsp_o_reg[data][29] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ),
        .bus_rw(bus_rw),
        .clk(clk),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[err] (neorv32_bus_gateway_inst_n_3),
        .m_axi_rdata({m_axi_rdata[29:28],m_axi_rdata[26:20],m_axi_rdata[18:13],m_axi_rdata[11:5]}),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_0_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\main_rsp[data] ({\main_rsp[data] [26:20],\main_rsp[data] [18:13],\main_rsp[data] [11:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ({\iodev_rsp[11][data] [29:28],\iodev_rsp[11][data] [26:20],\iodev_rsp[11][data] [18:13],\iodev_rsp[11][data] [11:5]}),
        .pending(pending),
        .pending_reg_0(\core_complex.neorv32_cpu_inst_n_67 ),
        .\rdata_o[30]_i_2 (\cpu_d_req[addr] ),
        .\rdata_o_reg[10] ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:5]}),
        .\rdata_o_reg[10]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[10]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[13] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\rdata_o_reg[17] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\rdata_o_reg[18] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\rdata_o_reg[21] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\rdata_o_reg[23] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[31] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[5] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[6] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[7] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\rdata_o_reg[9] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .rstn_sys(rstn_sys),
        .\wb_core[cyc] (\wb_core[cyc] ),
        .\wb_core[err] (\wb_core[err] ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.\arbiter[sel]__2 (\arbiter[sel]__2 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy]_0 (\core_complex.neorv32_cpu_inst_n_69 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[halt]_0 (neorv32_bus_gateway_inst_n_3),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst 
       (.D({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ,dci_ndmrstn}),
        .E(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ),
        .\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\FSM_sequential_dm_ctrl[state][2]_i_4_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ),
        .\FSM_sequential_dm_ctrl[state][2]_i_4_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ),
        .\FSM_sequential_dm_ctrl_reg[state][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ),
        .Q(\dci_reg[data_reg] ),
        .addr({\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\bus_rsp_o_reg[data][10]_0 ({\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\bus_rsp_o_reg[data][15]_0 (\core_complex.neorv32_cpu_inst_n_177 ),
        .\bus_rsp_o_reg[data][15]_1 (addr[0]),
        .\bus_rsp_o_reg[data][19]_0 ({\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .\bus_rsp_o_reg[data][25]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\bus_rsp_o_reg[data][27]_0 ({\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[0][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 ,\core_complex.neorv32_cpu_inst_n_173 ,\core_complex.neorv32_cpu_inst_n_174 ,\core_complex.neorv32_cpu_inst_n_175 }),
        .\bus_rsp_o_reg[data][4]_0 (\fetch_engine_reg[pc][3] ),
        .clk(clk),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ),
        .\dci_reg[data_reg][25]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ),
        .\dci_reg[data_reg][31]_0 (\core_complex.neorv32_cpu_inst_n_144 ),
        .\dci_reg[data_reg][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 }),
        .\dm_ctrl[busy]__1 (\dm_ctrl[busy]__1 ),
        .\dm_ctrl_reg[cmderr][2]_0 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 }),
        .\dm_ctrl_reg[hart_halted]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_ctrl_reg[hart_resume_req]_0 (data2),
        .\dm_ctrl_reg[ldsw_progbuf][10]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ),
        .\dm_ctrl_reg[ldsw_progbuf][11]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ),
        .\dm_ctrl_reg[ldsw_progbuf][13]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ),
        .\dm_ctrl_reg[ldsw_progbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ),
        .\dm_ctrl_reg[ldsw_progbuf][1]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ),
        .\dm_ctrl_reg[ldsw_progbuf][20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ),
        .\dm_ctrl_reg[ldsw_progbuf][21]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ),
        .\dm_ctrl_reg[ldsw_progbuf][22]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ),
        .\dm_ctrl_reg[ldsw_progbuf][23]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\dm_ctrl_reg[ldsw_progbuf][24]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_1 (\dm_ctrl_reg[ldsw_progbuf] ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_2 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_3 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_4 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\dm_ctrl_reg[ldsw_progbuf][5]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ),
        .\dm_ctrl_reg[ldsw_progbuf][7]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ),
        .\dm_ctrl_reg[ldsw_progbuf][8]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ),
        .\dm_ctrl_reg[ldsw_progbuf][9]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err]0__1 (\dm_reg[rd_acc_err]0__1 ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ),
        .\dm_reg_reg[command][31]_0 (\dmi_req[data] ),
        .\dm_reg_reg[dmcontrol_dmactive]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ),
        .\dm_reg_reg[dmcontrol_ndmreset]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ),
        .\dm_reg_reg[halt_req]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[progbuf][0][31]_0 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [26:25],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14],\dm_reg_reg[progbuf][0]_1 [12],\dm_reg_reg[progbuf][0]_1 [3]}),
        .\dm_reg_reg[progbuf][0][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ),
        .\dm_reg_reg[progbuf][0][4]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ),
        .\dm_reg_reg[progbuf][1][15]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ),
        .\dm_reg_reg[progbuf][1][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ),
        .\dm_reg_reg[progbuf][1][19]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ),
        .\dm_reg_reg[progbuf][1][2]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ),
        .\dm_reg_reg[progbuf][1][31]_0 ({\dm_reg_reg[progbuf][1]_0 [31],\dm_reg_reg[progbuf][1]_0 [26],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14],\dm_reg_reg[progbuf][1]_0 [12],\dm_reg_reg[progbuf][1]_0 [3]}),
        .\dm_reg_reg[progbuf][1][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ),
        .\dm_reg_reg[progbuf][1][6]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ),
        .\dm_reg_reg[rd_acc_err]_0 (\dmi_req[op] ),
        .\dmi_ctrl_reg[op][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][13]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ),
        .\dmi_rsp_o_reg[data][13]_1 ({\dmi_req[addr] [4],\dmi_req[addr] [2:1]}),
        .\dmi_rsp_o_reg[data][31]_0 (\dmi_rsp[data] ),
        .\dmi_rsp_o_reg[data][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 }),
        .dmi_wren__1(dmi_wren__1),
        .\generators.rstn_sys_sreg_reg[3] (p_0_in_0),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .p_0_in22_in(p_0_in22_in),
        .p_21_in(p_21_in),
        .p_3_in(p_3_in_3),
        .rden__0(rden__0),
        .rstn_ext(rstn_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst 
       (.D(\dmi_rsp[data] ),
        .E(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ),
        .Q(\dmi_req[data] ),
        .clk(clk),
        .\dci[data_we] (\dci[data_we] ),
        .\dci_reg[data_reg][31] ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 }),
        .\dci_reg[data_reg][31]_0 (Q),
        .\dm_ctrl[busy]__1 (\dm_ctrl[busy]__1 ),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err]0__1 (\dm_reg[rd_acc_err]0__1 ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\dm_reg_reg[command][31] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[progbuf][0][31] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ),
        .\dmi_ctrl_reg[addr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ),
        .\dmi_ctrl_reg[addr][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ),
        .\dmi_ctrl_reg[addr][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ),
        .\dmi_ctrl_reg[addr][2]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ),
        .\dmi_ctrl_reg[addr][2]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ),
        .\dmi_ctrl_reg[addr][4]_0 ({\dmi_req[addr] [4],\dmi_req[addr] [2:1]}),
        .\dmi_ctrl_reg[op][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ),
        .\dmi_ctrl_reg[op][1]_1 (\dmi_req[op] ),
        .\dmi_ctrl_reg[wdata][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ),
        .\dmi_ctrl_reg[wdata][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ),
        .\dmi_ctrl_reg[wdata][16]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ),
        .\dmi_ctrl_reg[wdata][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ),
        .\dmi_ctrl_reg[wdata][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ),
        .\dmi_ctrl_reg[wdata][31]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ),
        .\dmi_ctrl_reg[wdata][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 }),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ),
        .\dmi_rsp_o_reg[data][10] ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 }),
        .\dmi_rsp_o_reg[data][12] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ),
        .\dmi_rsp_o_reg[data][31] ({\dci_reg[data_reg] [31:20],\dci_reg[data_reg] [17:14],\dci_reg[data_reg] [12:0]}),
        .dmi_wren__1(dmi_wren__1),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .p_0_in22_in(p_0_in22_in),
        .p_3_in(p_3_in_3),
        .rstn_ext(rstn_ext));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(\ctrl[ir_funct3] [1]),
        .I1(\ctrl[ir_funct3] [0]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    empty,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    \rx_engine_reg[over]_0 ,
    \bus_rsp_o_reg[ack]_0 ,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \ctrl_reg[baud][9]_0 ,
    clk,
    rstn_sys,
    E,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \iodev_req[10][stb] ,
    \r_pnt_reg[0] ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ,
    \bus_rsp_o_reg[data][31]_1 ,
    \iodev_rsp[0][ack] ,
    \iodev_rsp[1][ack] ,
    \iodev_rsp[11][ack] ,
    \iodev_rsp[3][ack] ,
    \dmem_rsp[ack] ,
    D,
    Q,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ,
    \iodev_rsp[12][data] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][30]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output empty;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output \rx_engine_reg[over]_0 ;
  output \bus_rsp_o_reg[ack]_0 ;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output \bus_rsp_o_reg[data][0]_0 ;
  output [25:0]\bus_rsp_o_reg[data][31]_0 ;
  output [7:0]\ctrl_reg[baud][9]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \iodev_req[10][stb] ;
  input \r_pnt_reg[0] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \iodev_rsp[0][ack] ;
  input \iodev_rsp[1][ack] ;
  input \iodev_rsp[11][ack] ;
  input \iodev_rsp[3][ack] ;
  input \dmem_rsp[ack] ;
  input [7:0]D;
  input [7:0]Q;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  input [0:0]\iodev_rsp[12][data] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [17:0]\bus_rsp_o_reg[data][30]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire [17:0]\bus_rsp_o_reg[data][30]_0 ;
  wire [25:0]\bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire cg_en_9;
  wire clk;
  wire [7:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[baud_n_0_][0] ;
  wire \ctrl_reg[baud_n_0_][1] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[prsc_n_0_][0] ;
  wire \ctrl_reg[prsc_n_0_][1] ;
  wire \ctrl_reg[prsc_n_0_][2] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dmem_rsp[ack] ;
  wire empty;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire \iodev_rsp[10][ack] ;
  wire [0:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire \iodev_rsp[1][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ;
  wire p_0_in;
  wire p_0_in2_out__1;
  wire [9:0]p_1_in;
  wire \r_pnt_reg[0] ;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[baudcnt][9]_i_4_n_0 ;
  wire \rx_engine[baudcnt][9]_i_5_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[bitcnt][3]_i_3_n_0 ;
  wire \rx_engine[bitcnt][3]_i_4_n_0 ;
  wire \rx_engine[bitcnt][3]_i_5_n_0 ;
  wire \rx_engine[bitcnt][3]_i_6_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_10;
  wire rx_engine_fifo_inst_n_11;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire rx_engine_fifo_inst_n_4;
  wire rx_engine_fifo_inst_n_5;
  wire rx_engine_fifo_inst_n_6;
  wire rx_engine_fifo_inst_n_7;
  wire rx_engine_fifo_inst_n_8;
  wire rx_engine_fifo_inst_n_9;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][3]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][7]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_10_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[bitcnt][3]_i_4_n_0 ;
  wire \tx_engine[bitcnt][3]_i_5_n_0 ;
  wire \tx_engine[bitcnt][3]_i_6_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_3;
  wire tx_engine_fifo_inst_n_5;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_engine_reg[state_n_0_][0] ;
  wire \tx_engine_reg[state_n_0_][1] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart_clk;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_10),
        .Q(\iodev_rsp[10][data] ));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_9),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_8),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_3),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_7),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_6),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_5),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_4),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[baud_n_0_][0] ));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[baud_n_0_][1] ));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(\ctrl_reg[prsc_n_0_][0] ));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(\ctrl_reg[prsc_n_0_][1] ));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(\ctrl_reg[prsc_n_0_][2] ));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(\iodev_rsp[10][ack] ),
        .I1(\iodev_rsp[0][ack] ),
        .I2(\iodev_rsp[1][ack] ),
        .I3(\iodev_rsp[11][ack] ),
        .I4(\iodev_rsp[3][ack] ),
        .I5(\dmem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(\iodev_rsp[10][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ),
        .I2(\iodev_rsp[12][data] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ),
        .O(\bus_rsp_o_reg[data][0]_0 ));
  LUT5 #(
    .INIT(32'hF3AA03AA)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][1] ),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud_n_0_][0] ),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF099FFFFF0990000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\ctrl_reg[baud_n_0_][1] ),
        .I3(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [0]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF099FFFFF0990000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [2]),
        .I1(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I2(\ctrl_reg[baud][9]_0 [0]),
        .I3(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [1]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [2]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [2]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [4]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[baudcnt] [1]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state][2]_0 ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A808080808A)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[baud][9]_0 [7]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I4(\rx_engine_reg[baudcnt] [8]),
        .I5(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_4 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [5]),
        .I4(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[baudcnt][9]_i_5 
       (.I0(\rx_engine_reg[baudcnt] [9]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine[bitcnt][3]_i_3_n_0 ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080A000000000000)) 
    \rx_engine[bitcnt][3]_i_3 
       (.I0(\rx_engine[bitcnt][3]_i_4_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine_reg[baudcnt] [3]),
        .I4(uart_clk),
        .I5(\rx_engine[bitcnt][3]_i_5_n_0 ),
        .O(\rx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \rx_engine[bitcnt][3]_i_4 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[bitcnt][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rx_engine[bitcnt][3]_i_5 
       (.I0(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I1(\rx_engine[bitcnt][3]_i_6_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [2]),
        .I5(\rx_engine_reg[baudcnt] [4]),
        .O(\rx_engine[bitcnt][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[bitcnt][3]_i_6 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[bitcnt][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_engine[done]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[bitcnt] [3]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [0]),
        .I5(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA200020)) 
    \rx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .I5(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\rx_engine_reg[sync] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.D({rx_engine_fifo_inst_n_3,rx_engine_fifo_inst_n_4,rx_engine_fifo_inst_n_5,rx_engine_fifo_inst_n_6,rx_engine_fifo_inst_n_7,rx_engine_fifo_inst_n_8,rx_engine_fifo_inst_n_9,rx_engine_fifo_inst_n_10}),
        .Q({\ctrl_reg[prsc_n_0_][2] ,\ctrl_reg[prsc_n_0_][1] ,\ctrl_reg[prsc_n_0_][0] }),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][7]_0 ({\ctrl_reg[baud_n_0_][1] ,\ctrl_reg[baud_n_0_][0] }),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .\fifo_read_sync.half_o_reg_0 (rx_engine_fifo_inst_n_11),
        .irq_rx_o0(irq_rx_o0),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (\rx_engine_reg[sreg] [7:0]),
        .\r_pnt_reg[0]_0 (\r_pnt_reg[0] ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT4 #(
    .INIT(16'h8ABA)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][0] ),
        .I1(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [0]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine[baudcnt][3]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_engine[baudcnt][3]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .O(\tx_engine[baudcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][7]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [0]),
        .I3(\tx_engine_reg[baudcnt] [1]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8030)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(uart_clk),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[baudcnt][9]_i_10 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .O(\tx_engine[baudcnt][9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\ctrl_reg[prsc_n_0_][2] ),
        .I3(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .O(uart_clk));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [5]),
        .I4(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine_reg[baudcnt] [3]),
        .I3(\tx_engine[baudcnt][9]_i_10_n_0 ),
        .I4(\tx_engine[baudcnt][3]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2222000000F00000)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(D[7]),
        .I1(Q[7]),
        .I2(D[5]),
        .I3(Q[5]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(D[4]),
        .I3(Q[4]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222000000F00000)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(D[3]),
        .I1(Q[3]),
        .I2(D[1]),
        .I3(Q[1]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(D[0]),
        .I3(Q[0]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000FF0000)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .I1(\tx_engine[bitcnt][3]_i_4_n_0 ),
        .I2(uart_clk),
        .I3(\tx_engine_reg[state_n_0_][0] ),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [3]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[bitcnt][3]_i_5_n_0 ),
        .I1(\tx_engine[bitcnt][3]_i_6_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [5]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [2]),
        .I5(\tx_engine_reg[baudcnt] [4]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \tx_engine[bitcnt][3]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [6]),
        .I3(\tx_engine_reg[baudcnt] [4]),
        .I4(\tx_engine_reg[baudcnt] [5]),
        .I5(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[bitcnt][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[bitcnt][3]_i_5 
       (.I0(\tx_engine_reg[baudcnt] [0]),
        .I1(\tx_engine_reg[baudcnt] [1]),
        .O(\tx_engine[bitcnt][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[bitcnt][3]_i_6 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [9]),
        .O(\tx_engine[bitcnt][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30A00000)) 
    \tx_engine[state][1]_i_1 
       (.I0(p_0_in2_out__1),
        .I1(\tx_engine[state][1]_i_3_n_0 ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\tx_engine_reg[state_n_0_][0] ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \tx_engine[state][1]_i_2 
       (.I0(p_0_in),
        .I1(\ctrl_reg[hwfc_en]__0 ),
        .I2(uart_clk),
        .O(p_0_in2_out__1));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [3]),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [0]),
        .I4(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[sreg_n_0_][0] ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D(tx_engine_fifo_inst_n_3),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .\bus_rsp_o_reg[data][31] (\tx_engine_reg[state_n_0_][1] ),
        .\bus_rsp_o_reg[data][31]_0 (\tx_engine_reg[state_n_0_][0] ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .empty(empty),
        .\fifo_read_sync.half_o_reg_0 (\tx_fifo[avail] ),
        .irq_tx_o0(irq_tx_o0),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 (\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .p_0_in2_out__1(p_0_in2_out__1),
        .\r_pnt_reg[0]_0 (\tx_engine_reg[state][2]_0 ),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][1] ({tx_engine_fifo_inst_n_5,tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12}),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_13),
        .\tx_fifo[free] (\tx_fifo[free] ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_5),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[state_n_0_][0] ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state_n_0_][1] ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_11),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_araddr,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wstrb,
    \dbus_req_o[data] ,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    jtag_tdo_o,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_arready,
    m_axi_wready,
    m_axi_awready,
    resetn);
  output [31:0]m_axi_araddr;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [3:0]m_axi_wstrb;
  output [31:0]\dbus_req_o[data] ;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output jtag_tdo_o;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input m_axi_arready;
  input m_axi_wready;
  input m_axi_awready;
  input resetn;

  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_35;
  wire neorv32_top_inst_n_49;
  wire neorv32_top_inst_n_50;
  wire neorv32_top_inst_n_51;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_49),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_51),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_50),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.ADDRARDADDR({m_axi_araddr[16:15],m_axi_araddr[9:8],m_axi_araddr[5]}),
        .D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .addr({m_axi_araddr[10],m_axi_araddr[2]}),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .clk(clk),
        .\fetch_engine_reg[pc][13] ({m_axi_araddr[13:12],m_axi_araddr[4]}),
        .\fetch_engine_reg[pc][14] (m_axi_araddr[14]),
        .\fetch_engine_reg[pc][17] (m_axi_araddr[17]),
        .\fetch_engine_reg[pc][3] (m_axi_araddr[3]),
        .\fetch_engine_reg[pc][6] (m_axi_araddr[6]),
        .\fetch_engine_reg[pc][7] (m_axi_araddr[7]),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({m_axi_araddr[31:18],m_axi_araddr[11],m_axi_araddr[1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_49),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_51),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_50),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_35),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (bus_rw,
    pending,
    \keeper[busy]1__1 ,
    \bus_rsp[err]0__5 ,
    m_axi_rresp_0_sp_1,
    \main_rsp[data] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \mar_reg[1] ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_0,
    \keeper_reg[err] ,
    \wb_core[cyc] ,
    \wb_core[err] ,
    m_axi_rresp,
    \rdata_o_reg[5] ,
    m_axi_rdata,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10]_1 ,
    Q,
    \rdata_o[30]_i_2 );
  output bus_rw;
  output pending;
  output \keeper[busy]1__1 ;
  output \bus_rsp[err]0__5 ;
  output m_axi_rresp_0_sp_1;
  output [19:0]\main_rsp[data] ;
  output \bus_rsp_o_reg[data][28] ;
  output \bus_rsp_o_reg[data][29] ;
  output \mar_reg[1] ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_0;
  input \keeper_reg[err] ;
  input \wb_core[cyc] ;
  input \wb_core[err] ;
  input [1:0]m_axi_rresp;
  input \rdata_o_reg[5] ;
  input [21:0]m_axi_rdata;
  input [21:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  input [18:0]\rdata_o_reg[10] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[8] ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[10]_0 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[13] ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10]_1 ;
  input [1:0]Q;
  input [0:0]\rdata_o[30]_i_2 ;

  wire [1:0]Q;
  wire \bus_rsp[err]0__5 ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire bus_rw;
  wire clk;
  wire \keeper[busy]1__1 ;
  wire \keeper[err]_i_4_n_0 ;
  wire \keeper_reg[err] ;
  wire [21:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_0_sn_1;
  wire [19:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire [21:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  wire [6:0]p_0_in__0;
  wire pending;
  wire pending_i_5_n_0;
  wire pending_reg_0;
  wire [0:0]\rdata_o[30]_i_2 ;
  wire [18:0]\rdata_o_reg[10] ;
  wire \rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[22] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire rstn_sys;
  wire \timeout_cnt[6]_i_2_n_0 ;
  wire [6:0]timeout_cnt_reg;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;

  assign m_axi_rresp_0_sp_1 = m_axi_rresp_0_sn_1;
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  LUT5 #(
    .INIT(32'hEEEAEAEA)) 
    \keeper[err]_i_2 
       (.I0(\keeper_reg[err] ),
        .I1(pending),
        .I2(\keeper[err]_i_4_n_0 ),
        .I3(\wb_core[cyc] ),
        .I4(\wb_core[err] ),
        .O(\keeper[busy]1__1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \keeper[err]_i_4 
       (.I0(timeout_cnt_reg[5]),
        .I1(timeout_cnt_reg[6]),
        .I2(timeout_cnt_reg[3]),
        .I3(timeout_cnt_reg[4]),
        .I4(\timeout_cnt[6]_i_2_n_0 ),
        .O(\keeper[err]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \keeper[err]_i_6 
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .O(m_axi_rresp_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(\rdata_o_reg[17] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[11]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [11]),
        .I5(\rdata_o_reg[10] [10]),
        .O(\main_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(\rdata_o_reg[16] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[10]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [10]),
        .I5(\rdata_o_reg[10] [10]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(\rdata_o_reg[18] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[12]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [12]),
        .I5(\rdata_o_reg[10] [11]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(\rdata_o_reg[5] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[0]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [0]),
        .I5(\rdata_o_reg[10] [0]),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(\rdata_o_reg[21] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[14]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [14]),
        .I5(\rdata_o_reg[10] [13]),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(\rdata_o_reg[20] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[13]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [13]),
        .I5(\rdata_o_reg[10] [12]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(\rdata_o_reg[13] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[7]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [7]),
        .I5(\rdata_o_reg[10] [7]),
        .O(\main_rsp[data] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(\rdata_o_reg[31] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[9]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [9]),
        .I5(\rdata_o_reg[10] [9]),
        .O(\main_rsp[data] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(\rdata_o_reg[14] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[8]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [8]),
        .I5(\rdata_o_reg[10] [8]),
        .O(\main_rsp[data] [8]));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [21]),
        .I1(Q[1]),
        .I2(m_axi_rdata[21]),
        .I3(pending),
        .I4(bus_rw),
        .O(\bus_rsp_o_reg[data][29] ));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [20]),
        .I1(Q[0]),
        .I2(m_axi_rdata[20]),
        .I3(pending),
        .I4(bus_rw),
        .O(\bus_rsp_o_reg[data][28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(\rdata_o_reg[23] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[2]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [2]),
        .I5(\rdata_o_reg[10] [2]),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(\rdata_o_reg[7] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[16]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [16]),
        .I5(\rdata_o_reg[10] [15]),
        .O(\main_rsp[data] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(\rdata_o_reg[6] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[1]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [1]),
        .I5(\rdata_o_reg[10] [1]),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(\rdata_o_reg[22] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[15]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [15]),
        .I5(\rdata_o_reg[10] [14]),
        .O(\main_rsp[data] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(\rdata_o_reg[9] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[4]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [4]),
        .I5(\rdata_o_reg[10] [4]),
        .O(\main_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(\rdata_o_reg[9]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[18]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [18]),
        .I5(\rdata_o_reg[10] [17]),
        .O(\main_rsp[data] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(\rdata_o_reg[8] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[3]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [3]),
        .I5(\rdata_o_reg[10] [3]),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[17]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [17]),
        .I5(\rdata_o_reg[10] [16]),
        .O(\main_rsp[data] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(\rdata_o_reg[11] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[6]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [6]),
        .I5(\rdata_o_reg[10] [6]),
        .O(\main_rsp[data] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(\rdata_o_reg[10]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[5]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [5]),
        .I5(\rdata_o_reg[10] [5]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(\rdata_o_reg[10]_1 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[19]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [19]),
        .I5(\rdata_o_reg[10] [18]),
        .O(\main_rsp[data] [19]));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    pending_i_4
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending_i_5_n_0),
        .I4(\wb_core[cyc] ),
        .I5(\wb_core[err] ),
        .O(\bus_rsp[err]0__5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    pending_i_5
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[3]),
        .I2(timeout_cnt_reg[6]),
        .I3(timeout_cnt_reg[5]),
        .O(pending_i_5_n_0));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_0),
        .Q(pending));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_3 
       (.I0(\main_rsp[data] [16]),
        .I1(\rdata_o[30]_i_2 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \timeout_cnt[1]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(pending),
        .I2(timeout_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hA900)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending),
        .I4(timeout_cnt_reg[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .I5(timeout_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hFE000100)) 
    \timeout_cnt[5]_i_1 
       (.I0(timeout_cnt_reg[3]),
        .I1(\timeout_cnt[6]_i_2_n_0 ),
        .I2(timeout_cnt_reg[4]),
        .I3(pending),
        .I4(timeout_cnt_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9FFFFFFFF)) 
    \timeout_cnt[6]_i_1 
       (.I0(timeout_cnt_reg[6]),
        .I1(timeout_cnt_reg[4]),
        .I2(\timeout_cnt[6]_i_2_n_0 ),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[5]),
        .I5(pending),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(\timeout_cnt[6]_i_2_n_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(timeout_cnt_reg[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][data] ,
    p_3_in,
    firq_i,
    \bus_rsp_o_reg[ack]_0 ,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    irq_active_reg_0,
    \imem_rsp[ack] );
  output [0:0]p_2_in;
  output [0:0]\iodev_rsp[12][data] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  output \bus_rsp_o_reg[ack]_0 ;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input irq_active_reg_0;
  input \imem_rsp[ack] ;

  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire clk;
  wire [0:0]firq_i;
  wire \imem_rsp[ack] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_reg_0;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[12][data] ));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_reg_0),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  LUT3 #(
    .INIT(8'hF8)) 
    \irq_pending[0]_i_1 
       (.I0(nclr_pending),
        .I1(p_2_in),
        .I2(irq_sync),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  LUT2 #(
    .INIT(4'hE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(\iodev_rsp[12][ack] ),
        .I1(\imem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
