0.7
2020.2
May 22 2025
00:13:55
D:/VerilogGIT/Verilog/project_learn/project_learn.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sim_1/new/testbench.v,1753744528,verilog,,,,testbench,,,../../../../../../../Xlinix/2025.1/Vivado/data/rsb/busdef,,,,,
D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sources_1/new/logic_gates.v,1753744146,verilog,,D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sim_1/new/testbench.v,,logic_gates,,,../../../../../../../Xlinix/2025.1/Vivado/data/rsb/busdef,,,,,
