<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1758485153">
  <File Type="REPORTS-TCL" Name="base_wrapper_reports.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="base_wrapper_power_summary_routed.pb"/>
  <File Type="BITSTR-MMI" Name="base_wrapper.mmi"/>
  <File Type="OPT-DRC" Name="base_wrapper_drc_opted.rpt"/>
  <File Type="BG-DRC" Name="base_wrapper.drc"/>
  <File Type="ROUTE-STATUS-PB" Name="base_wrapper_route_status.pb"/>
  <File Type="BG-BGN" Name="base_wrapper.bgn"/>
  <File Type="PLACE-UTIL" Name="base_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="base_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-IO" Name="base_wrapper_io_placed.rpt"/>
  <File Type="BG-BIN" Name="base_wrapper.bin"/>
  <File Type="PLACE-CTRL" Name="base_wrapper_control_sets_placed.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="base_wrapper_power_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="base_wrapper.msk"/>
  <File Type="BITSTR-RBT" Name="base_wrapper.rbt"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="base_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="base_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="base_wrapper_route_status.rpt"/>
  <File Type="PA-TCL" Name="base_wrapper.tcl"/>
  <File Type="ROUTE-PWR" Name="base_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-DRC" Name="base_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="base_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="base_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="base_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="base_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="base_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="base_wrapper.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="base_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-SIMILARITY" Name="base_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="base_wrapper.vdi"/>
  <File Type="ROUTE-CLK" Name="base_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="base_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="base_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="base_wrapper_bus_skew_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="base_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="base_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="base_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="base_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="base_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="base_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="base_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="BITSTR-NKY" Name="base_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="base_wrapper_bd.bmm"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-HWDEF" Name="base_wrapper.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="base_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DCP" Name="base_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="base_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="base_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-TIMING-PB" Name="base_wrapper_timing_summary_routed.pb"/>
  <File Type="OPT-DCP" Name="base_wrapper_opt.dcp"/>
  <File Type="PLACE-DCP" Name="base_wrapper_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="base_wrapper_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="base_wrapper_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="base_wrapper_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="base_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="base_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="PDI-FILE" Name="base_wrapper.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="base_wrapper_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="base_wrapper_pld.pdi"/>
  <File Type="RCFI_FILE" Name="base_wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="base_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="base_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="base_wrapper.npi"/>
  <File Type="RBD_FILE" Name="base_wrapper.rbd"/>
  <File Type="ROUTE-RQS" Name="base_wrapper_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="base_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="MMI-FILE" Name="base_wrapper.mmi"/>
  <File Type="BIF-FILE" Name="base_wrapper.bif"/>
  <File Type="BOOT-BIF-FILE" Name="base_wrapper_boot.bif"/>
  <File Type="PL-BIF-FILE" Name="base_wrapper_pld.bif"/>
  <File Type="LTX-FILE" Name="base_wrapper.ltx"/>
  <File Type="BOOT-LTX-FILE" Name="base_wrapper_boot.ltx"/>
  <File Type="PL-LTX-FILE" Name="base_wrapper_pld.ltx"/>
  <File Type="RCDO-FILE" Name="base_wrapper.rcdo"/>
  <File Type="MARKER-RCDO-FILE" Name="base_wrapper_markers.rcdo"/>
  <File Type="PL-RCDO-FILE" Name="base_wrapper_pld.rcdo"/>
  <File Type="MARKER-RNPI-FILE" Name="base_wrapper_markers.rnpi"/>
  <File Type="BOOT_RNPI_FILE" Name="base_wrapper_boot.rnpi"/>
  <File Type="PL_RNPI_FILE" Name="base_wrapper_pld.rnpi"/>
  <File Type="BOOT_MARKER_RNPI_FILE" Name="base_wrapper_boot_markers.rnpi"/>
  <File Type="PL_MARKER_RNPI_FILE" Name="base_wrapper_pld_markers.rnpi"/>
  <File Type="PL_MASK_RNPI_FILE" Name="base_wrapper_pld_mask.rnpi"/>
  <File Type="PL_SHUTDOWN_RNPI_FILE" Name="base_wrapper_pld_shutdown.rnpi"/>
  <File Type="PL_UNMASK_RNPI_FILE" Name="base_wrapper_pld_unmask.rnpi"/>
  <File Type="PL-CLEAR-RCDO-FILE" Name="base_wrapper_pld_clear.rcdo"/>
  <File Type="PL_MARKER_RCDO_FILE" Name="base_wrapper_pld_markers.rcdo"/>
  <File Type="PL_MASK_RCDO_FILE" Name="base_wrapper_pld_mask.rcdo"/>
  <File Type="PL_UNMASK_MARKER_RCDO_FILE" Name="base_wrapper_pld_unmask_markers.rcdo"/>
  <File Type="PL_UNMASK_RCDO_FILE" Name="base_wrapper_pld_unmask.rcdo"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/base/base.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/base/hdl/base_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="base_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/base_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2025"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_btns_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m10_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_uartlite_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_protocol_convert_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_leds_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m08_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rpi_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m11_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_system_interrupts_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m10_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m11_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_arduino_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m09_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m07_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_address_remap_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_audio_codec_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pmoda_rpi_t_sel_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_clk_wiz_10MHz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_direct_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m09_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_shared_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_if_cntlr_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_swap_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_v_vid_in_axi4s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m14_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m13_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m15_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_direct_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m12_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m08_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_xadc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_collector_rpi_27_8_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_uartlite_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m08_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_if_cntlr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_swap_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_gpio_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_if_cntlr_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pmoda_rpi_o_sel_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_register_slice_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_collector_pmoda_rpi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_distributor_rpi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_vtc_out_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pixel_unpack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_proc_sys_reset_pixelclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_distributor_pmoda_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_trace_cntrl_64_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m05_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m06_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_data_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rgbleds_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_switches_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m04_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph1_imp_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_slice_pmodb_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m06_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m04_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m05_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_trace_cntrl_32_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m09_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m07_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_us_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dma_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_vtc_in_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_vdma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_convert_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_convert_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_hdmi_out_hpd_video_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_gpio_hdmiin_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rgb2dvi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dvi2rgb_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_register_slice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pixel_pack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dynclk_0"/>
</GenRun>
