Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /main_tb/inst0/debounce_inst3/PB_sync_0_reg/TChk153_6374 at time 5211966 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /main_tb/inst0/debounce_inst2/PB_sync_0_reg/TChk150_6371 at time 5211972 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 25347009 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 25774509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 26119509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 26464509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 26809509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 27154509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 27499509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 27844509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 28189509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 28534509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 28879509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 29224509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 29569509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 29914509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 30259509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 30604509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 30949509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 31294509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 31639509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 31984509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 32329509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 32674509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 33019509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 33364509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 33709509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 34054509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 34399509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 34744509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 35089509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 35434509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 35779509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 36124509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 36469509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 36814509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 37159509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 37504509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 37849509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 38194509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 38539509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 38884509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 39229509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 39574509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 39919509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 40264509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 40609509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 40954509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 41299509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 41644509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 41989509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 42334509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 42679509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 43024509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 43369509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 43714509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 44059509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 44404509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 44749509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 45094509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 45439509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 45784509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 46129509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 46474509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 46819509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 47164509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 47509509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 47854509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 48199509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 48544509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 48889509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 49234509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 49579509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 49924509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 50269509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 50614509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 50959509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 51304509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 51649509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 51994509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 52339509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 52684509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 53029509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 53374509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 53719509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 54064509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 54409509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 54754509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 55099509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 55444509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 55789509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 56134509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 56479509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 56824509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 57169509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 57514509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 57859509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 58204509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 58549509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 58894509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 59239509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 59584509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 59929509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 60274509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 60619509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 60964509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 61309509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 61654509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 61999509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 62344509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 62689509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 63034509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 63379509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 63724509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 64069509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 64414509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 64759509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 65104509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 65449509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 65794509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 66139509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 66484509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 66829509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 67174509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 67519509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 67864509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 68209509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 68554509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 68899509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 69244509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 69589509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 69934509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 70279509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 70624509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 70969509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 71314509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 71659509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 72004509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 72349509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 72694509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 73039509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 73384509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 73729509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 74074509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 74419509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 74764509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 75109509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 75454509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 75799509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 76144509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 76489509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 76834509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 77179509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 77524509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 77869509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 78214509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 78559509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 78904509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 79249509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 79594509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 79939509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 80284509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 80629509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 80974509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 81319509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 81664509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 82009509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 82354509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 82699509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 83044509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 83389509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 83734509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 84079509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 84424509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 84769509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 85114509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 85459509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 85804509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 86149509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 86494509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 86839509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 87184509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 87529509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 87874509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 88219509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 88564509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 88909509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 89254509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 89599509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 89944509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 90289509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 90634509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 90979509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 91324509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 91669509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 92014509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 92359509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 92704509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 93049509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 93394509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 93739509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 94084509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 94429509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 94774509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 95119509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 95464509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 95809509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 96154509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 96499509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 96844509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 97189509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 97534509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 97879509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 98224509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 98569509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 98914509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 99259509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 99604509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /main_tb/inst0/acd_inst/control/wr_i_en_reg/TChk168_8817 at time 99949509 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
