\hypertarget{group___r_c_m___register___masks}{}\section{R\+CM Register Masks}
\label{group___r_c_m___register___masks}\index{RCM Register Masks@{RCM Register Masks}}
\subsection*{S\+R\+S0 -\/ System Reset Status Register 0}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gacdeb6976064d599d6cd063b26a25dbda}\label{group___r_c_m___register___masks_gacdeb6976064d599d6cd063b26a25dbda}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga2e140fc50106a6145cffe4b72671bbc2}\label{group___r_c_m___register___masks_ga2e140fc50106a6145cffe4b72671bbc2}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gaf1b4c911a4eb41127e9866208f3527c7}{R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+UP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga4de74187b3bcc5b40a526b3ab5afda88}\label{group___r_c_m___register___masks_ga4de74187b3bcc5b40a526b3ab5afda88}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gad3f4cb02d84182ddd0933dc93e1ec4ba}\label{group___r_c_m___register___masks_gad3f4cb02d84182ddd0933dc93e1ec4ba}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga5d394aa5b2a91b5963648d6d33a15411}{R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+VD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gad203634bcb298bf54a3d5cce5c378a7e}\label{group___r_c_m___register___masks_gad203634bcb298bf54a3d5cce5c378a7e}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gac989a90d61cdfb7e612c212a3f6d06d8}\label{group___r_c_m___register___masks_gac989a90d61cdfb7e612c212a3f6d06d8}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga3fcc4adf18ac9fce24a75a51e11853b2}{R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+OG}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gab94707d2e91618c8c803dfa2d8df4e7b}\label{group___r_c_m___register___masks_gab94707d2e91618c8c803dfa2d8df4e7b}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga1c1ae6946300c9f33bf5575d45d2b862}\label{group___r_c_m___register___masks_ga1c1ae6946300c9f33bf5575d45d2b862}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga01275058684ccfde7a61e741061ba7e8}{R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+IN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gad172e7645b5b6a0c5a2ff91db3087f7e}\label{group___r_c_m___register___masks_gad172e7645b5b6a0c5a2ff91db3087f7e}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga98b995f8d56d338b315d6750072474ff}\label{group___r_c_m___register___masks_ga98b995f8d56d338b315d6750072474ff}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga8af82fba8382caacead43eddbaae9f1c}{R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+OR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+R\+S1 -\/ System Reset Status Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga4f7c4ce64c13c55fc0c7aaea3a702a03}\label{group___r_c_m___register___masks_ga4f7c4ce64c13c55fc0c7aaea3a702a03}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga71f857503a2b2d2e0c30d4762e89a8d8}\label{group___r_c_m___register___masks_ga71f857503a2b2d2e0c30d4762e89a8d8}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga3f79a81c77e80752d0fed127cee7eb3f}{R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+UP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga72f541acd2a0992ad0d1d089c694ad5f}\label{group___r_c_m___register___masks_ga72f541acd2a0992ad0d1d089c694ad5f}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga7e554c1ae96dae684fbc81204283f86c}\label{group___r_c_m___register___masks_ga7e554c1ae96dae684fbc81204283f86c}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga36b91894a31fac3176c85c742e21fda3}{R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+SW}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga6af4d8ed2135b602de575373f22b1af8}\label{group___r_c_m___register___masks_ga6af4d8ed2135b602de575373f22b1af8}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga91611da7546b27a939e92926f378229f}\label{group___r_c_m___register___masks_ga91611da7546b27a939e92926f378229f}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga2e9238a5208d08d3f22f20dc0e512629}{R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+AP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaa09459c8ed6200a5828221f9d15656d3}\label{group___r_c_m___register___masks_gaa09459c8ed6200a5828221f9d15656d3}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gab30a0b3f954edb8a480649686bd208fb}\label{group___r_c_m___register___masks_gab30a0b3f954edb8a480649686bd208fb}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga3cc2a42f8139fea40cc153345c0deed9}{R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+RR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{R\+P\+FC -\/ Reset Pin Filter Control register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga36e0fc448dc94b90314dd6dd2dd41763}\label{group___r_c_m___register___masks_ga36e0fc448dc94b90314dd6dd2dd41763}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gad869b7629ba10023abe459d7293fd281}\label{group___r_c_m___register___masks_gad869b7629ba10023abe459d7293fd281}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga9e84ee177022331e8509773374670eca}{R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+RW}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gadfb0f8132fbbc978c9756a2adfbf2ed0}\label{group___r_c_m___register___masks_gadfb0f8132fbbc978c9756a2adfbf2ed0}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga4c39eb26fa537bf5e4e6b0ea82ffaeb2}\label{group___r_c_m___register___masks_ga4c39eb26fa537bf5e4e6b0ea82ffaeb2}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga56fcda592bc39cd3784fa6a65e8ae686}{R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+SS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{R\+P\+FW -\/ Reset Pin Filter Width register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga60f29f78d245476ae9716d81b5728739}\label{group___r_c_m___register___masks_ga60f29f78d245476ae9716d81b5728739}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x1\+F\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga489d9757284af48af000b769d36bf21a}\label{group___r_c_m___register___masks_ga489d9757284af48af000b769d36bf21a}} 
\#define {\bfseries R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga2b2127fc8187199672452ef9f62f6a89}{R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+EL}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{FM -\/ Force Mode Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaa714bdc3f6be876962f27cf3343997df}\label{group___r_c_m___register___masks_gaa714bdc3f6be876962f27cf3343997df}} 
\#define {\bfseries R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+M\+A\+SK}~(0x6\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gab2104dc642355f01f10e79ba09960f67}\label{group___r_c_m___register___masks_gab2104dc642355f01f10e79ba09960f67}} 
\#define {\bfseries R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga554e1d57f6e01431b0f67225200a5c6b}{R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+OM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{MR -\/ Mode Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaeeffb6f7cab2ab8b9d66f7550dd53f66}\label{group___r_c_m___register___masks_gaeeffb6f7cab2ab8b9d66f7550dd53f66}} 
\#define {\bfseries R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+M\+A\+SK}~(0x6\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga958e658fc50cd077a2243ff6aa0548b6}\label{group___r_c_m___register___masks_ga958e658fc50cd077a2243ff6aa0548b6}} 
\#define {\bfseries R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga7eb4795b893e54d190e79e2ef782d77d}{R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+OM}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+S\+R\+S0 -\/ Sticky System Reset Status Register 0}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga6128da7897c7bdce29ee2eee0ae0bc87}\label{group___r_c_m___register___masks_ga6128da7897c7bdce29ee2eee0ae0bc87}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga98ba1013002a8184979196adcb4408b2}\label{group___r_c_m___register___masks_ga98ba1013002a8184979196adcb4408b2}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga6f5784555c275f8d5de1c38a1c21c21d}{R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+UP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga4ccdd15fbf2206f31b4ba3846a21fad9}\label{group___r_c_m___register___masks_ga4ccdd15fbf2206f31b4ba3846a21fad9}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaa99b4bc28a736008e9038419d6c2d33a}\label{group___r_c_m___register___masks_gaa99b4bc28a736008e9038419d6c2d33a}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gaf6114784bf50ee42fdb2c4bca0307cc3}{R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+VD}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga339ea72658afc4790bf3d63edc9ed39a}\label{group___r_c_m___register___masks_ga339ea72658afc4790bf3d63edc9ed39a}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaa72b7e034a3729d143ff4841151455f5}\label{group___r_c_m___register___masks_gaa72b7e034a3729d143ff4841151455f5}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga70ccb04369e0a82fab12cccbdc4fa332}{R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+OG}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gac419b312cc0de8475fa37a15ff6bdf90}\label{group___r_c_m___register___masks_gac419b312cc0de8475fa37a15ff6bdf90}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga4580b9a2f74398a25dfd3b95caca81c6}\label{group___r_c_m___register___masks_ga4580b9a2f74398a25dfd3b95caca81c6}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gad2286c0e758ea0f0b46aeba5d8a662e7}{R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+IN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gaa1112cdfb72b4686bd29687a6e213cff}\label{group___r_c_m___register___masks_gaa1112cdfb72b4686bd29687a6e213cff}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga38d21374637cac449dfd791c1dfe1066}\label{group___r_c_m___register___masks_ga38d21374637cac449dfd791c1dfe1066}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gaba4ec92a9d5b13731727dd925f297a0d}{R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+OR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+S\+R\+S1 -\/ Sticky System Reset Status Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga62a44ef680c74817fcbbd69c3626bfe7}\label{group___r_c_m___register___masks_ga62a44ef680c74817fcbbd69c3626bfe7}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga61a6c58ab5e1aca8ecbcd53a97296037}\label{group___r_c_m___register___masks_ga61a6c58ab5e1aca8ecbcd53a97296037}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gaaf502d4b3492d58b6abcc2e15d5ab2fb}{R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+UP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_gab42f285c8a3a8cf05c5ef90cc1854bf6}\label{group___r_c_m___register___masks_gab42f285c8a3a8cf05c5ef90cc1854bf6}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga220b33e9d1e8930bd6b0ee3962949948}\label{group___r_c_m___register___masks_ga220b33e9d1e8930bd6b0ee3962949948}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga905ff20ab2e1f537f3105ebdcb17576a}{R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+SW}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga06d203c80a3379b227fab1d6f423bacb}\label{group___r_c_m___register___masks_ga06d203c80a3379b227fab1d6f423bacb}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga2727bb69cac2cba668463cfa062c3e62}\label{group___r_c_m___register___masks_ga2727bb69cac2cba668463cfa062c3e62}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_ga00126ffc3037bbea2734b07d2ed99c3c}{R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+AP}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga84e00eccb04eecec2cd6e4c2f663a142}\label{group___r_c_m___register___masks_ga84e00eccb04eecec2cd6e4c2f663a142}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___r_c_m___register___masks_ga04711d5f5dd2aa4cf2bf269c20d87e81}\label{group___r_c_m___register___masks_ga04711d5f5dd2aa4cf2bf269c20d87e81}} 
\#define {\bfseries R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___r_c_m___register___masks_gaa45ca48771d546aee2276e8373fc7291}{R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+RR}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_m___register___masks_ga554e1d57f6e01431b0f67225200a5c6b}\label{group___r_c_m___register___masks_ga554e1d57f6e01431b0f67225200a5c6b}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_FM\_FORCEROM@{RCM\_FM\_FORCEROM}}
\index{RCM\_FM\_FORCEROM@{RCM\_FM\_FORCEROM}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_FM\_FORCEROM}{RCM\_FM\_FORCEROM}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+OM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+F\+M\+\_\+\+F\+O\+R\+C\+E\+R\+O\+M\+\_\+\+M\+A\+SK)}

F\+O\+R\+C\+E\+R\+OM -\/ Force R\+OM Boot 0b00..No effect 0b01..Force boot from R\+OM with R\+C\+M\+\_\+\+MR\mbox{[}1\mbox{]} set. 0b10..Force boot from R\+OM with R\+C\+M\+\_\+\+MR\mbox{[}2\mbox{]} set. 0b11..Force boot from R\+OM with R\+C\+M\+\_\+\+MR\mbox{[}2\+:1\mbox{]} set. \mbox{\Hypertarget{group___r_c_m___register___masks_ga7eb4795b893e54d190e79e2ef782d77d}\label{group___r_c_m___register___masks_ga7eb4795b893e54d190e79e2ef782d77d}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_MR\_BOOTROM@{RCM\_MR\_BOOTROM}}
\index{RCM\_MR\_BOOTROM@{RCM\_MR\_BOOTROM}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_MR\_BOOTROM}{RCM\_MR\_BOOTROM}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+OM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+M\+R\+\_\+\+B\+O\+O\+T\+R\+O\+M\+\_\+\+M\+A\+SK)}

B\+O\+O\+T\+R\+OM -\/ Boot R\+OM Configuration 0b00..Boot from Flash 0b01..Boot from R\+OM due to B\+O\+O\+T\+C\+F\+G0 pin assertion 0b10..Boot form R\+OM due to F\+O\+PT\mbox{[}7\mbox{]} configuration 0b11..Boot from R\+OM due to both B\+O\+O\+T\+C\+F\+G0 pin assertion and F\+O\+PT\mbox{[}7\mbox{]} configuration \mbox{\Hypertarget{group___r_c_m___register___masks_ga9e84ee177022331e8509773374670eca}\label{group___r_c_m___register___masks_ga9e84ee177022331e8509773374670eca}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_RPFC\_RSTFLTSRW@{RCM\_RPFC\_RSTFLTSRW}}
\index{RCM\_RPFC\_RSTFLTSRW@{RCM\_RPFC\_RSTFLTSRW}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_RPFC\_RSTFLTSRW}{RCM\_RPFC\_RSTFLTSRW}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+RW(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+R\+W\+\_\+\+M\+A\+SK)}

R\+S\+T\+F\+L\+T\+S\+RW -\/ Reset Pin Filter Select in Run and Wait Modes 0b00..All filtering disabled 0b01..Bus clock filter enabled for normal operation 0b10..L\+PO clock filter enabled for normal operation 0b11..Reserved \mbox{\Hypertarget{group___r_c_m___register___masks_ga56fcda592bc39cd3784fa6a65e8ae686}\label{group___r_c_m___register___masks_ga56fcda592bc39cd3784fa6a65e8ae686}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_RPFC\_RSTFLTSS@{RCM\_RPFC\_RSTFLTSS}}
\index{RCM\_RPFC\_RSTFLTSS@{RCM\_RPFC\_RSTFLTSS}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_RPFC\_RSTFLTSS}{RCM\_RPFC\_RSTFLTSS}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+SS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+C\+\_\+\+R\+S\+T\+F\+L\+T\+S\+S\+\_\+\+M\+A\+SK)}

R\+S\+T\+F\+L\+T\+SS -\/ Reset Pin Filter Select in Stop Mode 0b0..All filtering disabled 0b1..L\+PO clock filter enabled \mbox{\Hypertarget{group___r_c_m___register___masks_ga2b2127fc8187199672452ef9f62f6a89}\label{group___r_c_m___register___masks_ga2b2127fc8187199672452ef9f62f6a89}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_RPFW\_RSTFLTSEL@{RCM\_RPFW\_RSTFLTSEL}}
\index{RCM\_RPFW\_RSTFLTSEL@{RCM\_RPFW\_RSTFLTSEL}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_RPFW\_RSTFLTSEL}{RCM\_RPFW\_RSTFLTSEL}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+R\+P\+F\+W\+\_\+\+R\+S\+T\+F\+L\+T\+S\+E\+L\+\_\+\+M\+A\+SK)}

R\+S\+T\+F\+L\+T\+S\+EL -\/ Reset Pin Filter Bus Clock Select 0b00000..Bus clock filter count is 1 0b00001..Bus clock filter count is 2 0b00010..Bus clock filter count is 3 0b00011..Bus clock filter count is 4 0b00100..Bus clock filter count is 5 0b00101..Bus clock filter count is 6 0b00110..Bus clock filter count is 7 0b00111..Bus clock filter count is 8 0b01000..Bus clock filter count is 9 0b01001..Bus clock filter count is 10 0b01010..Bus clock filter count is 11 0b01011..Bus clock filter count is 12 0b01100..Bus clock filter count is 13 0b01101..Bus clock filter count is 14 0b01110..Bus clock filter count is 15 0b01111..Bus clock filter count is 16 0b10000..Bus clock filter count is 17 0b10001..Bus clock filter count is 18 0b10010..Bus clock filter count is 19 0b10011..Bus clock filter count is 20 0b10100..Bus clock filter count is 21 0b10101..Bus clock filter count is 22 0b10110..Bus clock filter count is 23 0b10111..Bus clock filter count is 24 0b11000..Bus clock filter count is 25 0b11001..Bus clock filter count is 26 0b11010..Bus clock filter count is 27 0b11011..Bus clock filter count is 28 0b11100..Bus clock filter count is 29 0b11101..Bus clock filter count is 30 0b11110..Bus clock filter count is 31 0b11111..Bus clock filter count is 32 \mbox{\Hypertarget{group___r_c_m___register___masks_ga5d394aa5b2a91b5963648d6d33a15411}\label{group___r_c_m___register___masks_ga5d394aa5b2a91b5963648d6d33a15411}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS0\_LVD@{RCM\_SRS0\_LVD}}
\index{RCM\_SRS0\_LVD@{RCM\_SRS0\_LVD}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS0\_LVD}{RCM\_SRS0\_LVD}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+VD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+L\+V\+D\+\_\+\+M\+A\+SK)}

L\+VD -\/ Low-\/\+Voltage Detect Reset 0b0..Reset not caused by L\+VD trip or P\+OR 0b1..Reset caused by L\+VD trip or P\+OR \mbox{\Hypertarget{group___r_c_m___register___masks_ga01275058684ccfde7a61e741061ba7e8}\label{group___r_c_m___register___masks_ga01275058684ccfde7a61e741061ba7e8}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS0\_PIN@{RCM\_SRS0\_PIN}}
\index{RCM\_SRS0\_PIN@{RCM\_SRS0\_PIN}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS0\_PIN}{RCM\_SRS0\_PIN}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+IN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+I\+N\+\_\+\+M\+A\+SK)}

P\+IN -\/ External Reset Pin 0b0..Reset not caused by external reset pin 0b1..Reset caused by external reset pin \mbox{\Hypertarget{group___r_c_m___register___masks_ga8af82fba8382caacead43eddbaae9f1c}\label{group___r_c_m___register___masks_ga8af82fba8382caacead43eddbaae9f1c}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS0\_POR@{RCM\_SRS0\_POR}}
\index{RCM\_SRS0\_POR@{RCM\_SRS0\_POR}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS0\_POR}{RCM\_SRS0\_POR}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+OR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+P\+O\+R\+\_\+\+M\+A\+SK)}

P\+OR -\/ Power-\/\+On Reset 0b0..Reset not caused by P\+OR 0b1..Reset caused by P\+OR \mbox{\Hypertarget{group___r_c_m___register___masks_gaf1b4c911a4eb41127e9866208f3527c7}\label{group___r_c_m___register___masks_gaf1b4c911a4eb41127e9866208f3527c7}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS0\_WAKEUP@{RCM\_SRS0\_WAKEUP}}
\index{RCM\_SRS0\_WAKEUP@{RCM\_SRS0\_WAKEUP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS0\_WAKEUP}{RCM\_SRS0\_WAKEUP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+UP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK)}

W\+A\+K\+E\+UP -\/ Low Leakage Wakeup Reset 0b0..Reset not caused by L\+L\+WU module wakeup source 0b1..Reset caused by L\+L\+WU module wakeup source \mbox{\Hypertarget{group___r_c_m___register___masks_ga3fcc4adf18ac9fce24a75a51e11853b2}\label{group___r_c_m___register___masks_ga3fcc4adf18ac9fce24a75a51e11853b2}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS0\_WDOG@{RCM\_SRS0\_WDOG}}
\index{RCM\_SRS0\_WDOG@{RCM\_SRS0\_WDOG}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS0\_WDOG}{RCM\_SRS0\_WDOG}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+OG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S0\+\_\+\+W\+D\+O\+G\+\_\+\+M\+A\+SK)}

W\+D\+OG -\/ Watchdog 0b0..Reset not caused by watchdog timeout 0b1..Reset caused by watchdog timeout \mbox{\Hypertarget{group___r_c_m___register___masks_ga3f79a81c77e80752d0fed127cee7eb3f}\label{group___r_c_m___register___masks_ga3f79a81c77e80752d0fed127cee7eb3f}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS1\_LOCKUP@{RCM\_SRS1\_LOCKUP}}
\index{RCM\_SRS1\_LOCKUP@{RCM\_SRS1\_LOCKUP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS1\_LOCKUP}{RCM\_SRS1\_LOCKUP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+UP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK)}

L\+O\+C\+K\+UP -\/ Core Lockup 0b0..Reset not caused by core L\+O\+C\+K\+UP event 0b1..Reset caused by core L\+O\+C\+K\+UP event \mbox{\Hypertarget{group___r_c_m___register___masks_ga2e9238a5208d08d3f22f20dc0e512629}\label{group___r_c_m___register___masks_ga2e9238a5208d08d3f22f20dc0e512629}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS1\_MDM\_AP@{RCM\_SRS1\_MDM\_AP}}
\index{RCM\_SRS1\_MDM\_AP@{RCM\_SRS1\_MDM\_AP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS1\_MDM\_AP}{RCM\_SRS1\_MDM\_AP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+AP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK)}

M\+D\+M\+\_\+\+AP -\/ M\+D\+M-\/\+AP System Reset Request 0b0..Reset not caused by host debugger system setting of the System Reset Request bit 0b1..Reset caused by host debugger system setting of the System Reset Request bit \mbox{\Hypertarget{group___r_c_m___register___masks_ga3cc2a42f8139fea40cc153345c0deed9}\label{group___r_c_m___register___masks_ga3cc2a42f8139fea40cc153345c0deed9}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS1\_SACKERR@{RCM\_SRS1\_SACKERR}}
\index{RCM\_SRS1\_SACKERR@{RCM\_SRS1\_SACKERR}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS1\_SACKERR}{RCM\_SRS1\_SACKERR}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+RR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK)}

S\+A\+C\+K\+E\+RR -\/ Stop Mode Acknowledge Error Reset 0b0..Reset not caused by peripheral failure to acknowledge attempt to enter stop mode 0b1..Reset caused by peripheral failure to acknowledge attempt to enter stop mode \mbox{\Hypertarget{group___r_c_m___register___masks_ga36b91894a31fac3176c85c742e21fda3}\label{group___r_c_m___register___masks_ga36b91894a31fac3176c85c742e21fda3}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SRS1\_SW@{RCM\_SRS1\_SW}}
\index{RCM\_SRS1\_SW@{RCM\_SRS1\_SW}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SRS1\_SW}{RCM\_SRS1\_SW}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+SW(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+R\+S1\+\_\+\+S\+W\+\_\+\+M\+A\+SK)}

SW -\/ Software 0b0..Reset not caused by software setting of S\+Y\+S\+R\+E\+S\+E\+T\+R\+EQ bit 0b1..Reset caused by software setting of S\+Y\+S\+R\+E\+S\+E\+T\+R\+EQ bit \mbox{\Hypertarget{group___r_c_m___register___masks_gaf6114784bf50ee42fdb2c4bca0307cc3}\label{group___r_c_m___register___masks_gaf6114784bf50ee42fdb2c4bca0307cc3}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS0\_SLVD@{RCM\_SSRS0\_SLVD}}
\index{RCM\_SSRS0\_SLVD@{RCM\_SSRS0\_SLVD}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS0\_SLVD}{RCM\_SSRS0\_SLVD}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+VD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+L\+V\+D\+\_\+\+M\+A\+SK)}

S\+L\+VD -\/ Sticky Low-\/\+Voltage Detect Reset 0b0..Reset not caused by L\+VD trip or P\+OR 0b1..Reset caused by L\+VD trip or P\+OR \mbox{\Hypertarget{group___r_c_m___register___masks_gad2286c0e758ea0f0b46aeba5d8a662e7}\label{group___r_c_m___register___masks_gad2286c0e758ea0f0b46aeba5d8a662e7}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS0\_SPIN@{RCM\_SSRS0\_SPIN}}
\index{RCM\_SSRS0\_SPIN@{RCM\_SSRS0\_SPIN}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS0\_SPIN}{RCM\_SSRS0\_SPIN}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+IN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+I\+N\+\_\+\+M\+A\+SK)}

S\+P\+IN -\/ Sticky External Reset Pin 0b0..Reset not caused by external reset pin 0b1..Reset caused by external reset pin \mbox{\Hypertarget{group___r_c_m___register___masks_gaba4ec92a9d5b13731727dd925f297a0d}\label{group___r_c_m___register___masks_gaba4ec92a9d5b13731727dd925f297a0d}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS0\_SPOR@{RCM\_SSRS0\_SPOR}}
\index{RCM\_SSRS0\_SPOR@{RCM\_SSRS0\_SPOR}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS0\_SPOR}{RCM\_SSRS0\_SPOR}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+OR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+P\+O\+R\+\_\+\+M\+A\+SK)}

S\+P\+OR -\/ Sticky Power-\/\+On Reset 0b0..Reset not caused by P\+OR 0b1..Reset caused by P\+OR \mbox{\Hypertarget{group___r_c_m___register___masks_ga6f5784555c275f8d5de1c38a1c21c21d}\label{group___r_c_m___register___masks_ga6f5784555c275f8d5de1c38a1c21c21d}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS0\_SWAKEUP@{RCM\_SSRS0\_SWAKEUP}}
\index{RCM\_SSRS0\_SWAKEUP@{RCM\_SSRS0\_SWAKEUP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS0\_SWAKEUP}{RCM\_SSRS0\_SWAKEUP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+UP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+A\+K\+E\+U\+P\+\_\+\+M\+A\+SK)}

S\+W\+A\+K\+E\+UP -\/ Sticky Low Leakage Wakeup Reset 0b0..Reset not caused by L\+L\+WU module wakeup source 0b1..Reset caused by L\+L\+WU module wakeup source \mbox{\Hypertarget{group___r_c_m___register___masks_ga70ccb04369e0a82fab12cccbdc4fa332}\label{group___r_c_m___register___masks_ga70ccb04369e0a82fab12cccbdc4fa332}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS0\_SWDOG@{RCM\_SSRS0\_SWDOG}}
\index{RCM\_SSRS0\_SWDOG@{RCM\_SSRS0\_SWDOG}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS0\_SWDOG}{RCM\_SSRS0\_SWDOG}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+OG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S0\+\_\+\+S\+W\+D\+O\+G\+\_\+\+M\+A\+SK)}

S\+W\+D\+OG -\/ Sticky Watchdog 0b0..Reset not caused by watchdog timeout 0b1..Reset caused by watchdog timeout \mbox{\Hypertarget{group___r_c_m___register___masks_gaaf502d4b3492d58b6abcc2e15d5ab2fb}\label{group___r_c_m___register___masks_gaaf502d4b3492d58b6abcc2e15d5ab2fb}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS1\_SLOCKUP@{RCM\_SSRS1\_SLOCKUP}}
\index{RCM\_SSRS1\_SLOCKUP@{RCM\_SSRS1\_SLOCKUP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS1\_SLOCKUP}{RCM\_SSRS1\_SLOCKUP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+UP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+L\+O\+C\+K\+U\+P\+\_\+\+M\+A\+SK)}

S\+L\+O\+C\+K\+UP -\/ Sticky Core Lockup 0b0..Reset not caused by core L\+O\+C\+K\+UP event 0b1..Reset caused by core L\+O\+C\+K\+UP event \mbox{\Hypertarget{group___r_c_m___register___masks_ga00126ffc3037bbea2734b07d2ed99c3c}\label{group___r_c_m___register___masks_ga00126ffc3037bbea2734b07d2ed99c3c}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS1\_SMDM\_AP@{RCM\_SSRS1\_SMDM\_AP}}
\index{RCM\_SSRS1\_SMDM\_AP@{RCM\_SSRS1\_SMDM\_AP}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS1\_SMDM\_AP}{RCM\_SSRS1\_SMDM\_AP}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+AP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+M\+D\+M\+\_\+\+A\+P\+\_\+\+M\+A\+SK)}

S\+M\+D\+M\+\_\+\+AP -\/ Sticky M\+D\+M-\/\+AP System Reset Request 0b0..Reset not caused by host debugger system setting of the System Reset Request bit 0b1..Reset caused by host debugger system setting of the System Reset Request bit \mbox{\Hypertarget{group___r_c_m___register___masks_gaa45ca48771d546aee2276e8373fc7291}\label{group___r_c_m___register___masks_gaa45ca48771d546aee2276e8373fc7291}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS1\_SSACKERR@{RCM\_SSRS1\_SSACKERR}}
\index{RCM\_SSRS1\_SSACKERR@{RCM\_SSRS1\_SSACKERR}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS1\_SSACKERR}{RCM\_SSRS1\_SSACKERR}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+RR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+A\+C\+K\+E\+R\+R\+\_\+\+M\+A\+SK)}

S\+S\+A\+C\+K\+E\+RR -\/ Sticky Stop Mode Acknowledge Error Reset 0b0..Reset not caused by peripheral failure to acknowledge attempt to enter stop mode 0b1..Reset caused by peripheral failure to acknowledge attempt to enter stop mode \mbox{\Hypertarget{group___r_c_m___register___masks_ga905ff20ab2e1f537f3105ebdcb17576a}\label{group___r_c_m___register___masks_ga905ff20ab2e1f537f3105ebdcb17576a}} 
\index{RCM Register Masks@{RCM Register Masks}!RCM\_SSRS1\_SSW@{RCM\_SSRS1\_SSW}}
\index{RCM\_SSRS1\_SSW@{RCM\_SSRS1\_SSW}!RCM Register Masks@{RCM Register Masks}}
\subsubsection{\texorpdfstring{RCM\_SSRS1\_SSW}{RCM\_SSRS1\_SSW}}
{\footnotesize\ttfamily \#define R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+SW(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+S\+H\+I\+FT)) \& R\+C\+M\+\_\+\+S\+S\+R\+S1\+\_\+\+S\+S\+W\+\_\+\+M\+A\+SK)}

S\+SW -\/ Sticky Software 0b0..Reset not caused by software setting of S\+Y\+S\+R\+E\+S\+E\+T\+R\+EQ bit 0b1..Reset caused by software setting of S\+Y\+S\+R\+E\+S\+E\+T\+R\+EQ bit 