\hypertarget{group__SAMV71__SDRAMC}{}\section{S\+D\+R\+AM Controller}
\label{group__SAMV71__SDRAMC}\index{SDRAM Controller@{SDRAM Controller}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structSdramc}{Sdramc}}
\begin{DoxyCompactList}\small\item\em \mbox{\hyperlink{structSdramc}{Sdramc}} hardware registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga7b83413d76755c787d191f8d7932aae5}\label{group__SAMV71__SDRAMC_ga7b83413d76755c787d191f8d7932aae5}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gacdaa60492ad3d7bd04418bc59565bae0}\label{group__SAMV71__SDRAMC_gacdaa60492ad3d7bd04418bc59565bae0}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gacdaa60492ad3d7bd04418bc59565bae0}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+Msk}}~(0x7u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) S\+D\+R\+A\+MC Command Mode \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1473c82ad59ab1ed88fb9574495f6a3a}\label{group__SAMV71__SDRAMC_ga1473c82ad59ab1ed88fb9574495f6a3a}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+DE}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gacdaa60492ad3d7bd04418bc59565bae0}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga0c4706f6a74025d5616e1571c4714f48}\label{group__SAMV71__SDRAMC_ga0c4706f6a74025d5616e1571c4714f48}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga0c4706f6a74025d5616e1571c4714f48}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}}~(0x0u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) Normal mode. Any access to the S\+D\+R\+AM is decoded normally. To activate this mode, command must be followed by a write to the S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga82e6fe3eaee26b352b8a8315c6204ae9}\label{group__SAMV71__SDRAMC_ga82e6fe3eaee26b352b8a8315c6204ae9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga82e6fe3eaee26b352b8a8315c6204ae9}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+N\+OP}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) The S\+D\+R\+A\+MC issues a N\+OP command when the S\+D\+R\+AM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaba1d17ced40da09fb053ffdc01ba3371}\label{group__SAMV71__SDRAMC_gaba1d17ced40da09fb053ffdc01ba3371}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaba1d17ced40da09fb053ffdc01ba3371}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+L\+L\+B\+A\+N\+K\+S\+\_\+\+P\+R\+E\+C\+H\+A\+R\+GE}}~(0x2u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) The S\+D\+R\+A\+MC issues an \char`\"{}\+All Banks Precharge\char`\"{} command when the S\+D\+R\+AM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga6160e388cd7337dba8671ed252fdacb0}\label{group__SAMV71__SDRAMC_ga6160e388cd7337dba8671ed252fdacb0}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga6160e388cd7337dba8671ed252fdacb0}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+L\+O\+A\+D\+\_\+\+M\+O\+D\+E\+R\+EG}}~(0x3u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) The S\+D\+R\+A\+MC issues a \char`\"{}\+Load Mode Register\char`\"{} command when the S\+D\+R\+AM device is accessed regardless of the cycle. To activate this mode, command must be followed by a write to the S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga41dfbb10fec9b1a9904dd3fce69713df}\label{group__SAMV71__SDRAMC_ga41dfbb10fec9b1a9904dd3fce69713df}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga41dfbb10fec9b1a9904dd3fce69713df}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+F\+R\+E\+SH}}~(0x4u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) The S\+D\+R\+A\+MC issues an \char`\"{}\+Auto-\/\+Refresh\char`\"{} Command when the S\+D\+R\+AM device is accessed regardless of the cycle. Previously, an \char`\"{}\+All Banks Precharge\char`\"{} command must be issued. To activate this mode, command must be followed by a write to the S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1ca10930eee15e668c7f807a234ad296}\label{group__SAMV71__SDRAMC_ga1ca10930eee15e668c7f807a234ad296}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga1ca10930eee15e668c7f807a234ad296}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+E\+X\+T\+\_\+\+L\+O\+A\+D\+\_\+\+M\+O\+D\+E\+R\+EG}}~(0x5u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) The S\+D\+R\+A\+MC issues an \char`\"{}\+Extended Load Mode Register\char`\"{} command when the S\+D\+R\+AM device is accessed regardless of the cycle. To activate this mode, the \char`\"{}\+Extended Load Mode Register\char`\"{} command must be followed by a write to the S\+D\+R\+AM. The write in the S\+D\+R\+AM must be done in the appropriate bank; most low-\/power S\+D\+R\+AM devices use the bank 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga6872fc258eb413ae1d9224577c0f943f}\label{group__SAMV71__SDRAMC_ga6872fc258eb413ae1d9224577c0f943f}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga6872fc258eb413ae1d9224577c0f943f}{S\+D\+R\+A\+M\+C\+\_\+\+M\+R\+\_\+\+M\+O\+D\+E\+\_\+\+D\+E\+E\+P\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}}~(0x6u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+MR) Deep power-\/down mode. Enters deep power-\/down mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga2beca5089dcffd6ba940bd1bdb676bc6}\label{group__SAMV71__SDRAMC_ga2beca5089dcffd6ba940bd1bdb676bc6}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaca4fbaaa50b44ea9388e2020a879870c}\label{group__SAMV71__SDRAMC_gaca4fbaaa50b44ea9388e2020a879870c}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaca4fbaaa50b44ea9388e2020a879870c}{S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Msk}}~(0xfffu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+TR) S\+D\+R\+A\+MC Refresh Timer Count \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gafc355de6cddf48f11461c56d1cb46c97}\label{group__SAMV71__SDRAMC_gafc355de6cddf48f11461c56d1cb46c97}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+NT}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gaca4fbaaa50b44ea9388e2020a879870c}{S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+T\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga41dc93e46bc0cf2fb176ef88a48b3d27}\label{group__SAMV71__SDRAMC_ga41dc93e46bc0cf2fb176ef88a48b3d27}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1797ab12602a16425aa7673061022f49}\label{group__SAMV71__SDRAMC_ga1797ab12602a16425aa7673061022f49}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga1797ab12602a16425aa7673061022f49}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Number of Column Bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga31b2a81761c85b0456fabe0dd17c28bc}\label{group__SAMV71__SDRAMC_ga31b2a81761c85b0456fabe0dd17c28bc}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+NC}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga1797ab12602a16425aa7673061022f49}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga6a42732fa0a63d5107af0df282b0b991}\label{group__SAMV71__SDRAMC_ga6a42732fa0a63d5107af0df282b0b991}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga6a42732fa0a63d5107af0df282b0b991}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+C\+O\+L8}}~(0x0u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 8 column bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaf7a435ff523a39fef93816ea28f59a77}\label{group__SAMV71__SDRAMC_gaf7a435ff523a39fef93816ea28f59a77}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaf7a435ff523a39fef93816ea28f59a77}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+C\+O\+L9}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 9 column bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga5147593b19e8e0b404ffabc5bd626cb8}\label{group__SAMV71__SDRAMC_ga5147593b19e8e0b404ffabc5bd626cb8}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga5147593b19e8e0b404ffabc5bd626cb8}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+C\+O\+L10}}~(0x2u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 10 column bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3c75bffcfadcd9979e72cec01fa1957b}\label{group__SAMV71__SDRAMC_ga3c75bffcfadcd9979e72cec01fa1957b}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga3c75bffcfadcd9979e72cec01fa1957b}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+C\+\_\+\+C\+O\+L11}}~(0x3u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 11 column bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1778147fa08d5e7184bcace07008b30b}\label{group__SAMV71__SDRAMC_ga1778147fa08d5e7184bcace07008b30b}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+Pos}~2
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3534444ef11950673112c0ca84da1607}\label{group__SAMV71__SDRAMC_ga3534444ef11950673112c0ca84da1607}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga3534444ef11950673112c0ca84da1607}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Number of Row Bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaff3c51cd62458e6e25e809ca22ba929b}\label{group__SAMV71__SDRAMC_gaff3c51cd62458e6e25e809ca22ba929b}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+NR}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga3534444ef11950673112c0ca84da1607}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga00df4e255ec24d32ee007d94abeff9d4}\label{group__SAMV71__SDRAMC_ga00df4e255ec24d32ee007d94abeff9d4}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga00df4e255ec24d32ee007d94abeff9d4}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+R\+O\+W11}}~(0x0u $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 11 row bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga4922349dfc2b0d71b5205c260039c0d9}\label{group__SAMV71__SDRAMC_ga4922349dfc2b0d71b5205c260039c0d9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga4922349dfc2b0d71b5205c260039c0d9}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+R\+O\+W12}}~(0x1u $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 12 row bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaba863b1112fe45c0845e1b5f7ea0e971}\label{group__SAMV71__SDRAMC_gaba863b1112fe45c0845e1b5f7ea0e971}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaba863b1112fe45c0845e1b5f7ea0e971}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+R\+\_\+\+R\+O\+W13}}~(0x2u $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 13 row bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaa83f9d512592a007f4177d8b21aceeb9}\label{group__SAMV71__SDRAMC_gaa83f9d512592a007f4177d8b21aceeb9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaa83f9d512592a007f4177d8b21aceeb9}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+NB}}~(0x1u $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Number of Banks \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga09c966d636598efa8ace4332cdbcea30}\label{group__SAMV71__SDRAMC_ga09c966d636598efa8ace4332cdbcea30}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga09c966d636598efa8ace4332cdbcea30}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+B\+\_\+\+B\+A\+N\+K2}}~(0x0u $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 2 banks \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga09e41a7ce39344dc1935953089d10a21}\label{group__SAMV71__SDRAMC_ga09e41a7ce39344dc1935953089d10a21}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga09e41a7ce39344dc1935953089d10a21}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+N\+B\+\_\+\+B\+A\+N\+K4}}~(0x1u $<$$<$ 4)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 4 banks \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga037d40cbb2c2ecb7f37a12f510dc7295}\label{group__SAMV71__SDRAMC_ga037d40cbb2c2ecb7f37a12f510dc7295}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+Pos}~5
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3e368b10da60b3485eee4abc3dd4037a}\label{group__SAMV71__SDRAMC_ga3e368b10da60b3485eee4abc3dd4037a}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga3e368b10da60b3485eee4abc3dd4037a}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) C\+AS Latency \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga461f85846c604ec051beff5e76c76668}\label{group__SAMV71__SDRAMC_ga461f85846c604ec051beff5e76c76668}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+AS}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga3e368b10da60b3485eee4abc3dd4037a}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga512aa52caf5e6b321cecb9e30094b5d2}\label{group__SAMV71__SDRAMC_ga512aa52caf5e6b321cecb9e30094b5d2}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga512aa52caf5e6b321cecb9e30094b5d2}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+L\+A\+T\+E\+N\+C\+Y1}}~(0x0u $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 1 cycle C\+AS latency \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga85b63ae30dbc3d2139e4958f76f2ebaf}\label{group__SAMV71__SDRAMC_ga85b63ae30dbc3d2139e4958f76f2ebaf}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga85b63ae30dbc3d2139e4958f76f2ebaf}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+L\+A\+T\+E\+N\+C\+Y2}}~(0x1u $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 2 cycle C\+AS latency \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga7cc4aaf33734f3fe0f86f512d2170e19}\label{group__SAMV71__SDRAMC_ga7cc4aaf33734f3fe0f86f512d2170e19}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga7cc4aaf33734f3fe0f86f512d2170e19}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+C\+A\+S\+\_\+\+L\+A\+T\+E\+N\+C\+Y3}}~(0x2u $<$$<$ 5)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) 3 cycle C\+AS latency \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga9bc861e1465dd27311ec35978f066d51}\label{group__SAMV71__SDRAMC_ga9bc861e1465dd27311ec35978f066d51}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga9bc861e1465dd27311ec35978f066d51}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+D\+BW}}~(0x1u $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Data Bus Width \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gab11cbeeadb10a5ea0e812940afc6a525}\label{group__SAMV71__SDRAMC_gab11cbeeadb10a5ea0e812940afc6a525}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+W\+R\+\_\+\+Pos}~8
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga0029b715093ee8046f1ed2d5d8fda9f3}\label{group__SAMV71__SDRAMC_ga0029b715093ee8046f1ed2d5d8fda9f3}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga0029b715093ee8046f1ed2d5d8fda9f3}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+W\+R\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+W\+R\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Write Recovery Delay \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga8f3147e76e93a2925737fd1a3cc26c3f}\label{group__SAMV71__SDRAMC_ga8f3147e76e93a2925737fd1a3cc26c3f}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+WR}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga0029b715093ee8046f1ed2d5d8fda9f3}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+W\+R\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+W\+R\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaa7d7a95f3b81570c423b2f2f1ac9cf1f}\label{group__SAMV71__SDRAMC_gaa7d7a95f3b81570c423b2f2f1ac9cf1f}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+F\+C\+\_\+\+Pos}~12
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga182e47239305c61c0c43aa8895ca8317}\label{group__SAMV71__SDRAMC_ga182e47239305c61c0c43aa8895ca8317}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga182e47239305c61c0c43aa8895ca8317}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+F\+C\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+F\+C\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Row Cycle Delay and Row Refresh Cycle \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga623cac6db29b9321ff334c1b70f14991}\label{group__SAMV71__SDRAMC_ga623cac6db29b9321ff334c1b70f14991}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+FC}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga182e47239305c61c0c43aa8895ca8317}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+F\+C\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+\_\+\+T\+R\+F\+C\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gacf1c97a4c91fac76bf280afd5125529a}\label{group__SAMV71__SDRAMC_gacf1c97a4c91fac76bf280afd5125529a}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+P\+\_\+\+Pos}~16
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga337da762fbb5777b101154a98952b6cd}\label{group__SAMV71__SDRAMC_ga337da762fbb5777b101154a98952b6cd}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga337da762fbb5777b101154a98952b6cd}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+P\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+P\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Row Precharge Delay \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga170e2cc431a2c063a4b246776ca32bbd}\label{group__SAMV71__SDRAMC_ga170e2cc431a2c063a4b246776ca32bbd}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+RP}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga337da762fbb5777b101154a98952b6cd}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+P\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+P\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gac5fedc099b6e629b8dfe27e314d882c7}\label{group__SAMV71__SDRAMC_gac5fedc099b6e629b8dfe27e314d882c7}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+D\+\_\+\+Pos}~20
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga01695ba0657dcbeed2cee9e0663cd5f0}\label{group__SAMV71__SDRAMC_ga01695ba0657dcbeed2cee9e0663cd5f0}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga01695ba0657dcbeed2cee9e0663cd5f0}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+D\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+D\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Row to Column Delay \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gabf45282965293172dbedf9217d953896}\label{group__SAMV71__SDRAMC_gabf45282965293172dbedf9217d953896}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+CD}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga01695ba0657dcbeed2cee9e0663cd5f0}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+D\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+C\+D\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga07627a9a4e4e505cd66d023db19f3c7f}\label{group__SAMV71__SDRAMC_ga07627a9a4e4e505cd66d023db19f3c7f}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+A\+S\+\_\+\+Pos}~24
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaf1558efc1f40cdb97cc34153533fbbc9}\label{group__SAMV71__SDRAMC_gaf1558efc1f40cdb97cc34153533fbbc9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaf1558efc1f40cdb97cc34153533fbbc9}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+A\+S\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+A\+S\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Active to Precharge Delay \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gacaaf5de0223bd513b2eb4c4a319cea51}\label{group__SAMV71__SDRAMC_gacaaf5de0223bd513b2eb4c4a319cea51}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+AS}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gaf1558efc1f40cdb97cc34153533fbbc9}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+A\+S\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+R\+A\+S\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga880f8043085c6f8dfbd8ca05786363d1}\label{group__SAMV71__SDRAMC_ga880f8043085c6f8dfbd8ca05786363d1}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+S\+R\+\_\+\+Pos}~28
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga469741668aba998eb63aa667c2de9aed}\label{group__SAMV71__SDRAMC_ga469741668aba998eb63aa667c2de9aed}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga469741668aba998eb63aa667c2de9aed}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+S\+R\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+S\+R\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+CR) Exit Self Refresh to Active Delay \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaee765eb27a4049e7f5c3fa90baae82ad}\label{group__SAMV71__SDRAMC_gaee765eb27a4049e7f5c3fa90baae82ad}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+SR}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga469741668aba998eb63aa667c2de9aed}{S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+S\+R\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+R\+\_\+\+T\+X\+S\+R\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gabe23a3739fdd74adf804a3f7a43e7263}\label{group__SAMV71__SDRAMC_gabe23a3739fdd74adf804a3f7a43e7263}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga21d4922790f46dc0a371e4d8991b1dc9}\label{group__SAMV71__SDRAMC_ga21d4922790f46dc0a371e4d8991b1dc9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga21d4922790f46dc0a371e4d8991b1dc9}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Low-\/power Configuration Bits \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gab161bbb5374a78c81f9c239ed1a6f47f}\label{group__SAMV71__SDRAMC_gab161bbb5374a78c81f9c239ed1a6f47f}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+CB}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga21d4922790f46dc0a371e4d8991b1dc9}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga0840e1b152c569774398b869920fecac}\label{group__SAMV71__SDRAMC_ga0840e1b152c569774398b869920fecac}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga0840e1b152c569774398b869920fecac}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}~(0x0u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Low Power Feature is inhibited\+: no Power-\/down, Self-\/refresh or Deep Power-\/down command is issued to the S\+D\+R\+AM device. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaefe4b0dcfa1de94c0143c7ae9aba43a3}\label{group__SAMV71__SDRAMC_gaefe4b0dcfa1de94c0143c7ae9aba43a3}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaefe4b0dcfa1de94c0143c7ae9aba43a3}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+S\+E\+L\+F\+\_\+\+R\+E\+F\+R\+E\+SH}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC issues a Self-\/refresh command to the S\+D\+R\+AM device, the S\+D\+CK clock is deactivated and the S\+D\+C\+KE signal is set low. The S\+D\+R\+AM device leaves the Self Refresh Mode when accessed and enters it after the access. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga195f584a9ef10e6387ceb2d9a0352b38}\label{group__SAMV71__SDRAMC_ga195f584a9ef10e6387ceb2d9a0352b38}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga195f584a9ef10e6387ceb2d9a0352b38}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}}~(0x2u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC issues a Power-\/down Command to the S\+D\+R\+AM device after each access, the S\+D\+C\+KE signal is set to low. The S\+D\+R\+AM device leaves the Power-\/down Mode when accessed and enters it after the access. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga9b4b932aa543dec35ca71ff76ce03824}\label{group__SAMV71__SDRAMC_ga9b4b932aa543dec35ca71ff76ce03824}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga9b4b932aa543dec35ca71ff76ce03824}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+L\+P\+C\+B\+\_\+\+D\+E\+E\+P\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}}~(0x3u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC issues a Deep Power-\/down command to the S\+D\+R\+AM device. This mode is unique to low-\/power S\+D\+R\+AM. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gac31cf4e4d17818890f8274ec215da7b7}\label{group__SAMV71__SDRAMC_gac31cf4e4d17818890f8274ec215da7b7}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+S\+R\+\_\+\+Pos}~4
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1f3aac4b835376d593c61425a27da95b}\label{group__SAMV71__SDRAMC_ga1f3aac4b835376d593c61425a27da95b}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga1f3aac4b835376d593c61425a27da95b}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+S\+R\+\_\+\+Msk}}~(0x7u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+S\+R\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Partial Array Self-\/refresh (only for low-\/power S\+D\+R\+AM) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3905957755600b268afb832312271df5}\label{group__SAMV71__SDRAMC_ga3905957755600b268afb832312271df5}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+SR}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga1f3aac4b835376d593c61425a27da95b}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+S\+R\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+P\+A\+S\+R\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaf6bc3953b7dba97bb2bb9e1b8c004a66}\label{group__SAMV71__SDRAMC_gaf6bc3953b7dba97bb2bb9e1b8c004a66}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+S\+R\+\_\+\+Pos}~8
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3cf0b78ace9992594db5b246c8d106c5}\label{group__SAMV71__SDRAMC_ga3cf0b78ace9992594db5b246c8d106c5}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga3cf0b78ace9992594db5b246c8d106c5}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+S\+R\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+S\+R\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Temperature Compensated Self-\/\+Refresh (only for low-\/power S\+D\+R\+AM) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga714cc5a0920f1c7203ecdaa9215ac382}\label{group__SAMV71__SDRAMC_ga714cc5a0920f1c7203ecdaa9215ac382}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+SR}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga3cf0b78ace9992594db5b246c8d106c5}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+S\+R\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+C\+S\+R\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga72c9423094e3267d46c7897a3fa4c46f}\label{group__SAMV71__SDRAMC_ga72c9423094e3267d46c7897a3fa4c46f}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+D\+S\+\_\+\+Pos}~10
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga038da98987038f17dcd8df3004cb3c21}\label{group__SAMV71__SDRAMC_ga038da98987038f17dcd8df3004cb3c21}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga038da98987038f17dcd8df3004cb3c21}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+D\+S\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+D\+S\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Drive Strength (only for low-\/power S\+D\+R\+AM) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1433c3d39d5adffc4a00155c53699eef}\label{group__SAMV71__SDRAMC_ga1433c3d39d5adffc4a00155c53699eef}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+DS}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga038da98987038f17dcd8df3004cb3c21}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+D\+S\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+D\+S\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaf4ada37630164d82555b416fcc33d479}\label{group__SAMV71__SDRAMC_gaf4ada37630164d82555b416fcc33d479}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+Pos}~12
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gab7e41d5e31cab5b5f8cd04a0b97623f8}\label{group__SAMV71__SDRAMC_gab7e41d5e31cab5b5f8cd04a0b97623f8}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gab7e41d5e31cab5b5f8cd04a0b97623f8}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) Time to Define When Low-\/power Mode Is Enabled \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaf2c996cb9777ac00a7c90e4e2994c771}\label{group__SAMV71__SDRAMC_gaf2c996cb9777ac00a7c90e4e2994c771}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+UT}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gab7e41d5e31cab5b5f8cd04a0b97623f8}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga4b18dad66faaaf3f984388eb566f4204}\label{group__SAMV71__SDRAMC_ga4b18dad66faaaf3f984388eb566f4204}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga4b18dad66faaaf3f984388eb566f4204}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+L\+P\+\_\+\+L\+A\+S\+T\+\_\+\+X\+F\+ER}}~(0x0u $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC activates the S\+D\+R\+AM low-\/power mode immediately after the end of the last transfer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga76d90280c269cf4bd0f4a3b449eb316e}\label{group__SAMV71__SDRAMC_ga76d90280c269cf4bd0f4a3b449eb316e}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga76d90280c269cf4bd0f4a3b449eb316e}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+L\+P\+\_\+\+L\+A\+S\+T\+\_\+\+X\+F\+E\+R\+\_\+64}}~(0x1u $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC activates the S\+D\+R\+AM low-\/power mode 64 clock cycles after the end of the last transfer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga737b584db7f97ea868c1699ae04d128f}\label{group__SAMV71__SDRAMC_ga737b584db7f97ea868c1699ae04d128f}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga737b584db7f97ea868c1699ae04d128f}{S\+D\+R\+A\+M\+C\+\_\+\+L\+P\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+L\+P\+\_\+\+L\+A\+S\+T\+\_\+\+X\+F\+E\+R\+\_\+128}}~(0x2u $<$$<$ 12)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+L\+PR) The S\+D\+R\+A\+MC activates the S\+D\+R\+AM low-\/power mode 128 clock cycles after the end of the last transfer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaa950bc615ad0d78364e3fd8b18f4d1b9}\label{group__SAMV71__SDRAMC_gaa950bc615ad0d78364e3fd8b18f4d1b9}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gaa950bc615ad0d78364e3fd8b18f4d1b9}{S\+D\+R\+A\+M\+C\+\_\+\+I\+E\+R\+\_\+\+R\+ES}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+I\+ER) Refresh Error Status \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gae7b9934547fab4d9c3a2b9472962c58e}\label{group__SAMV71__SDRAMC_gae7b9934547fab4d9c3a2b9472962c58e}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gae7b9934547fab4d9c3a2b9472962c58e}{S\+D\+R\+A\+M\+C\+\_\+\+I\+D\+R\+\_\+\+R\+ES}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+I\+DR) Refresh Error Status \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga9ccd95650afa502e07e683effd55cef5}\label{group__SAMV71__SDRAMC_ga9ccd95650afa502e07e683effd55cef5}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga9ccd95650afa502e07e683effd55cef5}{S\+D\+R\+A\+M\+C\+\_\+\+I\+M\+R\+\_\+\+R\+ES}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+I\+MR) Refresh Error Status \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gabd76cff3fff4cd78071707f2d4be8c8d}\label{group__SAMV71__SDRAMC_gabd76cff3fff4cd78071707f2d4be8c8d}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gabd76cff3fff4cd78071707f2d4be8c8d}{S\+D\+R\+A\+M\+C\+\_\+\+I\+S\+R\+\_\+\+R\+ES}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+I\+SR) Refresh Error Status (cleared on read) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gad588404946ce7c78ff1feb2bf3d83e78}\label{group__SAMV71__SDRAMC_gad588404946ce7c78ff1feb2bf3d83e78}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3eddb1a81ffe147a091d483357b585b5}\label{group__SAMV71__SDRAMC_ga3eddb1a81ffe147a091d483357b585b5}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga3eddb1a81ffe147a091d483357b585b5}{S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+Msk}}~(0x3u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+M\+DR) Memory Device Type \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga3b4754cfaa95548205d9995424233148}\label{group__SAMV71__SDRAMC_ga3b4754cfaa95548205d9995424233148}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+MD}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_ga3eddb1a81ffe147a091d483357b585b5}{S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gad8e5871eb2d51b6b76b578d6ee9fac5a}\label{group__SAMV71__SDRAMC_gad8e5871eb2d51b6b76b578d6ee9fac5a}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gad8e5871eb2d51b6b76b578d6ee9fac5a}{S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+S\+D\+R\+AM}}~(0x0u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+M\+DR) S\+D\+R\+AM \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga54634e004f87edf843872afabd377f99}\label{group__SAMV71__SDRAMC_ga54634e004f87edf843872afabd377f99}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga54634e004f87edf843872afabd377f99}{S\+D\+R\+A\+M\+C\+\_\+\+M\+D\+R\+\_\+\+M\+D\+\_\+\+L\+P\+S\+D\+R\+AM}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+M\+DR) Low-\/power S\+D\+R\+AM \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga21c5b8b7e1889c494fd69fcbc3175410}\label{group__SAMV71__SDRAMC_ga21c5b8b7e1889c494fd69fcbc3175410}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+R\+D\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gabc54aca416197045793d42cfe980f10a}\label{group__SAMV71__SDRAMC_gabc54aca416197045793d42cfe980f10a}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gabc54aca416197045793d42cfe980f10a}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+R\+D\+\_\+\+Msk}}~(0xfu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+R\+D\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1) Load Mode Register Command to Active or Refresh Command \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga0643f697747256d36c7ad81e97b3000b}\label{group__SAMV71__SDRAMC_ga0643f697747256d36c7ad81e97b3000b}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+RD}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gabc54aca416197045793d42cfe980f10a}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+R\+D\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+T\+M\+R\+D\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gabc644004097150e3cf4d80a5540da95c}\label{group__SAMV71__SDRAMC_gabc644004097150e3cf4d80a5540da95c}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gabc644004097150e3cf4d80a5540da95c}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+U\+N\+AL}}~(0x1u $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1) Support Unaligned Access \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga7630b9e94e0b55709c29c831faa21299}\label{group__SAMV71__SDRAMC_ga7630b9e94e0b55709c29c831faa21299}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga7630b9e94e0b55709c29c831faa21299}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+U\+N\+A\+L\+\_\+\+U\+N\+S\+U\+P\+P\+O\+R\+T\+ED}}~(0x0u $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1) Unaligned access is not supported. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga16295cfaf852fe704ab8a4fd0ab76b72}\label{group__SAMV71__SDRAMC_ga16295cfaf852fe704ab8a4fd0ab76b72}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga16295cfaf852fe704ab8a4fd0ab76b72}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1\+\_\+\+U\+N\+A\+L\+\_\+\+S\+U\+P\+P\+O\+R\+T\+ED}}~(0x1u $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1) Unaligned access is supported. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga665c2b909e7ffd6918ba820562db84f5}\label{group__SAMV71__SDRAMC_ga665c2b909e7ffd6918ba820562db84f5}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga665c2b909e7ffd6918ba820562db84f5}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+S\+D\+R\+\_\+\+SE}}~(0x1u $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+MS) S\+D\+R\+AM Memory Controller Scrambling Enable \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gad1de5ecd60e4ee0c85d88e8629189758}\label{group__SAMV71__SDRAMC_gad1de5ecd60e4ee0c85d88e8629189758}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gacf5e68d8ab3cc5daf2f333348c5c4fcb}\label{group__SAMV71__SDRAMC_gacf5e68d8ab3cc5daf2f333348c5c4fcb}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gacf5e68d8ab3cc5daf2f333348c5c4fcb}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1\+\_\+\+Msk}}~(0xffffffffu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1) Off-\/chip Memory Scrambling (O\+C\+MS) Key Part 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaa7d0693d05589c88b5ed246cbec550fb}\label{group__SAMV71__SDRAMC_gaa7d0693d05589c88b5ed246cbec550fb}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gacf5e68d8ab3cc5daf2f333348c5c4fcb}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1\+\_\+\+K\+E\+Y1\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga7a2a31e2cacb71d4e7ef8788168221b0}\label{group__SAMV71__SDRAMC_ga7a2a31e2cacb71d4e7ef8788168221b0}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gadf72e098f3b0fbc622694203aae6fa80}\label{group__SAMV71__SDRAMC_gadf72e098f3b0fbc622694203aae6fa80}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gadf72e098f3b0fbc622694203aae6fa80}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2\+\_\+\+Msk}}~(0xffffffffu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2) Off-\/chip Memory Scrambling (O\+C\+MS) Key Part 2 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gaca7b60dd7970cf6a278623e5d9f74205}\label{group__SAMV71__SDRAMC_gaca7b60dd7970cf6a278623e5d9f74205}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2}(value)~((\mbox{\hyperlink{group__SAMV71__SDRAMC_gadf72e098f3b0fbc622694203aae6fa80}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2\+\_\+\+Msk}} \& ((value) $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2\+\_\+\+K\+E\+Y2\+\_\+\+Pos)))
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga0c66833011c818f47a151c6ecbc58bbf}\label{group__SAMV71__SDRAMC_ga0c66833011c818f47a151c6ecbc58bbf}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+Pos}~0
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_gab8519592e4fb5379969def2c7c065ae6}\label{group__SAMV71__SDRAMC_gab8519592e4fb5379969def2c7c065ae6}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_gab8519592e4fb5379969def2c7c065ae6}{S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+Msk}}~(0xfffu $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+ON) Version of the Hardware Module \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga1f0bb5e7320b17cef3763688294e96e5}\label{group__SAMV71__SDRAMC_ga1f0bb5e7320b17cef3763688294e96e5}} 
\#define {\bfseries S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+F\+N\+\_\+\+Pos}~16
\item 
\mbox{\Hypertarget{group__SAMV71__SDRAMC_ga32da46f8ab3376dbc0767216d1883249}\label{group__SAMV71__SDRAMC_ga32da46f8ab3376dbc0767216d1883249}} 
\#define \mbox{\hyperlink{group__SAMV71__SDRAMC_ga32da46f8ab3376dbc0767216d1883249}{S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+F\+N\+\_\+\+Msk}}~(0x7u $<$$<$ S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+F\+N\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em (S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+ON) Metal Fix Number \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+O\+F\+T\+W\+A\+RE A\+PI D\+E\+F\+I\+N\+I\+T\+I\+ON F\+OR S\+D\+R\+AM Controller 