
---------- Begin Simulation Statistics ----------
final_tick                               362295006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 930804                       # Number of bytes of host memory used
host_op_rate                                   307485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.40                       # Real time elapsed on the host
host_tick_rate                            11916481071                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9348414                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.362295                       # Number of seconds simulated
sim_ticks                                362295006000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                           1057147                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9348414                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1236351                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      685203                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            89                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6535537                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1488                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        362295006                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  362295006                       # Number of busy cycles
system.cpu.num_cc_register_reads              5186785                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2991811                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       765745                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 389396                       # Number of float alu accesses
system.cpu.num_fp_insts                        389396                       # number of float instructions
system.cpu.num_fp_register_reads               552091                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              323569                       # number of times the floating registers were written
system.cpu.num_func_calls                      214661                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9112772                       # Number of integer alu accesses
system.cpu.num_int_insts                      9112772                       # number of integer instructions
system.cpu.num_int_register_reads            18192722                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7429735                       # number of times the integer registers were written
system.cpu.num_load_insts                     1235059                       # Number of load instructions
system.cpu.num_mem_refs                       1919877                       # number of memory refs
system.cpu.num_store_insts                     684818                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 32843      0.35%      0.35% # Class of executed instruction
system.cpu.op_class::IntAlu                   7125675     76.22%     76.57% # Class of executed instruction
system.cpu.op_class::IntMult                    17345      0.19%     76.76% # Class of executed instruction
system.cpu.op_class::IntDiv                     82249      0.88%     77.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2244      0.02%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1262      0.01%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                    22344      0.24%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     77.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11550      0.12%     78.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                   20641      0.22%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               43801      0.47%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  90      0.00%     78.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               10560      0.11%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 374      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              57164      0.61%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 54      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.46% # Class of executed instruction
system.cpu.op_class::MemRead                  1098077     11.75%     91.21% # Class of executed instruction
system.cpu.op_class::MemWrite                  636870      6.81%     98.02% # Class of executed instruction
system.cpu.op_class::FloatMemRead              136982      1.47%     99.49% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              47948      0.51%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9348451                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             6798871                       # Transaction distribution
system.membus.trans_dist::ReadResp            6799477                       # Transaction distribution
system.membus.trans_dist::WriteReq             118137                       # Transaction distribution
system.membus.trans_dist::WriteResp            118137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                73                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1187                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           607                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port     13071073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total     13071073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       763088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         3647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total         3647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13837808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     52284288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     52284288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2836512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       116672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total       116672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55237472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6918875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6918875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6918875                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7037187000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          730259750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy        14841581500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9828000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        52284288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2085018                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            54369306                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     52284288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       52284288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       866310                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           868166                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          6535536                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           265201                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              6800737                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          118137                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              118166                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          144314128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5755028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              150069157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     144314128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         144314128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            5123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           2391173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2396296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            5123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         144314128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8146201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             152465452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   6535537.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    249586.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.195614123500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           309                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           309                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             13771198                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                4637                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      6800738                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      118166                       # Number of write requests accepted
system.mem_ctrl.readBursts                    6800738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    118166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   20574                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 113199                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             304665                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             894360                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             997795                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             841917                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             419987                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             149634                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             302092                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             183923                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             595375                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              71388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             78866                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            646885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             89513                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            859359                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            287602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             56803                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                979                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                376                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                292                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                304                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                288                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                282                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               306                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               756                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               169                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               169                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.92                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   20855154750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 33900820000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             147983229750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3075.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 21825.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6190010                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4370                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.30                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 87.98                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                   2245                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                    169                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  30070                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                6766460                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1794                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  1033                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                    49                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 17814                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                 99241                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    29                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  6780133                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       31                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     309                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       590727                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     735.104724                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    556.385586                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    370.937063                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         59796     10.12%     10.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        40488      6.85%     16.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        38118      6.45%     23.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        31398      5.32%     28.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        31969      5.41%     34.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        22218      3.76%     37.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        24482      4.14%     42.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        18684      3.16%     45.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       323574     54.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        590727                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          309                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean    11342.365696                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1706.155085                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   104782.779710                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-65535          305     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-131071            3      0.97%     99.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            309                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          309                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               309    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            309                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               433930496                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  1316736                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   316416                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 54369314                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                868166                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1197.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     150.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.36                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.36                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   362294929000                       # Total gap between requests
system.mem_ctrl.avgGap                       52363.05                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     52284296                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1936609                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks          128                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data        37088                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 144314150.441256701946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5345392.478305373341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 353.303241502589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 102369.614225375219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      6535537                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       265201                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           29                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       118137                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 141586237250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   6396992500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  54416995000                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 3809478228000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21664.06                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     24121.30                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1876448103.45                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  32246275.32                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     91.29                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1743973560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             926943930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          19176547740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11698020                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      28599199200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      108704476560                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       47580670560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        206743509570                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         570.649626                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 121957808250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  12097800000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 228239397750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            2473824360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            1314865035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          29233823220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            14109660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      28599199200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      146883813570                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       15429649920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        223949284965                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         618.140690                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  37837545750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  12097800000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 312359660250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data           1537003                       # number of demand (read+write) hits
system.cache.demand_hits::total               1537003                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data          1538179                       # number of overall hits
system.cache.overall_hits::total              1538179                       # number of overall hits
system.cache.demand_misses::.cpu.data            1790                       # number of demand (read+write) misses
system.cache.demand_misses::total                1790                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data           1794                       # number of overall misses
system.cache.overall_misses::total               1794                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data    121519000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total     121519000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data    121519000                       # number of overall miss cycles
system.cache.overall_miss_latency::total    121519000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data       1538793                       # number of demand (read+write) accesses
system.cache.demand_accesses::total           1538793                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data      1539973                       # number of overall (read+write) accesses
system.cache.overall_accesses::total          1539973                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.001163                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.001163                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.001165                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.001165                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 67887.709497                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 67887.709497                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 67736.343367                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 67736.343367                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks               29                       # number of writebacks
system.cache.writebacks::total                     29                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data         1790                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total           1790                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data         1794                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total          1794                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data    117939000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total    117939000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data    118189000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total    118189000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.001163                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.001163                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.001165                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.001165                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 65887.709497                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 65887.709497                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 65880.156076                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 65880.156076                       # average overall mshr miss latency
system.cache.replacements                          59                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           971161                       # number of ReadReq hits
system.cache.ReadReq_hits::total               971161                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data            603                       # number of ReadReq misses
system.cache.ReadReq_misses::total                603                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data     40539000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total     40539000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       971764                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           971764                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.000621                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.000621                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 67228.855721                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 67228.855721                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data          603                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total           603                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data     39333000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total     39333000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.000621                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 65228.855721                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 65228.855721                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          565842                       # number of WriteReq hits
system.cache.WriteReq_hits::total              565842                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data          1187                       # number of WriteReq misses
system.cache.WriteReq_misses::total              1187                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data     80980000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total     80980000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       567029                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          567029                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.002093                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.002093                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 68222.409436                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 68222.409436                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data         1187                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total         1187                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data     78606000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total     78606000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.002093                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.002093                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 66222.409436                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 66222.409436                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data           1176                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total               1176                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total                4                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data         1180                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total           1180                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.003390                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.003390                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data       250000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total       250000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        62500                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total        62500                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse               1023.323796                       # Cycle average of tags in use
system.cache.tags.total_refs                  1539973                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                   1794                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                 858.401895                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414401000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data   1023.323796                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.031229                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.031229                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024         1735                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024     0.052948                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                1541767                       # Number of tag accesses
system.cache.tags.data_accesses               1541767                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            971764                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           971764                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           567029                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          567029                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict             30                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq            1180                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp           1180                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side      3079946                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side     10699619                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                             59                       # Total snoops (count)
system.cachebus.snoopTraffic                     1856                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples         1540032                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0               1540032    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total           1540032                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy        2107002000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.6                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy       2512917000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.7                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 362295006000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 362295006000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
