{
	"$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
	"name": "VerilogA",
	"patterns": [
		{
			"include": "#keywords"
		},
		{
			"include": "#strings"
		}
	],
	"repository": {
		"keywords": {
			"patterns": [{
				"name": "keyword.control.va",
				"match": "\\b(if|while|for|return|analog|begin|parameter|end|endmodule)\\b"
			},
			{
				"name": "keyword.va",
				"match": "\\b(real|input|inout|out|electrical)\\b"
			},
			{
				"name": "keyword.operator.new.va",
				"match": "\\b(module)\\b"
			}
		]
		},
		"strings": {
			"name": "string.quoted.double.va",
			"begin": "\"",
			"end": "\"",
			"patterns": [
				{
					"name": "constant.character.escape.va",
					"match": "\\\\."
				}
			]
		},
		"comment": {
			"name": "comment.line.double-slash.va",
			"match": "\\b(//)\\b"
		}
	},
	"scopeName": "source.va"
}