WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547208 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547209 cumulative IPC: 3.92587 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547209 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7373619 heartbeat IPC: 2.07194 cumulative IPC: 2.07194 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13759951 heartbeat IPC: 1.56585 cumulative IPC: 1.78369 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19390065 heartbeat IPC: 1.77617 cumulative IPC: 1.78118 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24931854 heartbeat IPC: 1.80448 cumulative IPC: 1.78694 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 31026713 heartbeat IPC: 1.64073 cumulative IPC: 1.75565 (Simulation time: 0 hr 2 min 23 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 28479505 cumulative IPC: 1.75565 (Simulation time: 0 hr 2 min 23 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 28479505 (Simulation time: 0 hr 2 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75565 instructions: 50000001 cycles: 28479505
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 31.0566
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723179  HIT:     496022  MISS:     227157
LLC LOAD         ACCESS:     307623  HIT:     207392  MISS:     100231
LLC RFO          ACCESS:     264624  HIT:     137800  MISS:     126824
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     150824  HIT:     150824  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 231.022 cycles
cpu0_DTLB TOTAL       ACCESS:    9392295  HIT:    9333458  MISS:      58837
cpu0_DTLB LOAD         ACCESS:    9392295  HIT:    9333458  MISS:      58837
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.8706 cycles
cpu0_ITLB TOTAL       ACCESS:       9478  HIT:       9456  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9478  HIT:       9456  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.5 cycles
cpu0_L1D TOTAL       ACCESS:   11312954  HIT:    6146839  MISS:    5166115
cpu0_L1D LOAD         ACCESS:    7521033  HIT:    4493777  MISS:    3027256
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3790931  HIT:    1652335  MISS:    2138596
cpu0_L1D TRANSLATION  ACCESS:        990  HIT:        727  MISS:        263
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.2572 cycles
cpu0_L1I TOTAL       ACCESS:      12923  HIT:       9031  MISS:       3892
cpu0_L1I LOAD         ACCESS:      12923  HIT:       9031  MISS:       3892
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 86.5638 cycles
cpu0_L2C TOTAL       ACCESS:    1261595  HIT:     689169  MISS:     572426
cpu0_L2C LOAD         ACCESS:     630678  HIT:     323051  MISS:     307627
cpu0_L2C RFO          ACCESS:     279555  HIT:      14929  MISS:     264626
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351227  HIT:     351162  MISS:         65
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.099 cycles
cpu0_STLB TOTAL       ACCESS:      15742  HIT:      14885  MISS:        857
cpu0_STLB LOAD         ACCESS:      15742  HIT:      14885  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 257.908 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     142726
  ROW_BUFFER_MISS:      84107
 AVG DBUS CONGESTED CYCLE:    3.92644
 WQ ROW_BUFFER_HIT:      11581
  ROW_BUFFER_MISS:      35969  FULL:          0
