Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
<<<<<<< HEAD
| Date         : Fri Nov  1 19:41:54 2024
=======
| Date         : Fri Nov  1 16:29:22 2024
>>>>>>> main
| Host         : AlanTheGreat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            3 |
|     10 |            4 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |             150 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             508 |           79 |
| Yes          | No                    | No                     |             366 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           28 |
=======
| No           | No                    | No                     |             150 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             508 |           77 |
| Yes          | No                    | No                     |             226 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           29 |
>>>>>>> main
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
| ~clk_6p25mhz_BUFG  |                               |                                        |                1 |              2 |
|  clk80hz/clk_200hz |                               |                                        |                2 |              4 |
|  clk80hz/clk_200hz | seg[6]_i_1_n_0                | an[3]_i_1_n_0                          |                1 |              8 |
|  insert_clk_BUFG   | ring_top                      | ring_top[5]_i_1_n_0                    |                2 |              8 |
|  insert_clk_BUFG   | db/dff1U/E[0]                 | reset_IBUF                             |                2 |              8 |
<<<<<<< HEAD
|  insert_clk_BUFG   | db/dff1D/hold_top             | db/dff1D/hold_top_reg[5]               |                1 |             10 |
|  insert_clk_BUFG   | db/dff2L/triangle_top         | db/dff2L/triangle_top_reg[5]           |                2 |             10 |
|  insert_clk_BUFG   | db/dff1U/star_top             | db/dff1U/star_top_reg[5]               |                2 |             10 |
|  insert_clk_BUFG   | db/dff1L/circle_top           | db/dff1L/circle_top_reg[5]             |                2 |             10 |
|  insert_clk_BUFG   | db/dff2U/box_top_reg[0][0]    |                                        |                2 |             12 |
|  clk80hz/clk_200hz | seg[6]_i_1_n_0                |                                        |                5 |             14 |
|  insert_clk_BUFG   |                               |                                        |                6 |             14 |
|  db/clk500hz/Q_reg |                               |                                        |                3 |             16 |
|  clk_IBUF_BUFG     | healthbar/led[9]_i_1_n_0      |                                        |                2 |             20 |
|  insert_clk_BUFG   | db/dff1L/health_reg[9][0]     |                                        |                8 |             20 |
|  clk_6p25mhz_BUFG  | oled_data[15]_i_2_n_0         | oled_data[15]_i_1_n_0                  |                4 |             20 |
|  insert_clk_BUFG   | high_scores[4][13]_i_1_n_0    |                                        |                4 |             28 |
|  insert_clk_BUFG   | high_scores[2][13]_i_1_n_0    |                                        |                4 |             28 |
|  insert_clk_BUFG   | topscore                      |                                        |                5 |             28 |
|  insert_clk_BUFG   | db/dff1U/score_reg[13][0]     |                                        |                8 |             28 |
|  insert_clk_BUFG   | high_scores                   |                                        |                3 |             28 |
|  insert_clk_BUFG   | high_scores[1][13]_i_1_n_0    |                                        |                2 |             28 |
|  insert_clk_BUFG   | high_scores[3][13]_i_1_n_0    |                                        |                4 |             28 |
=======
|  insert_clk_BUFG   | db/dff2L/triangle_top         | db/dff2L/triangle_top_reg[5]           |                2 |             10 |
|  insert_clk_BUFG   | db/dff1D/hold_top             | db/dff1D/hold_top_reg[5]               |                2 |             10 |
|  insert_clk_BUFG   | db/dff1L/circle_top           | db/dff1L/circle_top_reg[5]             |                1 |             10 |
|  insert_clk_BUFG   | db/dff1U/star_top             | db/dff1U/star_top_reg[5]               |                2 |             10 |
|  insert_clk_BUFG   | db/dff2U/box_top_reg[0][0]    |                                        |                4 |             12 |
|  clk80hz/clk_200hz | seg[6]_i_1_n_0                |                                        |                4 |             14 |
|  insert_clk_BUFG   |                               |                                        |                6 |             14 |
|  db/clk500hz/Q_reg |                               |                                        |                4 |             16 |
|  clk_6p25mhz_BUFG  | oled_data[15]_i_2_n_0         | oled_data[15]_i_1_n_0                  |                3 |             20 |
|  clk_IBUF_BUFG     | healthbar/led[9]_i_1_n_0      |                                        |                2 |             20 |
|  insert_clk_BUFG   | db/dff1D/health_reg[9][0]     |                                        |                8 |             20 |
|  insert_clk_BUFG   | highscore                     |                                        |                4 |             28 |
|  insert_clk_BUFG   | db/dff2L/score_reg[13][0]     |                                        |                8 |             28 |
>>>>>>> main
| ~clk_6p25mhz_BUFG  |                               | oled_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
|  clk_6p25mhz_BUFG  |                               |                                        |                9 |             38 |
| ~clk_6p25mhz_BUFG  | oled_display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
|  clk_IBUF_BUFG     |                               | clk80hz/clear                          |                8 |             64 |
<<<<<<< HEAD
| ~clk_6p25mhz_BUFG  | oled_display/state            |                                        |                9 |             64 |
|  clk_IBUF_BUFG     |                               | db/clk500hz/clear                      |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk6p25mhz/clear                       |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk40hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG     | holdstate_status              | hold_count                             |               12 |             64 |
|  clk_IBUF_BUFG     |                               | holdcheck_count[31]_i_1_n_0            |               15 |             64 |
|  clk_IBUF_BUFG     |                               | clk20hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG     |                               |                                        |               16 |             76 |
| ~clk_6p25mhz_BUFG  |                               | oled_display/spi_word[39]_i_1_n_0      |               19 |             90 |
=======
|  clk_IBUF_BUFG     |                               | holdcheck_count[31]_i_1_n_0            |               15 |             64 |
|  clk_IBUF_BUFG     |                               | db/clk500hz/clear                      |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk20hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk40hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk6p25mhz/clear                       |                8 |             64 |
|  clk_IBUF_BUFG     | holdstate_status              | hold_count                             |               14 |             64 |
|  clk_IBUF_BUFG     |                               |                                        |               14 |             76 |
| ~clk_6p25mhz_BUFG  |                               | oled_display/spi_word[39]_i_1_n_0      |               17 |             90 |
>>>>>>> main
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+


