<?xml version="1.0" encoding="UTF-8"?>

<!--Capella_Version_1.1.0-->
<org.polarsys.capella.core.data.capellamodeller:Project xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:libraries="http://www.polarsys.org/capella/common/libraries/1.1.0"
    xmlns:org.polarsys.capella.core.data.capellacommon="http://www.polarsys.org/capella/core/common/1.1.0"
    xmlns:org.polarsys.capella.core.data.capellacore="http://www.polarsys.org/capella/core/core/1.1.0"
    xmlns:org.polarsys.capella.core.data.capellamodeller="http://www.polarsys.org/capella/core/modeller/1.1.0"
    xmlns:org.polarsys.capella.core.data.cs="http://www.polarsys.org/capella/core/cs/1.1.0"
    xmlns:org.polarsys.capella.core.data.ctx="http://www.polarsys.org/capella/core/ctx/1.1.0"
    xmlns:org.polarsys.capella.core.data.epbs="http://www.polarsys.org/capella/core/epbs/1.1.0"
    xmlns:org.polarsys.capella.core.data.fa="http://www.polarsys.org/capella/core/fa/1.1.0"
    xmlns:org.polarsys.capella.core.data.information="http://www.polarsys.org/capella/core/information/1.1.0"
    xmlns:org.polarsys.capella.core.data.information.datatype="http://www.polarsys.org/capella/core/information/datatype/1.1.0"
    xmlns:org.polarsys.capella.core.data.information.datavalue="http://www.polarsys.org/capella/core/information/datavalue/1.1.0"
    xmlns:org.polarsys.capella.core.data.la="http://www.polarsys.org/capella/core/la/1.1.0"
    xmlns:org.polarsys.capella.core.data.oa="http://www.polarsys.org/capella/core/oa/1.1.0"
    xmlns:org.polarsys.capella.core.data.pa="http://www.polarsys.org/capella/core/pa/1.1.0"
    id="[Project]::PC1PC2" name="PC1PC2">
  <ownedExtensions xsi:type="libraries:ModelInformation" id="[ModelInformation]::PC1PC2::"/>
  <ownedEnumerationPropertyTypes xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyType"
      id="[EnumerationPropertyType]::PC1PC2::ProgressStatus" name="ProgressStatus">
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::DRAFT" name="DRAFT"/>
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::REVIEWED_OK" name="REVIEWED_OK"/>
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::REWORK_NECESSARY"
        name="REWORK_NECESSARY"/>
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::TO_BE_DISCUSSED"
        name="TO_BE_DISCUSSED"/>
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::TO_BE_REVIEWED"
        name="TO_BE_REVIEWED"/>
    <ownedLiterals xsi:type="org.polarsys.capella.core.data.capellacore:EnumerationPropertyLiteral"
        id="[EnumerationPropertyLiteral]::PC1PC2::ProgressStatus::UNDER_REWORK" name="UNDER_REWORK"/>
  </ownedEnumerationPropertyTypes>
  <keyValuePairs xsi:type="org.polarsys.capella.core.data.capellacore:KeyValue" id="[KeyValue]::PC1PC2::*keyvalue*projectApproach"
      key="projectApproach" value="SingletonComponents"/>
  <ownedModelRoots xsi:type="org.polarsys.capella.core.data.capellamodeller:SystemEngineering"
      id="[SystemEngineering]::PC1PC2::PC1PC2" name="PC1PC2">
    <ownedArchitectures xsi:type="org.polarsys.capella.core.data.oa:OperationalAnalysis"
        id="[OperationalAnalysis]::PC1PC2::PC1PC2::OperationalAnalysis" name="Operational Analysis">
      <ownedFunctionPkg xsi:type="org.polarsys.capella.core.data.oa:OperationalActivityPkg"
          id="[OperationalActivityPkg]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalActivities"
          name="Operational Activities">
        <ownedOperationalActivities xsi:type="org.polarsys.capella.core.data.oa:OperationalActivity"
            id="[OperationalActivity]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalActivities::RootOperationalActivity"
            name="Root Operational Activity"/>
      </ownedFunctionPkg>
      <ownedAbstractCapabilityPkg xsi:type="org.polarsys.capella.core.data.oa:OperationalCapabilityPkg"
          id="[OperationalCapabilityPkg]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalCapabilities"
          name="Operational Capabilities"/>
      <ownedInterfacePkg xsi:type="org.polarsys.capella.core.data.cs:InterfacePkg"
          id="[InterfacePkg]::PC1PC2::PC1PC2::OperationalAnalysis::Interfaces" name="Interfaces"/>
      <ownedDataPkg xsi:type="org.polarsys.capella.core.data.information:DataPkg"
          id="[DataPkg]::PC1PC2::PC1PC2::OperationalAnalysis::Data" name="Data"/>
      <ownedOperationalContext xsi:type="org.polarsys.capella.core.data.oa:OperationalContext"
          id="[OperationalContext]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalContext"
          name="Operational Context"/>
      <ownedRolePkg xsi:type="org.polarsys.capella.core.data.oa:RolePkg" id="[RolePkg]::PC1PC2::PC1PC2::OperationalAnalysis::Roles"
          name="Roles"/>
      <ownedEntityPkg xsi:type="org.polarsys.capella.core.data.oa:EntityPkg" id="[EntityPkg]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalEntities"
          name="Operational Entities"/>
    </ownedArchitectures>
    <ownedArchitectures xsi:type="org.polarsys.capella.core.data.ctx:SystemAnalysis"
        id="[SystemAnalysis]::PC1PC2::PC1PC2::SystemAnalysis" name="System Analysis">
      <ownedConstraints xsi:type="org.polarsys.capella.core.data.capellacore:Constraint"
          id="[Constraint]::PC1PC2::PC1PC2::SystemAnalysis::shielded" sid="897e28a1-1882-4995-a191-6065eae5b0a5"
          name="shielded" summary="The physical link shall be shielded." constrainedElements="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"/>
      <ownedFunctionPkg xsi:type="org.polarsys.capella.core.data.ctx:SystemFunctionPkg"
          id="[SystemFunctionPkg]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions"
          name="System Functions">
        <ownedCategories xsi:type="org.polarsys.capella.core.data.fa:ExchangeCategory"
            id="[ExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::ExchangeCategory1"
            sid="e4d13e0f-4334-414b-9e24-eb30ba446886" name="ExchangeCategory 1" exchanges="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F5 #[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13 #[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"/>
        <ownedSystemFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
            id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction"
            name="Root System Function">
          <ownedFunctionalChains xsi:type="org.polarsys.capella.core.data.fa:FunctionalChain"
              id="[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
              sid="c9e06ab2-57d2-4c84-a844-983d93a74bcd" name="FunctionalChain 1">
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F10"
                sid="41c5242e-3030-4709-b369-dfdedd53e003" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F14"
                sid="e362f641-d1ae-4c04-9200-a98300ab7428" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F14_F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F14_F15"
                sid="91f70338-0ff8-4630-80d2-fbee7cfe6c1c" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F15"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F15"
                sid="98f8580d-e5af-4dfd-915b-04cd02a3f4b4" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3"
                sid="9a1fefae-d8f3-4708-ae54-875fbe97ed4c" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3_F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3_F10"
                sid="95d64f7f-c430-4dd4-bff6-9e774edd691d" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F10"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6"
                sid="2a53b8b6-b599-4940-8429-7cc9333263a6" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F15 #[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F3"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F15"
                sid="bffb0ce9-6f08-4c1b-8822-2b6862fb15ff" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F3"
                sid="5e0681ff-a39a-4336-a61d-4e4c21bd2402" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F3"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3"/>
          </ownedFunctionalChains>
          <ownedFunctionalChains xsi:type="org.polarsys.capella.core.data.fa:FunctionalChain"
              id="[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
              sid="4a1447c5-3e51-476d-8f04-7d728ba4f6fc" name="FunctionalChain 2">
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1"
                sid="bdca530a-fe3a-422b-aafb-b03400203c41" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1_F4"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F13"
                sid="96055fd6-eb51-4d0d-b105-5a0ab71a0ce7" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1_F4"
                sid="424c28d2-087a-4a8f-b9ea-184f521642a4" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1_F4"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4"
                sid="a4b3ecaf-daed-424a-9fce-3a9d4c68b727" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4_F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4_F13"
                sid="44d2845a-1c64-4665-9796-535522c14b92" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F7"
                sid="fd23af82-3244-442f-a8e5-c88508cfec7a" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F7_F1"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F7_F1"
                sid="38470f67-e169-44e4-a1f5-2278043d0ba1" involver="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7_F1"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1"/>
          </ownedFunctionalChains>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1"
              sid="3a7d9969-718f-4baf-9b71-6ba234453f19" name="F1">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FIP1"
                sid="ceb49782-fe5c-4532-9d4f-9221dbb1a6cd" name="F1_FIP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FOP1"
                sid="bda58fb8-7ac4-4d21-8a06-9b55104d7a73" name="F1_FOP1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10"
              sid="2783ff4a-21b0-416e-b3cf-956101b9117e" name="F10">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10::F10_FIP1"
                sid="1204fc54-26fc-47a9-8cec-5571035b4e44" name="F10_FIP1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13"
              sid="7d6dde2f-89f2-4ee2-9b91-7daea29f7092" name="F13">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13::F13_FIP1"
                sid="af9a1dd5-19d8-4cbd-b9a1-94d9a900ba60" name="F13_FIP1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14"
              sid="9f9913ab-005a-405f-b26a-b36faaa81643" name="F14">
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP1"
                sid="d1e48d00-854d-4e12-a180-e72bc9d31fd3" name="F14_FOP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP2"
                sid="80c24b18-d1f6-4ddf-9f2c-a47a07478b56" name="F14_FOP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15"
              sid="627bb54c-38f5-49cc-a986-7235ab42b457" name="F15">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP1"
                sid="17da34c8-c894-4965-9709-03af0ecee256" name="F15_FIP1"/>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP2"
                sid="b150ebc5-b611-4d79-a4aa-2bf293c58f4f" name="F15_FIP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2"
              sid="d261c208-ba2b-4776-8429-fdb39001f72e" name="F2">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FIP1"
                sid="a4e47c69-ed32-4eb7-9cee-f1f047660124" name="F2_FIP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP1"
                sid="8ff35c3e-c741-470f-a285-6356176e4ab8" name="F2_FOP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP2"
                sid="37e2f749-4761-456d-9802-294d027babf4" name="F2_FOP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3"
              sid="9fd1ab00-110f-4002-8a5d-34ba440cb588" name="F3">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FIP1"
                sid="9d07c97a-6de8-45ab-aa26-a51211d49ecf" name="F3_FIP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP1"
                sid="d8b8d2c3-e7c6-4327-884f-532709495cde" name="F3_FOP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP2"
                sid="925e38ba-f792-4733-a01c-1f8c4d50df46" name="F3_FOP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4"
              sid="890d6980-00b1-4273-932d-1c39ed6be099" name="F4">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP1"
                sid="4ff24d81-8654-4b0a-869d-ebb79290d907" name="F4_FIP1"/>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP2"
                sid="391acc1a-50e9-4e7b-b8b0-7056137881ad" name="F4_FIP2"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP1"
                sid="7e3773e5-c67c-4a35-9dec-676dce73cf61" name="F4_FOP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP2"
                sid="92ae2e45-5adc-4ca8-94a8-146bff9c2bf6" name="F4_FOP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5"
              sid="54c6c4d1-fa73-4ae5-88b7-a89850624cc1" name="F5">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP1"
                sid="4c011162-2b50-440e-9df8-c7687f690dd4" name="F5_FIP1"/>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP2"
                sid="aaac1d91-8cc9-40a3-b880-74327a38167e" name="F5_FIP2"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FOP1"
                sid="7dfd9c67-92bf-410b-8214-5b2ba868f7fd" name="F5_FOP1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6"
              sid="671b7ec3-746c-472a-b9df-8df591680f3f" name="F6">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FIP1"
                sid="d17a5b78-7a35-4c83-bf87-7256664c9dd0" name="F6_FIP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP1"
                sid="8c597076-26cc-4d13-b71e-6d09269e7eaf" name="F6_FOP1"/>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP2"
                sid="50c72749-239b-4b1c-82e8-b9d38f47e4cc" name="F6_FOP2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7"
              sid="193c3950-b0cd-4a0d-aaf4-558b6329caf8" name="F7">
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7::F7_FOP1"
                sid="3942cc19-abcf-455d-b61d-cd9c45d583b4" name="F7_FOP1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.ctx:SystemFunction"
              id="[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9"
              sid="081fd569-ab65-4046-872e-86a1ceddc89a" name="F9">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9::F9_FIP1"
                sid="6f7ca910-b850-454c-bb8f-1044e474d70b" name="F9_FIP1"/>
          </ownedFunctions>
          <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
              id="[FunctionRealization]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::*trace*RootSystemFunction*to*RootOperationalActivity"
              targetElement="#[OperationalActivity]::PC1PC2::PC1PC2::OperationalAnalysis::OperationalActivities::RootOperationalActivity"
              sourceElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F15"
              sid="79ac8bd8-d214-4eb2-b587-d785ac11614f" name="F14_F15" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F5"
              sid="c927b8f2-e469-4a7b-bc35-97c27e926fa5" name="F14_F5" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::ExchangeCategory1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1_F4"
              sid="8254a806-1e75-4bb9-ad0a-f232d155c49c" name="F1_F4" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F4"
              sid="a9a3750b-dc14-4528-972d-54e5cdde95a0" name="F2_F4" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F9"
              sid="f5b67cf6-997d-48e2-85a5-dba67b91ecf9" name="F2_F9" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9::F9_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP2"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F10"
              sid="7b15000a-b546-4304-b0d7-4105cac51cf5" name="F3_F10" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10::F10_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP2"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F2"
              sid="29c52b30-8287-4551-9277-aab3ee7dd458" name="F3_F2" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13"
              sid="8f34374f-1b72-4bb2-88b2-669ae950a82b" name="F4_F13" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13::F13_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::ExchangeCategory1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F5"
              sid="31513aa7-c0cd-424d-b062-82d1f31957c9" name="F4_F5" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5_F6"
              sid="b6ae4ac9-c7d6-42d5-9367-c989683f1bec" name="F5_F6" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FOP1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"
              sid="8b577193-6573-4a61-b7ce-d32faf034cdd" name="F6_F15" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::ExchangeCategory1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F3"
              sid="ef3c63a3-924a-4197-8667-f68cbd0ccb00" name="F6_F3" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP1"
              exchangedItems="#[ExchangeItem]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7_F1"
              sid="19f65f33-2836-4ef7-beb8-62851ed7c627" name="F7_F1" target="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7::F7_FOP1"/>
        </ownedSystemFunctions>
      </ownedFunctionPkg>
      <ownedAbstractCapabilityPkg xsi:type="org.polarsys.capella.core.data.ctx:CapabilityPkg"
          id="[CapabilityPkg]::PC1PC2::PC1PC2::SystemAnalysis::Capabilities" name="Capabilities"/>
      <ownedInterfacePkg xsi:type="org.polarsys.capella.core.data.cs:InterfacePkg"
          id="[InterfacePkg]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces" name="Interfaces">
        <ownedInterfacePkgs xsi:type="org.polarsys.capella.core.data.cs:InterfacePkg"
            id="[InterfacePkg]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1"
            sid="b8f6bef7-6699-4c7c-ac58-a490d7916742" name="InterfacePkg 1">
          <ownedInterfaces xsi:type="org.polarsys.capella.core.data.cs:Interface"
              id="[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
              sid="0d808302-0f41-40a0-abbb-6c93b5784d33" name="Interface 1">
            <ownedExchangeItemAllocations xsi:type="org.polarsys.capella.core.data.cs:ExchangeItemAllocation"
                id="[ExchangeItemAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1::@ownedExchangeItemAllocations.0"
                sid="43be8aaa-b945-4d98-8de1-d7fe2ee0ccf6" allocatedItem="#[ExchangeItem]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1"/>
          </ownedInterfaces>
        </ownedInterfacePkgs>
      </ownedInterfacePkg>
      <ownedDataPkg xsi:type="org.polarsys.capella.core.data.information:DataPkg"
          id="[DataPkg]::PC1PC2::PC1PC2::SystemAnalysis::Data" name="Data">
        <ownedExchangeItems xsi:type="org.polarsys.capella.core.data.information:ExchangeItem"
            id="[ExchangeItem]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1"
            sid="0935fac3-ecd9-40ba-ac3c-21e7b34f0b18" name="ExchangeItem 1">
          <ownedElements xsi:type="org.polarsys.capella.core.data.information:ExchangeItemElement"
              id="[ExchangeItemElement]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement1"
              sid="d78d8469-32c0-42ea-bdc8-e47a13f6042e" name="ExchangeItemElement 1"
              abstractType="#[Class]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1"
              direction="UNSET" composite="true">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement1::@ownedMinCard"
                sid="1810e420-c1b8-4f3d-a9ff-05ee32338e7f" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement1::@ownedMaxCard"
                sid="cd4d3852-0e9d-48ab-9205-0b28e80d7564" value="1"/>
          </ownedElements>
          <ownedElements xsi:type="org.polarsys.capella.core.data.information:ExchangeItemElement"
              id="[ExchangeItemElement]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement2"
              sid="f9cc8082-4e02-4401-99ae-6ef4d8d3eb5c" name="ExchangeItemElement 2"
              abstractType="#[Class]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class2"
              direction="UNSET" composite="true">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement2::@ownedMinCard"
                sid="3235c5f2-823a-4cd8-b1c4-65d6ae9bf54a" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1::ExchangeItemElement2::@ownedMaxCard"
                sid="5a040beb-7817-4734-90b1-b2560bf5caea" value="1"/>
          </ownedElements>
        </ownedExchangeItems>
        <ownedDataPkgs xsi:type="org.polarsys.capella.core.data.information:DataPkg"
            id="[DataPkg]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes"
            name="Predefined Types">
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:BooleanType"
              id="[BooleanType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean"
              name="Boolean" visibility="PUBLIC">
            <ownedLiterals xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralBooleanValue"
                id="[LiteralBooleanValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean::False"
                name="False" abstractType="#[BooleanType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean"/>
            <ownedLiterals xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralBooleanValue"
                id="[LiteralBooleanValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean::True"
                name="True" abstractType="#[BooleanType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean"
                value="true"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte"
              name="Byte" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte"
                value="0"/>
            <ownedMaxValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte::@ownedMaxValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte"
                value="255"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:StringType"
              id="[StringType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Char"
              name="Char" visibility="PUBLIC">
            <ownedMinLength xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Char::@ownedMinLength"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedShort"
                value="1"/>
            <ownedMaxLength xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Char::@ownedMaxLength"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedShort"
                value="1"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Double"
              name="Double" discrete="false" visibility="PUBLIC" kind="FLOAT"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Float"
              name="Float" discrete="false" visibility="PUBLIC" kind="FLOAT"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal"
              name="Hexadecimal" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal"
                value="0"/>
            <ownedMaxValue xsi:type="org.polarsys.capella.core.data.information.datavalue:BinaryExpression"
                id="[BinaryExpression]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMaxValue"
                abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal"
                operator="SUB">
              <ownedLeftOperand xsi:type="org.polarsys.capella.core.data.information.datavalue:BinaryExpression"
                  id="[BinaryExpression]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMaxValue::@ownedLeftOperand"
                  operator="POW">
                <ownedLeftOperand xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                    id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMaxValue::@ownedLeftOperand::@ownedLeftOperand"
                    value="2"/>
                <ownedRightOperand xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                    id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMaxValue::@ownedLeftOperand::@ownedRightOperand"
                    value="64"/>
              </ownedLeftOperand>
              <ownedRightOperand xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                  id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Hexadecimal::@ownedMaxValue::@ownedRightOperand"
                  value="1"/>
            </ownedMaxValue>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Integer"
              name="Integer" visibility="PUBLIC"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Long"
              name="Long" visibility="PUBLIC"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::LongLong"
              name="LongLong" visibility="PUBLIC"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Short"
              name="Short" visibility="PUBLIC"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:StringType"
              id="[StringType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::String"
              name="String" visibility="PUBLIC"/>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedInteger"
              name="UnsignedInteger" maxInclusive="false" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedInteger::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedInteger"
                value="0"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLong"
              name="UnsignedLong" maxInclusive="false" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLong::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLong"
                value="0"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLongLong"
              name="UnsignedLongLong" maxInclusive="false" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLongLong::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedLongLong"
                value="0"/>
          </ownedDataTypes>
          <ownedDataTypes xsi:type="org.polarsys.capella.core.data.information.datatype:NumericType"
              id="[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedShort"
              name="UnsignedShort" maxInclusive="false" visibility="PUBLIC">
            <ownedMinValue xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedShort::@ownedMinValue"
                name="" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::UnsignedShort"
                value="0"/>
          </ownedDataTypes>
        </ownedDataPkgs>
        <ownedClasses xsi:type="org.polarsys.capella.core.data.information:Class"
            id="[Class]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1" sid="cdf0ba8d-a3fb-4e91-a2e0-0bef774d3464"
            name="Class 1">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.information:Property"
              id="[Property]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property1"
              sid="db237ee1-42f8-4459-b628-92e350e21551" name="Property 1" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Double"
              aggregationKind="COMPOSITION">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property1::@ownedMinCard"
                sid="048426d0-8494-4574-868a-8b470b347c96" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property1::@ownedMaxCard"
                sid="c087d854-e3c8-4cf6-97af-43ec502ebf1a" value="1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.information:Property"
              id="[Property]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property2"
              sid="8de728f8-4607-4fc5-ba95-fc22977d43c1" name="Property 2" abstractType="#[StringType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::String"
              aggregationKind="COMPOSITION">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property2::@ownedMinCard"
                sid="ab059bc2-3a43-4b09-b250-4ae3e5958b38" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property2::@ownedMaxCard"
                sid="a0de5bac-f63c-4a0b-b5f2-ffdecb8e22ee" value="1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.information:Property"
              id="[Property]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property3"
              sid="b8d98935-bb97-4a94-8fdf-c39582dcbba7" name="Property 3" abstractType="#[NumericType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Byte"
              aggregationKind="COMPOSITION">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property3::@ownedMinCard"
                sid="6c147223-fc8e-4249-90bb-330d11a4e0d2" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class1::Property3::@ownedMaxCard"
                sid="f638f558-914c-4da3-809f-e6874287d5de" value="1"/>
          </ownedFeatures>
        </ownedClasses>
        <ownedClasses xsi:type="org.polarsys.capella.core.data.information:Class"
            id="[Class]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class2" sid="02dc15b0-11f1-4ea6-8193-d30d70cac04a"
            name="Class 2">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.information:Property"
              id="[Property]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class2::Property1"
              sid="6283eade-135a-4026-ab5a-8147c8f64dc6" name="Property 1" abstractType="#[BooleanType]::PC1PC2::PC1PC2::SystemAnalysis::Data::PredefinedTypes::Boolean"
              aggregationKind="COMPOSITION">
            <ownedMinCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class2::Property1::@ownedMinCard"
                sid="3b8aa1c2-dd9a-4179-8eab-aa939260c00f" value="1"/>
            <ownedMaxCard xsi:type="org.polarsys.capella.core.data.information.datavalue:LiteralNumericValue"
                id="[LiteralNumericValue]::PC1PC2::PC1PC2::SystemAnalysis::Data::Class2::Property1::@ownedMaxCard"
                sid="3dc11b25-1f11-49d9-834d-badd3852e6d7" value="1"/>
          </ownedFeatures>
        </ownedClasses>
      </ownedDataPkg>
      <ownedSystemContext xsi:type="org.polarsys.capella.core.data.ctx:SystemContext"
          id="[SystemContext]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext" name="System Context">
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10"
            sid="d382e268-d27f-4a75-80ae-3271cc3666dd" name="C 10" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10::*trace*C10*to*F2_F9"
              sid="6b4495e5-4c60-464b-b0ea-d0343b649c5b" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F9"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11"
            sid="d2e547f3-e082-4572-bc77-04c8b6e4f6b0" name="C 11" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11::*trace*C11*to*F3_F10"
              sid="482f6907-8f92-470e-bb7f-1dd6d38faea8" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F10"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2"
            sid="66941f86-e6fb-45e6-80a6-311edf75e3b4" name="C 2" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2::*trace*C2*to*F4_F13"
              sid="74a91800-670e-4c9e-9557-70f0845ef10e" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3"
            sid="ffcfbd01-e354-4771-9b8a-df171253d29c" name="C 3" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1"
            kind="FLOW" categories="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::ComponentExchangeCategory1">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3::*trace*C3*to*F14_F5"
              sid="b7975b66-6fce-497a-9fce-670830178ca9" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F5"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4"
            sid="15cced67-b55a-47b2-85d4-a2944f5c330a" name="C 4" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2"
            kind="FLOW" categories="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::ComponentExchangeCategory1">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4::*trace*C4*to*F6_F15"
              sid="e534cfbf-d7bb-4df9-837a-dc0de1147596" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9"
            sid="6547da1e-3045-4692-ad6c-7eda467be007" name="C 9" source="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1"
            target="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9::*trace*C9*to*F7_F1"
              sid="f47e1352-67b9-4a0f-903f-24fe8dfa0bd6" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7_F1"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9"/>
        </ownedComponentExchanges>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PA1"
            sid="95108124-3690-45ea-b87c-b376c37d6c4c" name="PA 1" abstractType="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PA2"
            sid="492a7fa7-98ee-48e7-9ac6-37ae01e0f709" name="PA 2" abstractType="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PC3"
            sid="e8b1fe6f-6eaa-46d4-b005-0832fa59e2c5" name="PC 3" abstractType="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PC4"
            sid="dca47029-8958-4c15-a8a8-257a644ef180" name="PC 4" abstractType="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::System"
            name="System" abstractType="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"
            sid="60726f80-49f7-4b8a-8d41-04f5f93cd755" name="PL 1" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL1 #[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::PC3_PL1"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalLinkCategory1">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1::*trace*PL1*to*C10"
              sid="92eb07c4-6905-4c9f-adff-81587659ef3f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"/>
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1::*trace*PL1*to*C9"
              sid="66b8e066-0a01-4e22-8d27-278cca04d90f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2"
            sid="533c5bd6-9b0b-431e-8916-2d3a5f7b5a02" name="PL 2" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PA1_PL2 #[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL2"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalLinkCategory1">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2::*trace*PL2*to*C11"
              sid="5bc3b9f9-9380-41fe-a948-143e64ec65d2" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL4"
            sid="a18d8757-1485-4871-9219-94a04b67dbc9" name="PL 4" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL4 #[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::PC4_PL4">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL4::*trace*PL4*to*C2"
              sid="6556a069-5ebd-49c1-ac95-6cf03e210c59" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL4"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5"
            sid="66a20eec-7c25-4e75-aa36-b07acc9a7caa" name="PL 5" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PA2_PL5 #[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL5">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5::*trace*PL5*to*C3"
              sid="2e61afbc-57e0-49cb-b7f2-f2172c388984" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5"/>
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5::*trace*PL5*to*C4"
              sid="4a4e4e44-6391-4c2c-a43a-7e1f29ddf05f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5"/>
        </ownedPhysicalLinks>
      </ownedSystemContext>
      <ownedSystem xsi:type="org.polarsys.capella.core.data.ctx:System" id="[System]::PC1PC2::PC1PC2::SystemAnalysis::System"
          name="System">
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F1"
            sid="467db309-2deb-40d3-a886-ac9c571c4adf" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F2"
            sid="03a5e616-2bcb-4c1e-b57e-6e0d434a6674" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F3"
            sid="aab1a372-db20-4728-9b26-b8f06186e337" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F4"
            sid="69449c93-af90-4e9b-a791-478af4e87306" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F5"
            sid="1bbd3308-9d6a-4d56-9331-89354a73d1a5" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
            id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F6"
            sid="71544c3b-06d4-4e63-a4c0-23abd3c3c2d3" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6"
            sourceElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System"/>
        <ownedComponentExchangeCategories xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeCategory"
            id="[ComponentExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::ComponentExchangeCategory1"
            sid="cac985b3-8260-49df-aa9e-4899c29da2cf" name="ComponentExchangeCategory 1"
            exchanges="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3 #[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4"/>
        <ownedStateMachines xsi:type="org.polarsys.capella.core.data.capellacommon:StateMachine"
            id="[StateMachine]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalComponentStateMachine"
            sid="4f966a11-9ea5-46d4-b610-361a842aac3a" name="Physical Component State Machine">
          <ownedRegions xsi:type="org.polarsys.capella.core.data.capellacommon:Region"
              id="[Region]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalComponentStateMachine::DefaultRegion"
              sid="74634b76-12e1-4934-b7cd-046c25971abd" name="Default Region"/>
        </ownedStateMachines>
        <ownedStateMachines xsi:type="org.polarsys.capella.core.data.capellacommon:StateMachine"
            id="[StateMachine]::PC1PC2::PC1PC2::SystemAnalysis::System::SystemStateMachine"
            name="System State Machine">
          <ownedRegions xsi:type="org.polarsys.capella.core.data.capellacommon:Region"
              id="[Region]::PC1PC2::PC1PC2::SystemAnalysis::System::SystemStateMachine::DefaultRegion"
              name="Default Region"/>
        </ownedStateMachines>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3"
            sid="18425d39-8876-4a2f-9b38-0ffdda485527" name="BC1_1_C3" orientation="IN"
            kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3::*trace*BC1_1_C3*to*F1_FIP1"
              sid="5fe86901-eebf-4275-a1a6-673e4da737ab" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FIP1"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4"
            sid="c4137069-b033-4741-a06d-e71867104c70" name="BC1_1_C4" orientation="OUT"
            kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4::*trace*BC1_1_C4*to*F2_FOP2"
              sid="599c042a-c15f-4892-add0-f33c864eca37" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP2"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3"
            sid="2a6d374b-f8f7-4c36-abca-25b4d65368e1" name="BC1_2_C3" orientation="OUT"
            kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3::*trace*BC1_2_C3*to*F3_FOP2"
              sid="e479b79f-2019-4cce-9bad-bff3f248fe40" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP2"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3"
            sid="a101f1b9-7355-4589-917c-8a90e14f0619" name="BC2_1_C3" providedInterfaces="#[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
            orientation="OUT" kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3::*trace*BC2_1_C3*to*F4_FOP2"
              sid="ca04404f-b9fd-4d6e-ad82-df7ed5c83048" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP2"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1"
            sid="8dd60f28-27ee-407b-8f16-9467a9030bbc" name="BC2_2_C1" orientation="IN"
            kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1::*trace*BC2_2_C1*to*F5_FIP2"
              sid="9fb012f6-78aa-4f3b-9a3a-2ae53b9d53b6" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP2"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
            id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2"
            sid="44689799-efe0-4f00-98a2-5b04d4b2abb1" name="BC2_2_C2" orientation="OUT"
            kind="FLOW">
          <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
              id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2::*trace*BC2_2_C2*to*F6_FOP2"
              sid="79d6d65d-8253-4319-bbcc-9867dddcb755" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP2"
              sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL1"
            sid="c9bbe1af-fce2-4af0-9fd7-6216215d605d" name="PC 1_PL 1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL2"
            sid="7e9eff3a-c345-4a33-9dca-2d8eb4dbd368" name="PC 1_PL 2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL4"
            sid="bb85d010-8efc-492c-a526-ece8dca42dff" name="PC 2_PL 4"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL5"
            sid="1b7b1767-7829-4ecc-9b65-2d7b0e86220d" name="PC 2_PL 5"/>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1"
            sid="736ab025-af7b-40ea-b587-c192e17f3f2a" name="PhysicalPath 1">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*"
              sid="526c179a-53ea-4ca7-b3f3-839addaead1b" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*PA1"
              sid="574aa437-d03b-4b72-a042-cc4d1d69bf27" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PA1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*PL2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*PL2"
              sid="b24ecc86-9dbb-4c67-9176-b1f516089d09" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*"/>
        </ownedPhysicalPath>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2"
            sid="681e59a6-b10e-4e6f-9cfa-4a601a548052" name="PhysicalPath 2">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*"
              sid="a6628573-0b14-4361-9605-817adba46273" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*PC3"
              sid="5ccc573e-96e9-40bd-9cc2-2277404dd264" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PC3"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*PL1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*PL1"
              sid="c64d7f91-c1cc-4a96-844a-45dcc4c7e184" involver="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*"/>
        </ownedPhysicalPath>
        <ownedPhysicalLinkCategories xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkCategory"
            id="[PhysicalLinkCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalLinkCategory1"
            sid="0c0d0b7e-03a0-4e9b-abb1-43f44d0bcaea" name="PhysicalLinkCategory 1"
            links="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1 #[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2"/>
      </ownedSystem>
      <ownedActorPkg xsi:type="org.polarsys.capella.core.data.ctx:ActorPkg" id="[ActorPkg]::PC1PC2::PC1PC2::SystemAnalysis::Actors"
          name="Actors">
        <ownedActors xsi:type="org.polarsys.capella.core.data.ctx:Actor" id="[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1"
            sid="426f30bc-8e88-4ac7-8f68-4acc3b30fb38" name="PA 1">
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::*trace*PA1*to*F10"
              sid="430fc18e-9656-46e5-9e68-cc245aef7724" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PA1_PL2"
              sid="02303baa-ddf6-4e54-861e-65eda88b37ca" name="PA 1_PL 2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1"
              sid="bf3bf58e-183d-457f-abf2-f21b87ed7e31" name="PC 7_C1" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1::*trace*PC7_C1*to*F10_FIP1"
                sid="91dcdf2b-9d9b-4a92-8805-2eaf4320a72c" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10::F10_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1"/>
          </ownedFeatures>
        </ownedActors>
        <ownedActors xsi:type="org.polarsys.capella.core.data.ctx:Actor" id="[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2"
            sid="d5e7cdc0-0cde-46aa-b7fc-845fb09bc501" name="PA 2">
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::*trace*PA2*to*F14"
              sid="185a7515-4a30-470f-8d60-3b07828f06c4" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::*trace*PA2*to*F15"
              sid="4bddee26-4866-402c-b22c-f986be51e8f4" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PA2_PL5"
              sid="23ba1884-ce0a-4acc-804f-e8bae93263cd" name="PA 2_PL 5"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1"
              sid="052292a5-5314-4896-af00-dd6834ca6849" name="PC 10_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1::*trace*PC10_C1*to*F14_FOP2"
                sid="3668c64d-9733-4cfc-a67e-a6cb0546794a" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2"
              sid="cca7c7af-f3ec-4ec8-a955-98aeda2c3704" name="PC 10_C2" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2::*trace*PC10_C2*to*F15_FIP2"
                sid="f460102c-54bc-4e64-891e-ebbbefcb83ff" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2"/>
          </ownedFeatures>
        </ownedActors>
        <ownedActors xsi:type="org.polarsys.capella.core.data.ctx:Actor" id="[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3"
            sid="d330a5d4-6425-408e-bb2f-1cdd54a6778b" name="PC 3">
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::*trace*PC3*to*F7"
              sid="a03b7ea4-0c95-41a8-bfb9-a47b9a704d04" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::*trace*PC3*to*F9"
              sid="24123787-6fbd-47fb-b06d-4209d6a3431c" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1"
              sid="fbf7e789-0705-4e91-b0b4-c92757a893f2" name="BC3_1_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*F7_FOP1"
                sid="55b1e022-fb0e-441e-8b32-d0517466521a" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7::F7_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1"
              sid="c67a0a5f-735a-4369-b319-371bfd32d741" name="BC3_2_C1" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*F9_FIP1"
                sid="6d49e752-f23b-4938-91ea-150c1b7f292f" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9::F9_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::PC3_PL1"
              sid="b091f9e1-0b4a-4838-9392-2d2fb100d1a3" name="PC 3_PL 1"/>
        </ownedActors>
        <ownedActors xsi:type="org.polarsys.capella.core.data.ctx:Actor" id="[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4"
            sid="9cc3cf87-50c2-4cfb-aee2-54b48fd3e70f" name="PC 4">
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::*trace*PC4*to*F13"
              sid="04c27865-661d-45df-a71f-ba137efed4f7" targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13"
              sourceElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2"
              sid="376eea07-1f51-4e0a-ae14-974e6143d3c3" name="BC4_2_C2" requiredInterfaces="#[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
              orientation="IN" kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*F13_FIP1"
                sid="653b11ef-b60e-450f-97b4-323c924c1990" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13::F13_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::PC4_PL4"
              sid="5c7eea42-0bf6-4e74-b1e4-00bfa4118819" name="PC 4_PL 4"/>
        </ownedActors>
      </ownedActorPkg>
      <ownedMissionPkg xsi:type="org.polarsys.capella.core.data.ctx:MissionPkg" id="[MissionPkg]::PC1PC2::PC1PC2::SystemAnalysis::Missions"
          name="Missions"/>
      <ownedOperationalAnalysisRealizations xsi:type="org.polarsys.capella.core.data.ctx:OperationalAnalysisRealization"
          id="[OperationalAnalysisRealization]::PC1PC2::PC1PC2::SystemAnalysis::*trace*SystemAnalysis*to*OperationalAnalysis"
          targetElement="#[OperationalAnalysis]::PC1PC2::PC1PC2::OperationalAnalysis"
          sourceElement="#[SystemAnalysis]::PC1PC2::PC1PC2::SystemAnalysis"/>
    </ownedArchitectures>
    <ownedArchitectures xsi:type="org.polarsys.capella.core.data.la:LogicalArchitecture"
        id="[LogicalArchitecture]::PC1PC2::PC1PC2::LogicalArchitecture" name="Logical Architecture">
      <ownedConstraints xsi:type="org.polarsys.capella.core.data.capellacore:Constraint"
          id="[Constraint]::PC1PC2::PC1PC2::LogicalArchitecture::shielded" sid="897e28a1-1882-4995-a191-6065eae5b0a5"
          name="shielded" summary="The physical link shall be shielded." constrainedElements="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"/>
      <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
          id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::*trace*shielded*to*shielded"
          targetElement="#[Constraint]::PC1PC2::PC1PC2::SystemAnalysis::shielded"
          sourceElement="#[Constraint]::PC1PC2::PC1PC2::LogicalArchitecture::shielded"/>
      <ownedFunctionPkg xsi:type="org.polarsys.capella.core.data.la:LogicalFunctionPkg"
          id="[LogicalFunctionPkg]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions"
          name="Logical Functions">
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::*trace*ExchangeCategory1*to*ExchangeCategory1"
            targetElement="#[ExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::ExchangeCategory1"
            sourceElement="#[ExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::ExchangeCategory1"/>
        <ownedCategories xsi:type="org.polarsys.capella.core.data.fa:ExchangeCategory"
            id="[ExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::ExchangeCategory1"
            sid="e4d13e0f-4334-414b-9e24-eb30ba446886" name="ExchangeCategory 1" exchanges="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F5 #[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13 #[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15"/>
        <ownedLogicalFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
            id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction"
            name="Root Logical Function">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F13"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F13"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::0"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4_F13"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4_F13"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::1"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F4"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::10"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::11"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F15"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F15"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::12"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F15"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F15"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::13"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F14_F15"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F14_F15"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::14"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F14"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F14"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::2"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1_F4"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1_F4"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::3"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F1"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::4"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F7_F1"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F7_F1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::5"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2::*to*F7"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F7"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::6"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3_F10"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3_F10"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::7"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F10"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F10"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::8"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F3"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace**to*::9"
              targetElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1::*to*F6_F3"
              sourceElement="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F3"/>
          <ownedFunctionalChains xsi:type="org.polarsys.capella.core.data.fa:FunctionalChain"
              id="[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
              sid="c9e06ab2-57d2-4c84-a844-983d93a74bcd" name="FunctionalChain 1">
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F10"
                sid="41c5242e-3030-4709-b369-dfdedd53e003" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F14"
                sid="e362f641-d1ae-4c04-9200-a98300ab7428" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F14_F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F14_F15"
                sid="91f70338-0ff8-4630-80d2-fbee7cfe6c1c" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F15"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F15"
                sid="98f8580d-e5af-4dfd-915b-04cd02a3f4b4" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3"
                sid="9a1fefae-d8f3-4708-ae54-875fbe97ed4c" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3_F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3_F10"
                sid="95d64f7f-c430-4dd4-bff6-9e774edd691d" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F10"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F10"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6"
                sid="2a53b8b6-b599-4940-8429-7cc9333263a6" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F15 #[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F3"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F15"
                sid="bffb0ce9-6f08-4c1b-8822-2b6862fb15ff" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F15"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F6_F3"
                sid="5e0681ff-a39a-4336-a61d-4e4c21bd2402" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F3"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*to*F3"/>
            <ownedFunctionalChainRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainRealization"
                id="[FunctionalChainRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1::*trace*FunctionalChain1*to*FunctionalChain1"
                targetElement="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain1"
                sourceElement="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain1"/>
          </ownedFunctionalChains>
          <ownedFunctionalChains xsi:type="org.polarsys.capella.core.data.fa:FunctionalChain"
              id="[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
              sid="4a1447c5-3e51-476d-8f04-7d728ba4f6fc" name="FunctionalChain 2">
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1"
                sid="bdca530a-fe3a-422b-aafb-b03400203c41" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1_F4"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F13"
                sid="96055fd6-eb51-4d0d-b105-5a0ab71a0ce7" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1_F4"
                sid="424c28d2-087a-4a8f-b9ea-184f521642a4" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1_F4"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4"
                sid="a4b3ecaf-daed-424a-9fce-3a9d4c68b727" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4_F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F4_F13"
                sid="44d2845a-1c64-4665-9796-535522c14b92" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F13"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F7"
                sid="fd23af82-3244-442f-a8e5-c88508cfec7a" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F7_F1"/>
            <ownedFunctionalChainInvolvements xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainInvolvement"
                id="[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F7_F1"
                sid="38470f67-e169-44e4-a1f5-2278043d0ba1" involver="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"
                involved="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7_F1"
                nextFunctionalChainInvolvements="#[FunctionalChainInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*to*F1"/>
            <ownedFunctionalChainRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalChainRealization"
                id="[FunctionalChainRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2::*trace*FunctionalChain2*to*FunctionalChain2"
                targetElement="#[FunctionalChain]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::FunctionalChain2"
                sourceElement="#[FunctionalChain]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::FunctionalChain2"/>
          </ownedFunctionalChains>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1"
              sid="3a7d9969-718f-4baf-9b71-6ba234453f19" name="F1">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FIP1"
                sid="ceb49782-fe5c-4532-9d4f-9221dbb1a6cd" name="F1_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FIP1::*trace*F1_FIP1*to*F1_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FIP1"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FOP1"
                sid="bda58fb8-7ac4-4d21-8a06-9b55104d7a73" name="F1_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FOP1::*trace*F1_FOP1*to*F1_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1::F1_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FOP1"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::*trace*F1*to*F1"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10"
              sid="2783ff4a-21b0-416e-b3cf-956101b9117e" name="F10">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::F10_FIP1"
                sid="1204fc54-26fc-47a9-8cec-5571035b4e44" name="F10_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::F10_FIP1::*trace*F10_FIP1*to*F10_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10::F10_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::F10_FIP1"/>
            </inputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::*trace*F10*to*F10"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F10"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13"
              sid="7d6dde2f-89f2-4ee2-9b91-7daea29f7092" name="F13">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::F13_FIP1"
                sid="af9a1dd5-19d8-4cbd-b9a1-94d9a900ba60" name="F13_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::F13_FIP1::*trace*F13_FIP1*to*F13_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13::F13_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::F13_FIP1"/>
            </inputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::*trace*F13*to*F13"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F13"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14"
              sid="9f9913ab-005a-405f-b26a-b36faaa81643" name="F14">
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP1"
                sid="d1e48d00-854d-4e12-a180-e72bc9d31fd3" name="F14_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP1::*trace*F14_FOP1*to*F14_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP1"/>
            </outputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP2"
                sid="80c24b18-d1f6-4ddf-9f2c-a47a07478b56" name="F14_FOP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP2::*trace*F14_FOP2*to*F14_FOP2"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14::F14_FOP2"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP2"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::*trace*F14*to*F14"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15"
              sid="627bb54c-38f5-49cc-a986-7235ab42b457" name="F15">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP1"
                sid="17da34c8-c894-4965-9709-03af0ecee256" name="F15_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP1::*trace*F15_FIP1*to*F15_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP1"/>
            </inputs>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP2"
                sid="b150ebc5-b611-4d79-a4aa-2bf293c58f4f" name="F15_FIP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP2::*trace*F15_FIP2*to*F15_FIP2"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15::F15_FIP2"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP2"/>
            </inputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::*trace*F15*to*F15"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F15"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2"
              sid="d261c208-ba2b-4776-8429-fdb39001f72e" name="F2">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FIP1"
                sid="a4e47c69-ed32-4eb7-9cee-f1f047660124" name="F2_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FIP1::*trace*F2_FIP1*to*F2_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FIP1"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP1"
                sid="8ff35c3e-c741-470f-a285-6356176e4ab8" name="F2_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP1::*trace*F2_FOP1*to*F2_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP1"/>
            </outputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP2"
                sid="37e2f749-4761-456d-9802-294d027babf4" name="F2_FOP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP2::*trace*F2_FOP2*to*F2_FOP2"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2::F2_FOP2"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP2"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::*trace*F2*to*F2"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3"
              sid="9fd1ab00-110f-4002-8a5d-34ba440cb588" name="F3">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FIP1"
                sid="9d07c97a-6de8-45ab-aa26-a51211d49ecf" name="F3_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FIP1::*trace*F3_FIP1*to*F3_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FIP1"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP1"
                sid="d8b8d2c3-e7c6-4327-884f-532709495cde" name="F3_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP1::*trace*F3_FOP1*to*F3_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP1"/>
            </outputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP2"
                sid="925e38ba-f792-4733-a01c-1f8c4d50df46" name="F3_FOP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP2::*trace*F3_FOP2*to*F3_FOP2"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3::F3_FOP2"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP2"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::*trace*F3*to*F3"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4"
              sid="890d6980-00b1-4273-932d-1c39ed6be099" name="F4">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP1"
                sid="4ff24d81-8654-4b0a-869d-ebb79290d907" name="F4_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP1::*trace*F4_FIP1*to*F4_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP1"/>
            </inputs>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP2"
                sid="391acc1a-50e9-4e7b-b8b0-7056137881ad" name="F4_FIP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP2::*trace*F4_FIP2*to*F4_FIP2"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FIP2"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP2"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP1"
                sid="7e3773e5-c67c-4a35-9dec-676dce73cf61" name="F4_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP1::*trace*F4_FOP1*to*F4_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP1"/>
            </outputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP2"
                sid="92ae2e45-5adc-4ca8-94a8-146bff9c2bf6" name="F4_FOP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP2::*trace*F4_FOP2*to*F4_FOP2"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4::F4_FOP2"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP2"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::*trace*F4*to*F4"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5"
              sid="54c6c4d1-fa73-4ae5-88b7-a89850624cc1" name="F5">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP1"
                sid="4c011162-2b50-440e-9df8-c7687f690dd4" name="F5_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP1::*trace*F5_FIP1*to*F5_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP1"/>
            </inputs>
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP2"
                sid="aaac1d91-8cc9-40a3-b880-74327a38167e" name="F5_FIP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP2::*trace*F5_FIP2*to*F5_FIP2"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FIP2"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP2"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FOP1"
                sid="7dfd9c67-92bf-410b-8214-5b2ba868f7fd" name="F5_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FOP1::*trace*F5_FOP1*to*F5_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5::F5_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FOP1"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::*trace*F5*to*F5"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6"
              sid="671b7ec3-746c-472a-b9df-8df591680f3f" name="F6">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FIP1"
                sid="d17a5b78-7a35-4c83-bf87-7256664c9dd0" name="F6_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FIP1::*trace*F6_FIP1*to*F6_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FIP1"/>
            </inputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP1"
                sid="8c597076-26cc-4d13-b71e-6d09269e7eaf" name="F6_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP1::*trace*F6_FOP1*to*F6_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP1"/>
            </outputs>
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP2"
                sid="50c72749-239b-4b1c-82e8-b9d38f47e4cc" name="F6_FOP2">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP2::*trace*F6_FOP2*to*F6_FOP2"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6::F6_FOP2"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP2"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::*trace*F6*to*F6"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7"
              sid="193c3950-b0cd-4a0d-aaf4-558b6329caf8" name="F7">
            <outputs xsi:type="org.polarsys.capella.core.data.fa:FunctionOutputPort"
                id="[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::F7_FOP1"
                sid="3942cc19-abcf-455d-b61d-cd9c45d583b4" name="F7_FOP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::F7_FOP1::*trace*F7_FOP1*to*F7_FOP1"
                  targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7::F7_FOP1"
                  sourceElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::F7_FOP1"/>
            </outputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::*trace*F7*to*F7"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7"/>
          </ownedFunctions>
          <ownedFunctions xsi:type="org.polarsys.capella.core.data.la:LogicalFunction"
              id="[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9"
              sid="081fd569-ab65-4046-872e-86a1ceddc89a" name="F9">
            <inputs xsi:type="org.polarsys.capella.core.data.fa:FunctionInputPort"
                id="[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::F9_FIP1"
                sid="6f7ca910-b850-454c-bb8f-1044e474d70b" name="F9_FIP1">
              <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                  id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::F9_FIP1::*trace*F9_FIP1*to*F9_FIP1"
                  targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9::F9_FIP1"
                  sourceElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::F9_FIP1"/>
            </inputs>
            <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
                id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::*trace*F9*to*F9"
                targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F9"
                sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9"/>
          </ownedFunctions>
          <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
              id="[FunctionRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::*trace*RootLogicalFunction*to*RootSystemFunction"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction"
              sourceElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction"/>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F15"
              sid="79ac8bd8-d214-4eb2-b587-d785ac11614f" name="F14_F15" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F15::*trace*F14_F15*to*F14_F15"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F15"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F15"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F5"
              sid="c927b8f2-e469-4a7b-bc35-97c27e926fa5" name="F14_F5" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::ExchangeCategory1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F5::*trace*F14_F5*to*F14_F5"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F5"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F5"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1_F4"
              sid="8254a806-1e75-4bb9-ad0a-f232d155c49c" name="F1_F4" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1_F4::*trace*F1_F4*to*F1_F4"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1_F4"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1_F4"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F4"
              sid="a9a3750b-dc14-4528-972d-54e5cdde95a0" name="F2_F4" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F4::*trace*F2_F4*to*F2_F4"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F4"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F4"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F9"
              sid="f5b67cf6-997d-48e2-85a5-dba67b91ecf9" name="F2_F9" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::F9_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP2">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F9::*trace*F2_F9*to*F2_F9"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F9"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F9"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F10"
              sid="7b15000a-b546-4304-b0d7-4105cac51cf5" name="F3_F10" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::F10_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP2">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F10::*trace*F3_F10*to*F3_F10"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F10"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F10"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F2"
              sid="29c52b30-8287-4551-9277-aab3ee7dd458" name="F3_F2" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F2::*trace*F3_F2*to*F3_F2"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F2"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F2"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13"
              sid="8f34374f-1b72-4bb2-88b2-669ae950a82b" name="F4_F13" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::F13_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::ExchangeCategory1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13::*trace*F4_F13*to*F4_F13"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F5"
              sid="31513aa7-c0cd-424d-b062-82d1f31957c9" name="F4_F5" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F5::*trace*F4_F5*to*F4_F5"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F5"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F5"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5_F6"
              sid="b6ae4ac9-c7d6-42d5-9367-c989683f1bec" name="F5_F6" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5_F6::*trace*F5_F6*to*F5_F6"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5_F6"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5_F6"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15"
              sid="8b577193-6573-4a61-b7ce-d32faf034cdd" name="F6_F15" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP2"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP2"
              categories="#[ExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::ExchangeCategory1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15::*trace*F6_F15*to*F6_F15"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F3"
              sid="ef3c63a3-924a-4197-8667-f68cbd0ccb00" name="F6_F3" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP1"
              exchangedItems="#[ExchangeItem]::PC1PC2::PC1PC2::SystemAnalysis::Data::ExchangeItem1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F3::*trace*F6_F3*to*F6_F3"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F3"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F3"/>
          </ownedFunctionalExchanges>
          <ownedFunctionalExchanges xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchange"
              id="[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7_F1"
              sid="19f65f33-2836-4ef7-beb8-62851ed7c627" name="F7_F1" target="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FIP1"
              source="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::F7_FOP1">
            <ownedFunctionalExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionalExchangeRealization"
                id="[FunctionalExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7_F1::*trace*F7_F1*to*F7_F1"
                targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7_F1"
                sourceElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7_F1"/>
          </ownedFunctionalExchanges>
        </ownedLogicalFunctions>
      </ownedFunctionPkg>
      <ownedAbstractCapabilityPkg xsi:type="org.polarsys.capella.core.data.la:CapabilityRealizationPkg"
          id="[CapabilityRealizationPkg]::PC1PC2::PC1PC2::LogicalArchitecture::Capabilities"
          name="Capabilities"/>
      <ownedInterfacePkg xsi:type="org.polarsys.capella.core.data.cs:InterfacePkg"
          id="[InterfacePkg]::PC1PC2::PC1PC2::LogicalArchitecture::Interfaces" name="Interfaces"/>
      <ownedDataPkg xsi:type="org.polarsys.capella.core.data.information:DataPkg"
          id="[DataPkg]::PC1PC2::PC1PC2::LogicalArchitecture::Data" name="Data"/>
      <ownedLogicalContext xsi:type="org.polarsys.capella.core.data.la:LogicalContext"
          id="[LogicalContext]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext"
          name="Logical Context">
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C10*to*F2_F9"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F9"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C11*to*F3_F10"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F10"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C2*to*F4_F13"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4_F13"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C3*to*F14_F5"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F14_F5"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C4*to*F6_F15"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F15"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C6*to*F6_F3"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6_F3"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C6"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C7*to*F3_F2"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3_F2"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C7"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C8*to*F1_F4"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1_F4"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C8*to*F2_F4"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2_F4"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*C9*to*F7_F1"
            targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F7_F1"
            sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3::*trace*C3*to*F14_F5"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3::*trace*C3*to*F14_F5"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::0"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4::*trace*C4*to*F6_F15"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4::*trace*C4*to*F6_F15"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::1"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9::*trace*C9*to*F7_F1"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9::*trace*C9*to*F7_F1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::10"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5::*trace*PL5*to*C3"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5::*trace*PL5*to*C3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::2"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10::*trace*C10*to*F2_F9"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10::*trace*C10*to*F2_F9"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::3"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11::*trace*C11*to*F3_F10"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11::*trace*C11*to*F3_F10"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::4"
            targetElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2::*trace*C2*to*F4_F13"
            sourceElement="#[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2::*trace*C2*to*F4_F13"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::5"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1::*trace*PL1*to*C10"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1::*trace*PL1*to*C10"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::6"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1::*trace*PL1*to*C9"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1::*trace*PL1*to*C9"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::7"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2::*trace*PL2*to*C11"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2::*trace*PL2*to*C11"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::8"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL4::*trace*PL4*to*C2"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4::*trace*PL4*to*C2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace**to*::9"
            targetElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5::*trace*PL5*to*C4"
            sourceElement="#[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5::*trace*PL5*to*C4"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*PA1*to*PA1"
            targetElement="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PA1"
            sourceElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*PA2*to*PA2"
            targetElement="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PA2"
            sourceElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*PC3*to*PC3"
            targetElement="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PC3"
            sourceElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::*trace*PC4*to*PC4"
            targetElement="#[Part]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PC4"
            sourceElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC4"/>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"
            sid="d382e268-d27f-4a75-80ae-3271cc3666dd" name="C 10" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10::*trace*C10*to*F2_F9"
              sid="6b4495e5-4c60-464b-b0ea-d0343b649c5b" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F9"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10::*trace*C10*to*C10"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C10"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"
            sid="d2e547f3-e082-4572-bc77-04c8b6e4f6b0" name="C 11" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11::*trace*C11*to*F3_F10"
              sid="482f6907-8f92-470e-bb7f-1dd6d38faea8" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F10"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11::*trace*C11*to*C11"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C11"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"
            sid="66941f86-e6fb-45e6-80a6-311edf75e3b4" name="C 2" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2::*trace*C2*to*F4_F13"
              sid="74a91800-670e-4c9e-9557-70f0845ef10e" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4_F13"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2::*trace*C2*to*C2"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C2"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"
            sid="ffcfbd01-e354-4771-9b8a-df171253d29c" name="C 3" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1"
            kind="FLOW" categories="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::ComponentExchangeCategory1">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3::*trace*C3*to*F14_F5"
              sid="b7975b66-6fce-497a-9fce-670830178ca9" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14_F5"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3::*trace*C3*to*C3"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C3"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"
            sid="15cced67-b55a-47b2-85d4-a2944f5c330a" name="C 4" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2"
            kind="FLOW" categories="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::ComponentExchangeCategory1">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4::*trace*C4*to*F6_F15"
              sid="e534cfbf-d7bb-4df9-837a-dc0de1147596" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F15"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4::*trace*C4*to*C4"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C4"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C5"
            sid="6fc704d9-727a-4dac-b31c-6e7c62d37e4c" name="C 5" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C1"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C3"
            kind="FLOW"/>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C6"
            sid="12c5e9ea-0b22-4bc4-a32e-933bfd49328b" name="C 6" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C4"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C6::*trace*C6*to*F6_F3"
              sid="e12352c0-8ca3-4b1f-ac87-f77b47a3c2eb" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6_F3"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C6"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C7"
            sid="f7f23b8a-ce59-4aa6-973c-ceb2f1ba1edf" name="C 7" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C2"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C1"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C7::*trace*C7*to*F3_F2"
              sid="054ff5b9-3945-474d-ab26-095593fe784b" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3_F2"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C7"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8"
            sid="1459367d-310d-48da-bbdc-4d249e96c1d5" name="C 8" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8::*trace*C8*to*F1_F4"
              sid="e83d2905-53f6-4407-a98a-565f764059b6" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1_F4"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8"/>
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8::*trace*C8*to*F2_F4"
              sid="3291aa2c-76f3-4bea-8991-2a8c83198df9" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2_F4"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C8"/>
        </ownedComponentExchanges>
        <ownedComponentExchanges xsi:type="org.polarsys.capella.core.data.fa:ComponentExchange"
            id="[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"
            sid="6547da1e-3045-4692-ad6c-7eda467be007" name="C 9" source="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1"
            target="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3"
            kind="FLOW">
          <ownedComponentExchangeFunctionalExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeFunctionalExchangeAllocation"
              id="[ComponentExchangeFunctionalExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9::*trace*C9*to*F7_F1"
              sid="f47e1352-67b9-4a0f-903f-24fe8dfa0bd6" targetElement="#[FunctionalExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7_F1"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"/>
          <ownedComponentExchangeRealizations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeRealization"
              id="[ComponentExchangeRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9::*trace*C9*to*C9"
              targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::C9"
              sourceElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"/>
        </ownedComponentExchanges>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::LogicalSystem"
            name="Logical System" abstractType="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA1"
            sid="95108124-3690-45ea-b87c-b376c37d6c4c" name="PA 1" abstractType="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA2"
            sid="492a7fa7-98ee-48e7-9ac6-37ae01e0f709" name="PA 2" abstractType="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC3"
            sid="e8b1fe6f-6eaa-46d4-b005-0832fa59e2c5" name="PC 3" abstractType="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC4"
            sid="dca47029-8958-4c15-a8a8-257a644ef180" name="PC 4" abstractType="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4"/>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"
            sid="60726f80-49f7-4b8a-8d41-04f5f93cd755" name="PL 1" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL1 #[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::PC3_PL1"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalLinkCategory1">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1::*trace*PL1*to*C10"
              sid="92eb07c4-6905-4c9f-adff-81587659ef3f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"/>
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1::*trace*PL1*to*C9"
              sid="66b8e066-0a01-4e22-8d27-278cca04d90f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"/>
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1::*trace*PL1*to*PL1"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL1"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"
            sid="533c5bd6-9b0b-431e-8916-2d3a5f7b5a02" name="PL 2" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PA1_PL2 #[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL2"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalLinkCategory1">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2::*trace*PL2*to*C11"
              sid="5bc3b9f9-9380-41fe-a948-143e64ec65d2" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"/>
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2::*trace*PL2*to*PL2"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL2"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4"
            sid="a18d8757-1485-4871-9219-94a04b67dbc9" name="PL 4" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL4 #[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::PC4_PL4">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4::*trace*PL4*to*C2"
              sid="6556a069-5ebd-49c1-ac95-6cf03e210c59" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4"/>
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4::*trace*PL4*to*PL4"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL4"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5"
            sid="66a20eec-7c25-4e75-aa36-b07acc9a7caa" name="PL 5" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PA2_PL5 #[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL5">
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5::*trace*PL5*to*C3"
              sid="2e61afbc-57e0-49cb-b7f2-f2172c388984" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5"/>
          <ownedComponentExchangeAllocations xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeAllocation"
              id="[ComponentExchangeAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5::*trace*PL5*to*C4"
              sid="4a4e4e44-6391-4c2c-a43a-7e1f29ddf05f" targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5"/>
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5::*trace*PL5*to*PL5"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::SystemAnalysis::SystemContext::PL5"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5"/>
        </ownedPhysicalLinks>
      </ownedLogicalContext>
      <ownedLogicalComponent xsi:type="org.polarsys.capella.core.data.la:LogicalComponent"
          id="[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem"
          name="Logical System">
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*"
            targetElement="#[StateMachine]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalComponentStateMachine"
            sourceElement="#[StateMachine]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::0"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*PL2"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PL2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::1"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::2"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1::*to*PA1"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PA1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::3"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*PL1"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PL1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::4"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace**to*::5"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2::*to*PC3"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PC3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace*ComponentExchangeCategory1*to*ComponentExchangeCategory1"
            targetElement="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::ComponentExchangeCategory1"
            sourceElement="#[ComponentExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::ComponentExchangeCategory1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace*DefaultRegion*to*DefaultRegion"
            targetElement="#[Region]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalComponentStateMachine::DefaultRegion"
            sourceElement="#[Region]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine::DefaultRegion"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace*PhysicalLinkCategory1*to*PhysicalLinkCategory1"
            targetElement="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalLinkCategory1"
            sourceElement="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalLinkCategory1"/>
        <ownedComponentExchangeCategories xsi:type="org.polarsys.capella.core.data.fa:ComponentExchangeCategory"
            id="[ComponentExchangeCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::ComponentExchangeCategory1"
            sid="cac985b3-8260-49df-aa9e-4899c29da2cf" name="ComponentExchangeCategory 1"
            exchanges="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3 #[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"/>
        <ownedStateMachines xsi:type="org.polarsys.capella.core.data.capellacommon:StateMachine"
            id="[StateMachine]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine"
            sid="4f966a11-9ea5-46d4-b610-361a842aac3a" name="Physical Component State Machine">
          <ownedRegions xsi:type="org.polarsys.capella.core.data.capellacommon:Region"
              id="[Region]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine::DefaultRegion"
              sid="74634b76-12e1-4934-b7cd-046c25971abd" name="Default Region"/>
        </ownedStateMachines>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"
            sid="a0089dca-d892-4fd6-839d-ba4cc201fa94" name="BC1_1" abstractType="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"
            sid="c0415898-3aa1-4be2-91e8-d68cab376b16" name="BC1_2" abstractType="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"
            sid="57b6ab8a-c599-4231-81ab-12a1eb39de1e" name="BC2_1" abstractType="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"
            sid="cbb27ab6-4cb3-40c6-9eb2-5557e12c07ba" name="BC2_2" abstractType="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL1"
            sid="c9bbe1af-fce2-4af0-9fd7-6216215d605d" name="PC 1_PL 1">
          <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
              id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL1::*trace*PC1_PL1*to*PC1_PL1"
              targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL1"
              sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL1"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL2"
            sid="7e9eff3a-c345-4a33-9dca-2d8eb4dbd368" name="PC 1_PL 2">
          <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
              id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL2::*trace*PC1_PL2*to*PC1_PL2"
              targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC1_PL2"
              sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL2"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL4"
            sid="bb85d010-8efc-492c-a526-ece8dca42dff" name="PC 2_PL 4">
          <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
              id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL4::*trace*PC2_PL4*to*PC2_PL4"
              targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL4"
              sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL4"/>
        </ownedFeatures>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort" id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL5"
            sid="1b7b1767-7829-4ecc-9b65-2d7b0e86220d" name="PC 2_PL 5">
          <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
              id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL5::*trace*PC2_PL5*to*PC2_PL5"
              targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::System::PC2_PL5"
              sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL5"/>
        </ownedFeatures>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"
            sid="736ab025-af7b-40ea-b587-c192e17f3f2a" name="PhysicalPath 1">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*"
              sid="526c179a-53ea-4ca7-b3f3-839addaead1b" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PA1"
              sid="574aa437-d03b-4b72-a042-cc4d1d69bf27" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PL2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PL2"
              sid="b24ecc86-9dbb-4c67-9176-b1f516089d09" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*"/>
          <ownedPhysicalPathRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathRealization"
              id="[PhysicalPathRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*trace*PhysicalPath1*to*PhysicalPath1"
              targetElement="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath1"
              sourceElement="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"/>
        </ownedPhysicalPath>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"
            sid="681e59a6-b10e-4e6f-9cfa-4a601a548052" name="PhysicalPath 2">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*"
              sid="a6628573-0b14-4361-9605-817adba46273" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PC3"
              sid="5ccc573e-96e9-40bd-9cc2-2277404dd264" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC3"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PL1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PL1"
              sid="c64d7f91-c1cc-4a96-844a-45dcc4c7e184" involver="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*"/>
          <ownedPhysicalPathRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathRealization"
              id="[PhysicalPathRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*trace*PhysicalPath2*to*PhysicalPath2"
              targetElement="#[PhysicalPath]::PC1PC2::PC1PC2::SystemAnalysis::System::PhysicalPath2"
              sourceElement="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"/>
        </ownedPhysicalPath>
        <ownedPhysicalLinkCategories xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkCategory"
            id="[PhysicalLinkCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalLinkCategory1"
            sid="0c0d0b7e-03a0-4e9b-abb1-43f44d0bcaea" name="PhysicalLinkCategory 1"
            links="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1 #[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"/>
        <ownedLogicalComponents xsi:type="org.polarsys.capella.core.data.la:LogicalComponent"
            id="[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"
            sid="db83fc69-3c48-4ed6-9837-2f310ab9e45f" name="BC1_1">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F1"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F1"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F2"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F2"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F1"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace**to*::0"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F2"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace**to*::1"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3::*trace*BC1_1_C3*to*F1_FIP1"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3::*trace*BC1_1_C3*to*F1_FIP1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace**to*::2"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4::*trace*BC1_1_C4*to*F2_FOP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4::*trace*BC1_1_C4*to*F2_FOP2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F1"
              sid="467db309-2deb-40d3-a886-ac9c571c4adf" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::*trace*BC1_1*to*F2"
              sid="03a5e616-2bcb-4c1e-b57e-6e0d434a6674" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C1"
              sid="947e8a10-518c-4156-bcfe-053bc2fe52c4" name="BC1_1_C1" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C1::*trace*BC1_1_C1*to*F2_FIP1"
                sid="87656331-19f3-4344-949d-99b43d29494b" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2"
              sid="8216c372-68b5-446b-b4f9-969f72d6a6f0" name="BC1_1_C2" orientation="OUT"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2::*trace*BC1_1_C2*to*F1_FOP1"
                sid="16f51ae9-c4e3-4327-a989-6817fc5f16ff" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2::*trace*BC1_1_C2*to*F2_FOP1"
                sid="3537a7c5-e108-410e-9308-d3ffe6badbc5" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3"
              sid="18425d39-8876-4a2f-9b38-0ffdda485527" name="BC1_1_C3" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3::*trace*BC1_1_C3*to*BC1_1_C3"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C3"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3::*trace*BC1_1_C3*to*F1_FIP1"
                sid="5fe86901-eebf-4275-a1a6-673e4da737ab" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F1::F1_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C3"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4"
              sid="c4137069-b033-4741-a06d-e71867104c70" name="BC1_1_C4" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4::*trace*BC1_1_C4*to*BC1_1_C4"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_1_C4"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4::*trace*BC1_1_C4*to*F2_FOP2"
                sid="599c042a-c15f-4892-add0-f33c864eca37" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F2::F2_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1::BC1_1_C4"/>
          </ownedFeatures>
        </ownedLogicalComponents>
        <ownedLogicalComponents xsi:type="org.polarsys.capella.core.data.la:LogicalComponent"
            id="[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"
            sid="6ec3368a-3074-4dd1-91de-b79e702d54ff" name="BC1_2">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::*trace*BC1_2*to*F3"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F3"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F3"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::*trace*BC1_2*to*F3"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::*trace**to*::0"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3::*trace*BC1_2_C3*to*F3_FOP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3::*trace*BC1_2_C3*to*F3_FOP2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::*trace*BC1_2*to*F3"
              sid="aab1a372-db20-4728-9b26-b8f06186e337" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C1"
              sid="820ad25c-f56e-4292-a34c-241a1bb7d9e1" name="BC1_2_C1" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C1::*trace*BC1_2_C1*to*F3_FIP1"
                sid="85420f52-b277-4c90-bec0-6b60249b4f35" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C2"
              sid="01c60ab3-95da-4690-bd5c-4954e8ff5995" name="BC1_2_C2" orientation="OUT"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C2::*trace*BC1_2_C2*to*F3_FOP1"
                sid="e8bfe244-b292-4798-b81a-3eaa484e3778" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3"
              sid="2a6d374b-f8f7-4c36-abca-25b4d65368e1" name="BC1_2_C3" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3::*trace*BC1_2_C3*to*BC1_2_C3"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC1_2_C3"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3::*trace*BC1_2_C3*to*F3_FOP2"
                sid="e479b79f-2019-4cce-9bad-bff3f248fe40" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F3::F3_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2::BC1_2_C3"/>
          </ownedFeatures>
        </ownedLogicalComponents>
        <ownedLogicalComponents xsi:type="org.polarsys.capella.core.data.la:LogicalComponent"
            id="[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"
            sid="18a04e83-b00e-4529-8f52-2fa03931d78d" name="BC2_1">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::*trace*BC2_1*to*F4"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F4"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F4"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::*trace*BC2_1*to*F4"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::*trace**to*::0"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3::*trace*BC2_1_C3*to*F4_FOP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3::*trace*BC2_1_C3*to*F4_FOP2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::*trace*BC2_1*to*F4"
              sid="69449c93-af90-4e9b-a791-478af4e87306" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C1"
              sid="06fbd192-9bf3-4fbd-a434-3a82676eac60" name="BC2_1_C1" orientation="OUT"
              kind="FLOW"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2"
              sid="3b84f642-ae08-463d-8443-59aee7d4c323" name="BC2_1_C2" orientation="IN"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2::*trace*BC2_1_C2*to*F4_FIP1"
                sid="69d532bb-d8c2-4efe-83ef-fd3c94ef50fe" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2::*trace*BC2_1_C2*to*F4_FIP2"
                sid="3f3f6f2a-1844-40ec-bbc6-d723b0651145" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FIP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3"
              sid="a101f1b9-7355-4589-917c-8a90e14f0619" name="BC2_1_C3" providedInterfaces="#[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
              orientation="OUT" kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3::*trace*BC2_1_C3*to*BC2_1_C3"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_1_C3"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3::*trace*BC2_1_C3*to*F4_FOP2"
                sid="ca04404f-b9fd-4d6e-ad82-df7ed5c83048" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F4::F4_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1::BC2_1_C3"/>
          </ownedFeatures>
        </ownedLogicalComponents>
        <ownedLogicalComponents xsi:type="org.polarsys.capella.core.data.la:LogicalComponent"
            id="[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"
            sid="3bb2f272-3af6-46e9-a4d6-8c0cbe73e5eb" name="BC2_2">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F5"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F5"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F6"
              targetElement="#[SystemFunction]::PC1PC2::PC1PC2::SystemAnalysis::SystemFunctions::RootSystemFunction::F6"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F5"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F5"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace**to*::0"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::*trace*System*to*F6"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F6"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace**to*::1"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1::*trace*BC2_2_C1*to*F5_FIP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1::*trace*BC2_2_C1*to*F5_FIP2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace**to*::2"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2::*trace*BC2_2_C2*to*F6_FOP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2::*trace*BC2_2_C2*to*F6_FOP2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F5"
              sid="1bbd3308-9d6a-4d56-9331-89354a73d1a5" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::*trace*BC2_2*to*F6"
              sid="71544c3b-06d4-4e63-a4c0-23abd3c3c2d3" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6"
              sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1"
              sid="8dd60f28-27ee-407b-8f16-9467a9030bbc" name="BC2_2_C1" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1::*trace*BC2_2_C1*to*BC2_2_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1::*trace*BC2_2_C1*to*F5_FIP2"
                sid="9fb012f6-78aa-4f3b-9a3a-2ae53b9d53b6" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F5::F5_FIP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2"
              sid="44689799-efe0-4f00-98a2-5b04d4b2abb1" name="BC2_2_C2" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2::*trace*BC2_2_C2*to*BC2_2_C2"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::System::BC2_2_C2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2::*trace*BC2_2_C2*to*F6_FOP2"
                sid="79d6d65d-8253-4319-bbcc-9867dddcb755" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C3"
              sid="02749d5e-8daf-4231-a42f-66ba77ba1f92" name="BC2_2_C3" orientation="IN"
              kind="FLOW"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C4"
              sid="10f136a9-f880-4afb-ae2a-82289f26512a" name="BC2_2_C4" orientation="OUT"
              kind="FLOW">
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C4::*trace*BC2_2_C4*to*F6_FOP1"
                sid="3718c745-2c86-4374-bf0f-ba52bccd207b" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F6::F6_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2::BC2_2_C4"/>
          </ownedFeatures>
        </ownedLogicalComponents>
        <ownedSystemRealizations xsi:type="org.polarsys.capella.core.data.la:SystemRealization"
            id="[SystemRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::*trace*LogicalSystem*to*System"
            targetElement="#[System]::PC1PC2::PC1PC2::SystemAnalysis::System" sourceElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem"/>
      </ownedLogicalComponent>
      <ownedLogicalActorPkg xsi:type="org.polarsys.capella.core.data.la:LogicalActorPkg"
          id="[LogicalActorPkg]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors"
          name="Logical Actors">
        <ownedLogicalActors xsi:type="org.polarsys.capella.core.data.la:LogicalActor"
            id="[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1"
            sid="426f30bc-8e88-4ac7-8f68-4acc3b30fb38" name="PA 1">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::*trace*PA1*to*F10"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::*trace*PA1*to*F10"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::*trace**to*::0"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1::*trace*PC7_C1*to*F10_FIP1"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1::*trace*PC7_C1*to*F10_FIP1"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::*trace*PA1*to*F10"
              sid="430fc18e-9656-46e5-9e68-cc245aef7724" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PA1_PL2"
              sid="02303baa-ddf6-4e54-861e-65eda88b37ca" name="PA 1_PL 2">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PA1_PL2::*trace*PA1_PL2*to*PA1_PL2"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PA1_PL2"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PA1_PL2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1"
              sid="bf3bf58e-183d-457f-abf2-f21b87ed7e31" name="PC 7_C1" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1::*trace*PC7_C1*to*PC7_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1::PC7_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1::*trace*PC7_C1*to*F10_FIP1"
                sid="91dcdf2b-9d9b-4a92-8805-2eaf4320a72c" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F10::F10_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1"/>
          </ownedFeatures>
          <ownedSystemActorRealizations xsi:type="org.polarsys.capella.core.data.la:SystemActorRealization"
              id="[SystemActorRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::*trace*PA1*to*PA1"
              targetElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA1"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1"/>
        </ownedLogicalActors>
        <ownedLogicalActors xsi:type="org.polarsys.capella.core.data.la:LogicalActor"
            id="[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"
            sid="d5e7cdc0-0cde-46aa-b7fc-845fb09bc501" name="PA 2">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::*trace*PA2*to*F14"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace*PA2*to*F14"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace**to*::0"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::*trace*PA2*to*F15"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace*PA2*to*F15"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace**to*::1"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1::*trace*PC10_C1*to*F14_FOP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1::*trace*PC10_C1*to*F14_FOP2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace**to*::2"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2::*trace*PC10_C2*to*F15_FIP2"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2::*trace*PC10_C2*to*F15_FIP2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace*PA2*to*F14"
              sid="185a7515-4a30-470f-8d60-3b07828f06c4" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace*PA2*to*F15"
              sid="4bddee26-4866-402c-b22c-f986be51e8f4" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PA2_PL5"
              sid="23ba1884-ce0a-4acc-804f-e8bae93263cd" name="PA 2_PL 5">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PA2_PL5::*trace*PA2_PL5*to*PA2_PL5"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PA2_PL5"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PA2_PL5"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1"
              sid="052292a5-5314-4896-af00-dd6834ca6849" name="PC 10_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1::*trace*PC10_C1*to*PC10_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1::*trace*PC10_C1*to*F14_FOP2"
                sid="3668c64d-9733-4cfc-a67e-a6cb0546794a" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F14::F14_FOP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2"
              sid="cca7c7af-f3ec-4ec8-a955-98aeda2c3704" name="PC 10_C2" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2::*trace*PC10_C2*to*PC10_C2"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2::PC10_C2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2::*trace*PC10_C2*to*F15_FIP2"
                sid="f460102c-54bc-4e64-891e-ebbbefcb83ff" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F15::F15_FIP2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2"/>
          </ownedFeatures>
          <ownedSystemActorRealizations xsi:type="org.polarsys.capella.core.data.la:SystemActorRealization"
              id="[SystemActorRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::*trace*PA2*to*PA2"
              targetElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PA2"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"/>
        </ownedLogicalActors>
        <ownedLogicalActors xsi:type="org.polarsys.capella.core.data.la:LogicalActor"
            id="[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"
            sid="d330a5d4-6425-408e-bb2f-1cdd54a6778b" name="PC 3">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::*trace*PC3*to*F7"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace*PC3*to*F7"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace**to*::0"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::*trace*PC3*to*F9"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace*PC3*to*F9"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace**to*::1"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*F9_FIP1"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*F9_FIP1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace**to*::2"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*F7_FOP1"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*F7_FOP1"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace*PC3*to*F7"
              sid="a03b7ea4-0c95-41a8-bfb9-a47b9a704d04" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace*PC3*to*F9"
              sid="24123787-6fbd-47fb-b06d-4209d6a3431c" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1"
              sid="fbf7e789-0705-4e91-b0b4-c92757a893f2" name="BC3_1_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*BC3_1_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_1_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*F7_FOP1"
                sid="55b1e022-fb0e-441e-8b32-d0517466521a" targetElement="#[FunctionOutputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F7::F7_FOP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1"
              sid="c67a0a5f-735a-4369-b319-371bfd32d741" name="BC3_2_C1" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*BC3_2_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::BC3_2_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*F9_FIP1"
                sid="6d49e752-f23b-4938-91ea-150c1b7f292f" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F9::F9_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::PC3_PL1"
              sid="b091f9e1-0b4a-4838-9392-2d2fb100d1a3" name="PC 3_PL 1">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::PC3_PL1::*trace*PC3_PL1*to*PC3_PL1"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3::PC3_PL1"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::PC3_PL1"/>
          </ownedFeatures>
          <ownedSystemActorRealizations xsi:type="org.polarsys.capella.core.data.la:SystemActorRealization"
              id="[SystemActorRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::*trace*PC3*to*PC3"
              targetElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC3"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"/>
        </ownedLogicalActors>
        <ownedLogicalActors xsi:type="org.polarsys.capella.core.data.la:LogicalActor"
            id="[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4"
            sid="9cc3cf87-50c2-4cfb-aee2-54b48fd3e70f" name="PC 4">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::*trace**to*"
              targetElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::*trace*PC4*to*F13"
              sourceElement="#[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::*trace*PC4*to*F13"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
              id="[TransfoLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::*trace**to*::0"
              targetElement="#[PortAllocation]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*F13_FIP1"
              sourceElement="#[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*F13_FIP1"/>
          <ownedFunctionalAllocation xsi:type="org.polarsys.capella.core.data.fa:ComponentFunctionalAllocation"
              id="[ComponentFunctionalAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::*trace*PC4*to*F13"
              sid="04c27865-661d-45df-a71f-ba137efed4f7" targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2"
              sid="376eea07-1f51-4e0a-ae14-974e6143d3c3" name="BC4_2_C2" requiredInterfaces="#[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
              orientation="IN" kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*BC4_2_C2"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::BC4_2_C2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2"/>
            <ownedPortAllocations xsi:type="org.polarsys.capella.core.data.information:PortAllocation"
                id="[PortAllocation]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*F13_FIP1"
                sid="653b11ef-b60e-450f-97b4-323c924c1990" targetElement="#[FunctionInputPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction::F13::F13_FIP1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::PC4_PL4"
              sid="5c7eea42-0bf6-4e74-b1e4-00bfa4118819" name="PC 4_PL 4">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::PC4_PL4::*trace*PC4_PL4*to*PC4_PL4"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4::PC4_PL4"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::PC4_PL4"/>
          </ownedFeatures>
          <ownedSystemActorRealizations xsi:type="org.polarsys.capella.core.data.la:SystemActorRealization"
              id="[SystemActorRealization]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::*trace*PC4*to*PC4"
              targetElement="#[Actor]::PC1PC2::PC1PC2::SystemAnalysis::Actors::PC4"
              sourceElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4"/>
        </ownedLogicalActors>
      </ownedLogicalActorPkg>
      <ownedSystemAnalysisRealizations xsi:type="org.polarsys.capella.core.data.la:SystemAnalysisRealization"
          id="[SystemAnalysisRealization]::PC1PC2::PC1PC2::LogicalArchitecture::*trace*LogicalArchitecture*to*SystemAnalysis"
          targetElement="#[SystemAnalysis]::PC1PC2::PC1PC2::SystemAnalysis" sourceElement="#[LogicalArchitecture]::PC1PC2::PC1PC2::LogicalArchitecture"/>
    </ownedArchitectures>
    <ownedArchitectures xsi:type="org.polarsys.capella.core.data.pa:PhysicalArchitecture"
        id="[PhysicalArchitecture]::PC1PC2::PC1PC2::PhysicalArchitecture" name="Physical Architecture">
      <ownedConstraints xsi:type="org.polarsys.capella.core.data.capellacore:Constraint"
          id="[Constraint]::PC1PC2::PC1PC2::PhysicalArchitecture::3Gbit/s" sid="3449cd70-cdb0-4c37-88a2-b8fa4615fc30"
          name="3 Gbit/s" summary="The Philink link shall allow 3Gbit/s of data flow."
          constrainedElements="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL3"/>
      <ownedConstraints xsi:type="org.polarsys.capella.core.data.capellacore:Constraint"
          id="[Constraint]::PC1PC2::PC1PC2::PhysicalArchitecture::shielded" sid="897e28a1-1882-4995-a191-6065eae5b0a5"
          name="shielded" summary="The physical link shall be shielded." constrainedElements="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"/>
      <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
          id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::*trace*shielded*to*shielded"
          targetElement="#[Constraint]::PC1PC2::PC1PC2::LogicalArchitecture::shielded"
          sourceElement="#[Constraint]::PC1PC2::PC1PC2::PhysicalArchitecture::shielded"/>
      <ownedFunctionPkg xsi:type="org.polarsys.capella.core.data.pa:PhysicalFunctionPkg"
          id="[PhysicalFunctionPkg]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalFunctions"
          name="Physical Functions">
        <ownedPhysicalFunctions xsi:type="org.polarsys.capella.core.data.pa:PhysicalFunction"
            id="[PhysicalFunction]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalFunctions::RootPhysicalFunction"
            name="Root Physical Function">
          <ownedFunctionRealizations xsi:type="org.polarsys.capella.core.data.fa:FunctionRealization"
              id="[FunctionRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalFunctions::RootPhysicalFunction::*trace*RootPhysicalFunction*to*RootLogicalFunction"
              targetElement="#[LogicalFunction]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalFunctions::RootLogicalFunction"
              sourceElement="#[PhysicalFunction]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalFunctions::RootPhysicalFunction"/>
        </ownedPhysicalFunctions>
      </ownedFunctionPkg>
      <ownedAbstractCapabilityPkg xsi:type="org.polarsys.capella.core.data.la:CapabilityRealizationPkg"
          id="[CapabilityRealizationPkg]::PC1PC2::PC1PC2::PhysicalArchitecture::Capabilities"
          name="Capabilities"/>
      <ownedInterfacePkg xsi:type="org.polarsys.capella.core.data.cs:InterfacePkg"
          id="[InterfacePkg]::PC1PC2::PC1PC2::PhysicalArchitecture::Interfaces" name="Interfaces"/>
      <ownedDataPkg xsi:type="org.polarsys.capella.core.data.information:DataPkg"
          id="[DataPkg]::PC1PC2::PC1PC2::PhysicalArchitecture::Data" name="Data"/>
      <ownedPhysicalContext xsi:type="org.polarsys.capella.core.data.pa:PhysicalContext"
          id="[PhysicalContext]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext"
          name="Physical Context">
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL1*to*C10"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C10"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL1*to*C9"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C9"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL2*to*C11"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C11"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL4*to*C2"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C2"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL4"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL5*to*C3"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C3"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
            id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PL5*to*C4"
            targetElement="#[ComponentExchange]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::C4"
            sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PA1*to*PA1"
            targetElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA1"
            sourceElement="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PA2*to*PA2"
            targetElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PA2"
            sourceElement="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PC3*to*PC3"
            targetElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC3"
            sourceElement="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::*trace*PC4*to*PC4"
            targetElement="#[Part]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PC4"
            sourceElement="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC4"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA1"
            sid="95108124-3690-45ea-b87c-b376c37d6c4c" name="PA 1" abstractType="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA2"
            sid="492a7fa7-98ee-48e7-9ac6-37ae01e0f709" name="PA 2" abstractType="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC3"
            sid="e8b1fe6f-6eaa-46d4-b005-0832fa59e2c5" name="PC 3" abstractType="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC4"
            sid="dca47029-8958-4c15-a8a8-257a644ef180" name="PC 4" abstractType="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PhysicalSystem"
            name="Physical System" abstractType="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem"/>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"
            sid="60726f80-49f7-4b8a-8d41-04f5f93cd755" name="PL 1" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL1 #[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::PC3_PL1"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalLinkCategory1">
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1::*trace*PL1*to*PL1"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL1"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2"
            sid="533c5bd6-9b0b-431e-8916-2d3a5f7b5a02" name="PL 2" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PA1_PL2 #[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL2"
            categories="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalLinkCategory1">
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2::*trace*PL2*to*PL2"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL2"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL3"
            sid="89421683-8a9b-41af-b034-53eb3ca6e6a1" name="PL 3" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL3 #[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL3"/>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL4"
            sid="a18d8757-1485-4871-9219-94a04b67dbc9" name="PL 4" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL4 #[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::PC4_PL4">
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL4::*trace*PL4*to*PL4"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL4"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL4"/>
        </ownedPhysicalLinks>
        <ownedPhysicalLinks xsi:type="org.polarsys.capella.core.data.cs:PhysicalLink"
            id="[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5"
            sid="66a20eec-7c25-4e75-aa36-b07acc9a7caa" name="PL 5" linkEnds="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PA2_PL5 #[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL5">
          <ownedPhysicalLinkRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkRealization"
              id="[PhysicalLinkRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5::*trace*PL5*to*PL5"
              targetElement="#[PhysicalLink]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalContext::PL5"
              sourceElement="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5"/>
        </ownedPhysicalLinks>
      </ownedPhysicalContext>
      <ownedPhysicalComponent xsi:type="org.polarsys.capella.core.data.pa:PhysicalComponent"
          id="[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem"
          name="Physical System">
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*"
            targetElement="#[StateMachine]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine"
            sourceElement="#[StateMachine]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalComponentStateMachine"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::0"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PC1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::1"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PA1"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PA1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::2"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1::*to*PL2"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL2"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::3"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PL1"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::4"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC1"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace**to*::5"
            targetElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2::*to*PC3"
            sourceElement="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC3"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace*DefaultRegion*to*DefaultRegion"
            targetElement="#[Region]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalComponentStateMachine::DefaultRegion"
            sourceElement="#[Region]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalComponentStateMachine::DefaultRegion"/>
        <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:TransfoLink"
            id="[TransfoLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace*PhysicalLinkCategory1*to*PhysicalLinkCategory1"
            targetElement="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalLinkCategory1"
            sourceElement="#[PhysicalLinkCategory]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalLinkCategory1"/>
        <ownedStateMachines xsi:type="org.polarsys.capella.core.data.capellacommon:StateMachine"
            id="[StateMachine]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalComponentStateMachine"
            sid="4f966a11-9ea5-46d4-b610-361a842aac3a" name="Physical Component State Machine">
          <ownedRegions xsi:type="org.polarsys.capella.core.data.capellacommon:Region"
              id="[Region]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalComponentStateMachine::DefaultRegion"
              sid="74634b76-12e1-4934-b7cd-046c25971abd" name="Default Region"/>
        </ownedStateMachines>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"
            sid="7f3f9f02-d62b-4086-b0bf-fb5d061c7f40" name="PC 1" abstractType="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"/>
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"
            sid="c2c4810d-181c-4c6f-ba99-3c181db7957a" name="PC 2" abstractType="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"/>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
            sid="736ab025-af7b-40ea-b587-c192e17f3f2a" name="PhysicalPath 1">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PA1"
              sid="574aa437-d03b-4b72-a042-cc4d1d69bf27" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PA2"
              sid="d5312853-2918-4c14-9656-0eaa73afb289" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PA2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PC1"
              sid="526c179a-53ea-4ca7-b3f3-839addaead1b" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL3"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PC2"
              sid="5939e363-105e-4603-a1b8-a69db4bded0f" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL5"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL2"
              sid="b24ecc86-9dbb-4c67-9176-b1f516089d09" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PC1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL3"
              sid="df0657a2-ab53-4410-b1ee-f81e33a2df13" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL3"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PC2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PL5"
              sid="6e800391-c3ed-45ba-993b-6db107de5c1b" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL5"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*to*PA2"/>
          <ownedPhysicalPathRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathRealization"
              id="[PhysicalPathRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1::*trace*PhysicalPath1*to*PhysicalPath1"
              targetElement="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath1"
              sourceElement="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath1"/>
        </ownedPhysicalPath>
        <ownedPhysicalPath xsi:type="org.polarsys.capella.core.data.cs:PhysicalPath"
            id="[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
            sid="681e59a6-b10e-4e6f-9cfa-4a601a548052" name="PhysicalPath 2">
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC1"
              sid="a6628573-0b14-4361-9605-817adba46273" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL3"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC2"
              sid="06f2b5a9-8c73-4860-8419-a84e93ec6355" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL4"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC3"
              sid="5ccc573e-96e9-40bd-9cc2-2277404dd264" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC3"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC4"
              sid="bd8c4147-1d1a-4431-b82e-431cb0341b1a" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[Part]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PC4"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL1"
              sid="c64d7f91-c1cc-4a96-844a-45dcc4c7e184" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC1"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL3"
              sid="64fab4dd-9f46-4fc9-ae2d-5623c919e12f" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL3"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC2"/>
          <ownedPhysicalPathInvolvements xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathInvolvement"
              id="[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PL4"
              sid="86e9a773-0acb-4b2b-9fe7-8f58bfa1d544" involver="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"
              involved="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL4"
              nextInvolvements="#[PhysicalPathInvolvement]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*to*PC4"/>
          <ownedPhysicalPathRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPathRealization"
              id="[PhysicalPathRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2::*trace*PhysicalPath2*to*PhysicalPath2"
              targetElement="#[PhysicalPath]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PhysicalPath2"
              sourceElement="#[PhysicalPath]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalPath2"/>
        </ownedPhysicalPath>
        <ownedPhysicalLinkCategories xsi:type="org.polarsys.capella.core.data.cs:PhysicalLinkCategory"
            id="[PhysicalLinkCategory]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PhysicalLinkCategory1"
            sid="0c0d0b7e-03a0-4e9b-abb1-43f44d0bcaea" name="PhysicalLinkCategory 1"
            links="#[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL1 #[PhysicalLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalContext::PL2"/>
        <ownedPhysicalComponents xsi:type="org.polarsys.capella.core.data.pa:PhysicalComponent"
            id="[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"
            sid="eeed51b0-e875-4f01-b43c-7bda9d0a2699" name="PC 1" nature="NODE">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::*trace*PC1*to*BC1_1"
              targetElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_1"
              sourceElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::*trace*PC1*to*BC1_2"
              targetElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC1_2"
              sourceElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL1"
              sid="c9bbe1af-fce2-4af0-9fd7-6216215d605d" name="PC 1_PL 1">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL1::*trace*PC1_PL1*to*PC1_PL1"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL1"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL2"
              sid="7e9eff3a-c345-4a33-9dca-2d8eb4dbd368" name="PC 1_PL 2">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL2::*trace*PC1_PL2*to*PC1_PL2"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC1_PL2"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC1::PC1_PL3"
              sid="d52c1fc8-4f0b-49bc-8955-db81b69bf9e7" name="PC 1_PL 3"/>
        </ownedPhysicalComponents>
        <ownedPhysicalComponents xsi:type="org.polarsys.capella.core.data.pa:PhysicalComponent"
            id="[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"
            sid="0adec35f-010e-4281-8a61-7146263486e7" name="PC 2" nature="NODE">
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::*trace*PC2*to*BC2_1"
              targetElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_1"
              sourceElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"/>
          <ownedTraces xsi:type="org.polarsys.capella.core.data.capellacommon:JustificationLink"
              id="[JustificationLink]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::*trace*PC2*to*BC2_2"
              targetElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::BC2_2"
              sourceElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL3"
              sid="3207bace-b937-4ec3-8ed1-3de70139f64f" name="PC 2_PL 3"/>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL4"
              sid="bb85d010-8efc-492c-a526-ece8dca42dff" name="PC 2_PL 4">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL4::*trace*PC2_PL4*to*PC2_PL4"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL4"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL4"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL5"
              sid="1b7b1767-7829-4ecc-9b65-2d7b0e86220d" name="PC 2_PL 5">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL5::*trace*PC2_PL5*to*PC2_PL5"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem::PC2_PL5"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::PC2::PC2_PL5"/>
          </ownedFeatures>
        </ownedPhysicalComponents>
        <ownedLogicalComponentRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalComponentRealization"
            id="[LogicalComponentRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem::*trace*PhysicalSystem*to*LogicalSystem"
            targetElement="#[LogicalComponent]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalSystem"
            sourceElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem"/>
      </ownedPhysicalComponent>
      <ownedPhysicalActorPkg xsi:type="org.polarsys.capella.core.data.pa:PhysicalActorPkg"
          id="[PhysicalActorPkg]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors"
          name="Physical Actors">
        <ownedPhysicalActors xsi:type="org.polarsys.capella.core.data.pa:PhysicalActor"
            id="[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1"
            sid="426f30bc-8e88-4ac7-8f68-4acc3b30fb38" name="PA 1">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PA1_PL2"
              sid="02303baa-ddf6-4e54-861e-65eda88b37ca" name="PA 1_PL 2">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PA1_PL2::*trace*PA1_PL2*to*PA1_PL2"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PA1_PL2"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PA1_PL2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PC7_C1"
              sid="bf3bf58e-183d-457f-abf2-f21b87ed7e31" name="PC 7_C1" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PC7_C1::*trace*PC7_C1*to*PC7_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1::PC7_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::PC7_C1"/>
          </ownedFeatures>
          <ownedLogicalActorRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalActorRealization"
              id="[LogicalActorRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1::*trace*PA1*to*PA1"
              targetElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA1"
              sourceElement="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA1"/>
        </ownedPhysicalActors>
        <ownedPhysicalActors xsi:type="org.polarsys.capella.core.data.pa:PhysicalActor"
            id="[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2"
            sid="d5e7cdc0-0cde-46aa-b7fc-845fb09bc501" name="PA 2">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PA2_PL5"
              sid="23ba1884-ce0a-4acc-804f-e8bae93263cd" name="PA 2_PL 5">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PA2_PL5::*trace*PA2_PL5*to*PA2_PL5"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PA2_PL5"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PA2_PL5"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C1"
              sid="052292a5-5314-4896-af00-dd6834ca6849" name="PC 10_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C1::*trace*PC10_C1*to*PC10_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C2"
              sid="cca7c7af-f3ec-4ec8-a955-98aeda2c3704" name="PC 10_C2" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C2::*trace*PC10_C2*to*PC10_C2"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2::PC10_C2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::PC10_C2"/>
          </ownedFeatures>
          <ownedLogicalActorRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalActorRealization"
              id="[LogicalActorRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2::*trace*PA2*to*PA2"
              targetElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PA2"
              sourceElement="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PA2"/>
        </ownedPhysicalActors>
        <ownedPhysicalActors xsi:type="org.polarsys.capella.core.data.pa:PhysicalActor"
            id="[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3"
            sid="d330a5d4-6425-408e-bb2f-1cdd54a6778b" name="PC 3" nature="NODE">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_1_C1"
              sid="fbf7e789-0705-4e91-b0b4-c92757a893f2" name="BC3_1_C1" orientation="OUT"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_1_C1::*trace*BC3_1_C1*to*BC3_1_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_1_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_1_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_2_C1"
              sid="c67a0a5f-735a-4369-b319-371bfd32d741" name="BC3_2_C1" orientation="IN"
              kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_2_C1::*trace*BC3_2_C1*to*BC3_2_C1"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::BC3_2_C1"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::BC3_2_C1"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::PC3_PL1"
              sid="b091f9e1-0b4a-4838-9392-2d2fb100d1a3" name="PC 3_PL 1">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::PC3_PL1::*trace*PC3_PL1*to*PC3_PL1"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3::PC3_PL1"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::PC3_PL1"/>
          </ownedFeatures>
          <ownedLogicalActorRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalActorRealization"
              id="[LogicalActorRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3::*trace*PC3*to*PC3"
              targetElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC3"
              sourceElement="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC3"/>
        </ownedPhysicalActors>
        <ownedPhysicalActors xsi:type="org.polarsys.capella.core.data.pa:PhysicalActor"
            id="[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4"
            sid="9cc3cf87-50c2-4cfb-aee2-54b48fd3e70f" name="PC 4" nature="NODE">
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.fa:ComponentPort"
              id="[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::BC4_2_C2"
              sid="376eea07-1f51-4e0a-ae14-974e6143d3c3" name="BC4_2_C2" requiredInterfaces="#[Interface]::PC1PC2::PC1PC2::SystemAnalysis::Interfaces::InterfacePkg1::Interface1"
              orientation="IN" kind="FLOW">
            <ownedPortRealizations xsi:type="org.polarsys.capella.core.data.information:PortRealization"
                id="[PortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::BC4_2_C2::*trace*BC4_2_C2*to*BC4_2_C2"
                targetElement="#[ComponentPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::BC4_2_C2"
                sourceElement="#[ComponentPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::BC4_2_C2"/>
          </ownedFeatures>
          <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:PhysicalPort"
              id="[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::PC4_PL4"
              sid="5c7eea42-0bf6-4e74-b1e4-00bfa4118819" name="PC 4_PL 4">
            <ownedPhysicalPortRealizations xsi:type="org.polarsys.capella.core.data.cs:PhysicalPortRealization"
                id="[PhysicalPortRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::PC4_PL4::*trace*PC4_PL4*to*PC4_PL4"
                targetElement="#[PhysicalPort]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4::PC4_PL4"
                sourceElement="#[PhysicalPort]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::PC4_PL4"/>
          </ownedFeatures>
          <ownedLogicalActorRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalActorRealization"
              id="[LogicalActorRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4::*trace*PC4*to*PC4"
              targetElement="#[LogicalActor]::PC1PC2::PC1PC2::LogicalArchitecture::LogicalActors::PC4"
              sourceElement="#[PhysicalActor]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalActors::PC4"/>
        </ownedPhysicalActors>
      </ownedPhysicalActorPkg>
      <ownedLogicalArchitectureRealizations xsi:type="org.polarsys.capella.core.data.pa:LogicalArchitectureRealization"
          id="[LogicalArchitectureRealization]::PC1PC2::PC1PC2::PhysicalArchitecture::*trace*PhysicalArchitecture*to*LogicalArchitecture"
          targetElement="#[LogicalArchitecture]::PC1PC2::PC1PC2::LogicalArchitecture"
          sourceElement="#[PhysicalArchitecture]::PC1PC2::PC1PC2::PhysicalArchitecture"/>
    </ownedArchitectures>
    <ownedArchitectures xsi:type="org.polarsys.capella.core.data.epbs:EPBSArchitecture"
        id="[EPBSArchitecture]::PC1PC2::PC1PC2::EPBSArchitecture" name="EPBS Architecture">
      <ownedAbstractCapabilityPkg xsi:type="org.polarsys.capella.core.data.la:CapabilityRealizationPkg"
          id="[CapabilityRealizationPkg]::PC1PC2::PC1PC2::EPBSArchitecture::Capabilities"
          name="Capabilities"/>
      <ownedEPBSContext xsi:type="org.polarsys.capella.core.data.epbs:EPBSContext"
          id="[EPBSContext]::PC1PC2::PC1PC2::EPBSArchitecture::EPBSContext" name="EPBS Context">
        <ownedFeatures xsi:type="org.polarsys.capella.core.data.cs:Part" id="[Part]::PC1PC2::PC1PC2::EPBSArchitecture::EPBSContext::System"
            name="System" abstractType="#[ConfigurationItem]::PC1PC2::PC1PC2::EPBSArchitecture::System"/>
      </ownedEPBSContext>
      <ownedConfigurationItem xsi:type="org.polarsys.capella.core.data.epbs:ConfigurationItem"
          id="[ConfigurationItem]::PC1PC2::PC1PC2::EPBSArchitecture::System" name="System"
          kind="SystemCI">
        <ownedPhysicalArtifactRealizations xsi:type="org.polarsys.capella.core.data.epbs:PhysicalArtifactRealization"
            id="[PhysicalArtifactRealization]::PC1PC2::PC1PC2::EPBSArchitecture::System::*trace*System*to*PhysicalSystem"
            targetElement="#[PhysicalComponent]::PC1PC2::PC1PC2::PhysicalArchitecture::PhysicalSystem"
            sourceElement="#[ConfigurationItem]::PC1PC2::PC1PC2::EPBSArchitecture::System"/>
      </ownedConfigurationItem>
      <ownedPhysicalArchitectureRealizations xsi:type="org.polarsys.capella.core.data.epbs:PhysicalArchitectureRealization"
          id="[PhysicalArchitectureRealization]::PC1PC2::PC1PC2::EPBSArchitecture::*trace*EPBSArchitecture*to*PhysicalArchitecture"
          targetElement="#[PhysicalArchitecture]::PC1PC2::PC1PC2::PhysicalArchitecture"
          sourceElement="#[EPBSArchitecture]::PC1PC2::PC1PC2::EPBSArchitecture"/>
    </ownedArchitectures>
  </ownedModelRoots>
</org.polarsys.capella.core.data.capellamodeller:Project>
