$date
	Tue Apr 25 18:46:41 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var wire 32 ! x [31:0] $end
$var reg 1 " CLK $end
$var reg 1 # sel $end
$var reg 32 $ y [31:0] $end
$scope module Shifter $end
$var wire 32 % data_i [31:0] $end
$var wire 32 & data_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 &
b1 %
b1 $
1#
1"
b100 !
$end
#10
0"
#20
b11111111101111000010111011100100 !
b11111111101111000010111011100100 &
1"
0#
b11111111111011110000101110111001 $
b11111111111011110000101110111001 %
#30
0"
#40
b11010000110110100101100 !
b11010000110110100101100 &
1"
b110100001101101001011 $
b110100001101101001011 %
#50
0"
#60
1"
