INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/Address Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/bus_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/src/risc_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/BTL-LSI-Design/RISC8b/RISC8b.srcs/sim_1/new/tb_risc8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_risc8b
