{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698727269472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698727269473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 10:11:09 2023 " "Processing started: Tue Oct 31 10:11:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698727269473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698727269473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourBitAdderWithDLatch -c fourBitAdderWithDLatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourBitAdderWithDLatch -c fourBitAdderWithDLatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698727269473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698727270078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698727270078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadderwithdlatch.v 3 3 " "Found 3 design units, including 3 entities, in source file fourbitadderwithdlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727280380 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder " "Found entity 2: fullAdder" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727280380 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourBitAdderWithDLatch " "Found entity 3: fourBitAdderWithDLatch" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727280380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698727280380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andwire0 fourBitAdderWithDLatch.v(41) " "Verilog HDL Implicit Net warning at fourBitAdderWithDLatch.v(41): created implicit net for \"andwire0\"" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698727280380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andwire1 fourBitAdderWithDLatch.v(42) " "Verilog HDL Implicit Net warning at fourBitAdderWithDLatch.v(42): created implicit net for \"andwire1\"" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698727280381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourBitAdderWithDLatch " "Elaborating entity \"fourBitAdderWithDLatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698727280424 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "<gate output> fourBitAdderWithDLatch.v(41) " "Verilog HDL Port Connection error at fourBitAdderWithDLatch.v(41): output or inout port \"<gate output>\" must be connected to a structural net expression" {  } { { "fourBitAdderWithDLatch.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/fourBitAdderWithDLatch/fourBitAdderWithDLatch.v" 41 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1698727280425 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698727280425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698727280506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 10:11:20 2023 " "Processing ended: Tue Oct 31 10:11:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698727280506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698727280506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698727280506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698727280506 ""}
