{"vcs1":{"timestamp_begin":1747066501.310554011, "rt":11.92, "ut":12.12, "st":0.33}}
{"vcselab":{"timestamp_begin":1747066513.279466038, "rt":0.28, "ut":0.20, "st":0.06}}
{"link":{"timestamp_begin":1747066513.597534173, "rt":0.69, "ut":0.56, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747066500.827303104}
{"VCS_COMP_START_TIME": 1747066500.827303104}
{"VCS_COMP_END_TIME": 1747066542.025072817}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/dual_mem.v ../rtl/mem_dec.v ../rtl/ram_4096.v ../rtl/ram_chip.sv ../rtl/ram_if.sv ../rtl/ram_soc.sv +incdir+../tb +incdir+../test +incdir+../wr_agt_top +incdir+../rd_agt_top ../test/ram_test_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 149303}}
{"stitch_vcselab": {"peak_mem": 149825}}
