{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747845978605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747845978619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747845978679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747845978679 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747845978828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747845978833 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747845978905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747845978905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747845978905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747845978905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747845978905 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747845978905 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747845978915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747845978915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747845978915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747845978915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ilya/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747845978915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747845978915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747845978916 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747845979022 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1747845979792 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga.sdc " "Reading SDC File: 'fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747845979795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747845979808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node: system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch is being clocked by system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747845979816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747845979816 "|fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747845979834 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747845979835 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747845979835 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747845979835 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747845979835 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747845979835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node CLK~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a1 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a2 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a3 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a4 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 121 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a5 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 142 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a6 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 163 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a12 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 289 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a13 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 310 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a14 " "Destination node system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 331 2 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747845980101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1747845980101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747845980101 ""}  } { { "src/fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 5102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747845980101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor24  " "Automatically promoted node system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747845980101 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747845980101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747845980511 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747845980516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747845980516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747845980522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747845980529 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747845980537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747845980537 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747845980541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747845980653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747845980658 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747845980658 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747845980818 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747845980829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747845981459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747845981954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747845981985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747845985818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747845985818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747845986415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747845988824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747845988824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747846011203 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747846011203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747846011206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.80 " "Total time spent on timing analysis during the Fitter is 1.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747846011386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747846011411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747846011871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747846011873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747846012436 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747846013218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.fit.smsg " "Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747846013826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747846014459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:46:54 2025 " "Processing ended: Wed May 21 19:46:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747846014459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747846014459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747846014459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747846014459 ""}
