# ğŸ›ï¸ RISC-V SoC Tapeout Program 2025 â€” Phase 2

Welcome!  
This repository serves as the **master documentation hub** for **Phase 2** of my journey in the **RISC-V SoC Reference Tapeout Program 2025**. Unlike Phase 1, which followed a structured weekly documentation, this phase is significantly more **intensive and execution-focused**, and is therefore documented on a **daily basis**.

  <div align="center">
    <img src="Images/main.jpg" alt="Alt Text" width="800"/>
  </div>

<br>

Phase 2 marks the transition from guided learning to **research oriented hands-on SoC implementation with professional tools**, where each day contributes directly toward the final tapeout. To accurately capture this pace and depth, the entire documentation is organized as **day-wise logs**, reflecting real design work, debugging cycles, and engineering decisions as they happen.

Each day of this phase typically involves:
- Deep dives into SoC design, verification, and physical implementation
- Hands-on execution using industry-grade toolflows
- Debugging design, scripts, and toolchain issues
- Documenting progress, challenges, observations, and learnings

For clarity and traceability, **each day has its own dedicated folder** within this repository, containing a `README.md` file that documents that dayâ€™s work in detail. All daily logs are indexed and linked from this master `README`, enabling easy chronological navigation or targeted reference.

This repository is intended to function as a **live engineering logbook**â€”structured, transparent, and reflective of real-world semiconductor workflows.

---

## ğŸ“Œ Read Before You Start
This repository documents my progress through **Phase 2 of the RISC-V SoC Tapeout Program 2025** as it unfolds. It is not meant to be a polished tutorial, but rather a practical and honest record of learning through execution.

Please keep the following in mind:
- The documentation is organized **day-wise**, mirroring the actual timeline of the program.
- Some days may focus more on debugging and analysis than visible progress.
- Suggestions, corrections, and discussions are always welcome.
- If you find this repository helpful, consider sharing it with others pursuing similar work.

---

## ğŸ“… Daily Documentation Index
Each dayâ€™s work is documented in its respective folder and linked below.

> *(Links will be added incrementally as the program progresses.)*

- Day 1 â€“ Link coming soon  
- Day 2 â€“ Link coming soon  
- Day 3 â€“ Link coming soon  

---

## ğŸ™ Acknowledgements
I would like to sincerely thank [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) and the [VLSI System Design](https://vsdiat.vlsisystemdesign.com/) team for designing and conducting this program, and for providing the guidance, structure, and challenges that make this learning experience possible.

I also acknowledge the open-source tools and communities that enable hands-on learning in VLSI and SoC design.

---

## ğŸ“œ License
This project is licensed under the **MIT License**. See the [LICENSE](./LICENSE) file for details.

In brief:
- You are free to use, modify, and share this work
- Proper attribution is appreciated
- The project is provided *as-is*, without warranty

---

## ğŸ“¬ Get in Touch
Iâ€™m always open to feedback, corrections, and technical discussions. Since this repository reflects an active learning and execution process, there may be mistakesâ€”pointing them out helps improve both the work and my understanding.

You can reach me at:  
ğŸ“§ **bitopanbaishya2@gmail.com**

If you find this repository useful, feel free to share it with your peers.

Letâ€™s build, debug, and learnâ€”one day at a time.
