module mux(
input I0,I1,I2,I3,
input S0,S1,
output reg [3:0] y);
always@(*)
 begin
 case({S0,S1}) 
 2'b00:y =I0;
 2'b01:y =I1;
 2'b10:y =I2;
 2'b11:y =I3;

endcase
end
endmodule
