JDF B
// Created by Version 8.0 
PROJECT adc_refdes
DESIGN adc_refdes Normal
DEVKIT LFXP2-5E-5FT256C
ENTRY Pure VHDL
STIMULUS ..\..\..\testbench\vhdl\adc_tf.vhd
MODULE ..\..\..\source\vhdl\box_ave.vhd
MODSTYLE box_ave Normal
MODULE ..\..\..\source\vhdl\sigmadelta_adc.vhd
MODSTYLE sigmadelta_adc Normal
MODULE ..\..\..\source\vhdl\adc_top.vhd
MODSTYLE ADC_top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
AUTO_READ_DESIGN TRUE
TOPMODULE ADC_top
