GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5aa5500000,16384
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5895
gpu_sim_insn = 77824
gpu_ipc =      13.2017
gpu_tot_sim_cycle = 5895
gpu_tot_sim_insn = 77824
gpu_tot_ipc =      13.2017
gpu_tot_issued_cta = 16
gpu_occupancy = 16.2364% 
gpu_tot_occupancy = 16.2364% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1737
partiton_level_parallism_total  =       0.1737
partiton_level_parallism_util =       7.4203
partiton_level_parallism_util_total  =       7.4203
L2_BW  =       6.2923 GB/Sec
L2_BW_total  =       6.2923 GB/Sec
gpu_total_sim_rate=38912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1024
	L1D_total_cache_misses = 1024
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
19, 19, 19, 19, 19, 19, 19, 19, 
gpgpu_n_tot_thrd_icount = 77824
gpgpu_n_tot_w_icount = 2432
gpgpu_n_stall_shd_mem = 256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 256
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:16098	W0_Scoreboard:38382	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2432
single_issue_nums: WS0:608	WS1:608	WS2:608	WS3:608	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20480 {40:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 6 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512 	12 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	714 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	989 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        762       759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        764       761    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        758       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        760       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        776       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        776       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        776       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        777       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        775       784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        777       785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        780       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        783       776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        787       784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        789       785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        784       789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        785       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18098i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0989192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18098i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0980414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18102i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.101992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18102i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.101114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=196 dram_eff=0.6531
bk0: 16a 18106i bk1: 16a 18097i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0433972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=196 dram_eff=0.6531
bk0: 16a 18106i bk1: 16a 18097i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0431777
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=194 dram_eff=0.6598
bk0: 16a 18098i bk1: 16a 18102i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0437812
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=194 dram_eff=0.6598
bk0: 16a 18098i bk1: 16a 18102i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0436715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18104i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.055138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18103i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0563998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18103i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0498162
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18101i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0508038
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18098i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0962857
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=176 dram_eff=0.7273
bk0: 16a 18089i bk1: 16a 18098i bk2: 0a 18225i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18069 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0954079
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18102i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.101882
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18227 n_nop=18193 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007023
n_activity=178 dram_eff=0.7191
bk0: 16a 18102i bk1: 16a 18087i bk2: 0a 18227i bk3: 0a 18227i bk4: 0a 18227i bk5: 0a 18227i bk6: 0a 18227i bk7: 0a 18227i bk8: 0a 18227i bk9: 0a 18227i bk10: 0a 18227i bk11: 0a 18227i bk12: 0a 18227i bk13: 0a 18227i bk14: 0a 18227i bk15: 0a 18227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.007023 
total_CMD = 18227 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18067 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18227 
n_nop = 18193 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.001756 
Either_Row_CoL_Bus_Util = 0.001865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.101004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1024
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=1024
icnt_total_pkts_simt_to_mem=1024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1024
Req_Network_cycles = 5895
Req_Network_injected_packets_per_cycle =       0.1737 
Req_Network_conflicts_per_cycle =       0.1096
Req_Network_conflicts_per_cycle_util =       4.6812
Req_Bank_Level_Parallism =       7.4203
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0362
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0054

Reply_Network_injected_packets_num = 1024
Reply_Network_cycles = 5895
Reply_Network_injected_packets_per_cycle =        0.1737
Reply_Network_conflicts_per_cycle =        0.0229
Reply_Network_conflicts_per_cycle_util =       0.9247
Reply_Bank_Level_Parallism =       7.0137
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0038
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 38912 (inst/sec)
gpgpu_simulation_rate = 2947 (cycle/sec)
gpgpu_silicon_slowdown = 384119x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5596
gpu_sim_insn = 77824
gpu_ipc =      13.9071
gpu_tot_sim_cycle = 11491
gpu_tot_sim_insn = 155648
gpu_tot_ipc =      13.5452
gpu_tot_issued_cta = 32
gpu_occupancy = 16.1396% 
gpu_tot_occupancy = 16.1980% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1830
partiton_level_parallism_total  =       0.1782
partiton_level_parallism_util =      10.6667
partiton_level_parallism_util_total  =       8.7521
L2_BW  =       6.6286 GB/Sec
L2_BW_total  =       6.4561 GB/Sec
gpu_total_sim_rate=38912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2048
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 61
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 61
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
19, 19, 19, 19, 19, 19, 19, 19, 
gpgpu_n_tot_thrd_icount = 155648
gpgpu_n_tot_w_icount = 4864
gpgpu_n_stall_shd_mem = 512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 512
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:32298	W0_Scoreboard:57190	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864
single_issue_nums: WS0:1216	WS1:1216	WS2:1216	WS3:1216	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 20 
averagemflatency = 340 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1502 	46 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1730 	318 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1693 	299 	49 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1242      1238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1246      1244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1238      1243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1239      1245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1257      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1255      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1257      1262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1257      1261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1256      1267    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1257      1267    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1262      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1264      1259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1269      1271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1272      1273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1263      1273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1263      1274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35402i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0507444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35402i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0502941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35406i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0523205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35406i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0518702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=196 dram_eff=0.6531
bk0: 16a 35410i bk1: 16a 35401i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0222622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=196 dram_eff=0.6531
bk0: 16a 35410i bk1: 16a 35401i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0221497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=194 dram_eff=0.6598
bk0: 16a 35402i bk1: 16a 35406i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0224593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=194 dram_eff=0.6598
bk0: 16a 35402i bk1: 16a 35406i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.022403
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35408i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0282852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35407i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0289325
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35407i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0255551
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35405i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0260617
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35402i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0493935
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=176 dram_eff=0.7273
bk0: 16a 35393i bk1: 16a 35402i bk2: 0a 35529i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35373 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0489432
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35406i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0522642
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35531 n_nop=35497 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003602
n_activity=178 dram_eff=0.7191
bk0: 16a 35406i bk1: 16a 35391i bk2: 0a 35531i bk3: 0a 35531i bk4: 0a 35531i bk5: 0a 35531i bk6: 0a 35531i bk7: 0a 35531i bk8: 0a 35531i bk9: 0a 35531i bk10: 0a 35531i bk11: 0a 35531i bk12: 0a 35531i bk13: 0a 35531i bk14: 0a 35531i bk15: 0a 35531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.003602 
total_CMD = 35531 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35531 
n_nop = 35497 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0518139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2048
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2048
icnt_total_pkts_simt_to_mem=2048
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2048
Req_Network_cycles = 11491
Req_Network_injected_packets_per_cycle =       0.1782 
Req_Network_conflicts_per_cycle =       0.0766
Req_Network_conflicts_per_cycle_util =       3.7607
Req_Bank_Level_Parallism =       8.7521
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0216
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 2048
Reply_Network_cycles = 11491
Reply_Network_injected_packets_per_cycle =        0.1782
Reply_Network_conflicts_per_cycle =        0.0578
Reply_Network_conflicts_per_cycle_util =       2.6454
Reply_Bank_Level_Parallism =       8.1594
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0039
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 38912 (inst/sec)
gpgpu_simulation_rate = 2872 (cycle/sec)
gpgpu_silicon_slowdown = 394150x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5680
gpu_sim_insn = 143360
gpu_ipc =      25.2394
gpu_tot_sim_cycle = 17171
gpu_tot_sim_insn = 299008
gpu_tot_ipc =      17.4135
gpu_tot_issued_cta = 48
gpu_occupancy = 16.2475% 
gpu_tot_occupancy = 16.2134% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1803
partiton_level_parallism_total  =       0.1789
partiton_level_parallism_util =      10.1386
partiton_level_parallism_util_total  =       9.1701
L2_BW  =       6.5305 GB/Sec
L2_BW_total  =       6.4807 GB/Sec
gpu_total_sim_rate=49834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 3072
	L1D_total_cache_misses = 3072
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 103
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
55, 55, 55, 55, 55, 55, 55, 55, 
gpgpu_n_tot_thrd_icount = 303104
gpgpu_n_tot_w_icount = 9472
gpgpu_n_stall_shd_mem = 768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 768
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159	W0_Idle:50104	W0_Scoreboard:77513	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9344
single_issue_nums: WS0:2368	WS1:2368	WS2:2368	WS3:2368	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61440 {40:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 20 
averagemflatency = 300 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2382 	190 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2641 	431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2474 	498 	92 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1730      1727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1733      1732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1724      1736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1725      1737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1751      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1749      1750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1744      1753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1742      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1749      1757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1746      1754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1756      1745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1758      1746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1768      1769    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1771      1769    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1758      1762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1759      1763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52967i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0339574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52967i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.033656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52971i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0350121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52971i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0347107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=196 dram_eff=0.6531
bk0: 16a 52975i bk1: 16a 52966i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0148975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=196 dram_eff=0.6531
bk0: 16a 52975i bk1: 16a 52966i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0148222
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=194 dram_eff=0.6598
bk0: 16a 52967i bk1: 16a 52971i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0150294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=194 dram_eff=0.6598
bk0: 16a 52967i bk1: 16a 52971i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0149917
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52973i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.018928
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52972i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0193612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52972i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0171011
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52970i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0174401
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52967i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0330533
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=176 dram_eff=0.7273
bk0: 16a 52958i bk1: 16a 52967i bk2: 0a 53094i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 52938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.032752
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52971i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0349744
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=53096 n_nop=53062 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002411
n_activity=178 dram_eff=0.7191
bk0: 16a 52971i bk1: 16a 52956i bk2: 0a 53096i bk3: 0a 53096i bk4: 0a 53096i bk5: 0a 53096i bk6: 0a 53096i bk7: 0a 53096i bk8: 0a 53096i bk9: 0a 53096i bk10: 0a 53096i bk11: 0a 53096i bk12: 0a 53096i bk13: 0a 53096i bk14: 0a 53096i bk15: 0a 53096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.002411 
total_CMD = 53096 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 52936 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53096 
n_nop = 53062 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.034673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 32, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3072
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3072
icnt_total_pkts_simt_to_mem=3072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3072
Req_Network_cycles = 17171
Req_Network_injected_packets_per_cycle =       0.1789 
Req_Network_conflicts_per_cycle =       0.0690
Req_Network_conflicts_per_cycle_util =       3.5343
Req_Bank_Level_Parallism =       9.1701
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0192
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 3072
Reply_Network_cycles = 17171
Reply_Network_injected_packets_per_cycle =        0.1789
Reply_Network_conflicts_per_cycle =        0.0691
Reply_Network_conflicts_per_cycle_util =       3.2972
Reply_Bank_Level_Parallism =       8.5333
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0049
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0039
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 49834 (inst/sec)
gpgpu_simulation_rate = 2861 (cycle/sec)
gpgpu_silicon_slowdown = 395665x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5696
gpu_sim_insn = 143360
gpu_ipc =      25.1685
gpu_tot_sim_cycle = 22867
gpu_tot_sim_insn = 442368
gpu_tot_ipc =      19.3453
gpu_tot_issued_cta = 64
gpu_occupancy = 16.2314% 
gpu_tot_occupancy = 16.2178% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1798
partiton_level_parallism_total  =       0.1791
partiton_level_parallism_util =       8.1920
partiton_level_parallism_util_total  =       8.9043
L2_BW  =       6.5122 GB/Sec
L2_BW_total  =       6.4885 GB/Sec
gpu_total_sim_rate=55296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 150
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 118
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
55, 55, 55, 55, 55, 55, 55, 55, 
gpgpu_n_tot_thrd_icount = 450560
gpgpu_n_tot_w_icount = 14080
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:320	W0_Idle:68039	W0_Scoreboard:98369	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13824
single_issue_nums: WS0:3520	WS1:3520	WS2:3520	WS3:3520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 20 
averagemflatency = 285 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3139 	457 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3433 	663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3165 	735 	182 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2234      2226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2238      2231    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2225      2237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2223      2236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2260      2254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2256      2251    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2244      2252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2242      2249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2237      2247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2237      2247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2253      2237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2255      2236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2260      2261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2261      2260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2261      2262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2259      2261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70580i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0254989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70580i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0252726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70584i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0262909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70584i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0260646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=196 dram_eff=0.6531
bk0: 16a 70588i bk1: 16a 70579i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0111867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=196 dram_eff=0.6531
bk0: 16a 70588i bk1: 16a 70579i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0111301
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=194 dram_eff=0.6598
bk0: 16a 70580i bk1: 16a 70584i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0112857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=194 dram_eff=0.6598
bk0: 16a 70580i bk1: 16a 70584i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0112574
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70586i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0142132
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70585i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0145385
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70585i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0128414
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70583i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0130959
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70580i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.02482
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=176 dram_eff=0.7273
bk0: 16a 70571i bk1: 16a 70580i bk2: 0a 70707i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 70551 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0245938
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70584i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0262626
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70709 n_nop=70675 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00181
n_activity=178 dram_eff=0.7191
bk0: 16a 70584i bk1: 16a 70569i bk2: 0a 70709i bk3: 0a 70709i bk4: 0a 70709i bk5: 0a 70709i bk6: 0a 70709i bk7: 0a 70709i bk8: 0a 70709i bk9: 0a 70709i bk10: 0a 70709i bk11: 0a 70709i bk12: 0a 70709i bk13: 0a 70709i bk14: 0a 70709i bk15: 0a 70709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001810 
total_CMD = 70709 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70709 
n_nop = 70675 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0260363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 22867
Req_Network_injected_packets_per_cycle =       0.1791 
Req_Network_conflicts_per_cycle =       0.0704
Req_Network_conflicts_per_cycle_util =       3.4978
Req_Bank_Level_Parallism =       8.9043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0206
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0056

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 22867
Reply_Network_injected_packets_per_cycle =        0.1791
Reply_Network_conflicts_per_cycle =        0.0803
Reply_Network_conflicts_per_cycle_util =       3.7016
Reply_Bank_Level_Parallism =       8.2581
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0060
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0039
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 55296 (inst/sec)
gpgpu_simulation_rate = 2858 (cycle/sec)
gpgpu_silicon_slowdown = 396081x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5678
gpu_sim_insn = 90112
gpu_ipc =      15.8704
gpu_tot_sim_cycle = 28545
gpu_tot_sim_insn = 532480
gpu_tot_ipc =      18.6541
gpu_tot_issued_cta = 80
gpu_occupancy = 15.2845% 
gpu_tot_occupancy = 16.0391% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4509
partiton_level_parallism_total  =       0.2332
partiton_level_parallism_util =      13.6170
partiton_level_parallism_util_total  =      10.2716
L2_BW  =      16.3321 GB/Sec
L2_BW_total  =       8.4466 GB/Sec
gpu_total_sim_rate=53248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 6656
	L1D_total_cache_misses = 5120
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 172
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 140
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
55, 55, 55, 55, 55, 55, 55, 55, 
gpgpu_n_tot_thrd_icount = 540672
gpgpu_n_tot_w_icount = 16896
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:320	W0_Idle:89930	W0_Scoreboard:116430	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16640
single_issue_nums: WS0:4224	WS1:4224	WS2:4224	WS3:4224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102400 {40:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 20 
averagemflatency = 277 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5617 	539 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5923 	733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4870 	1219 	553 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3439      3426    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3448      3429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3423      3425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3425      3428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3468      3447    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3467      3442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3448      3445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3448      3446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3439      3442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3442      3439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3457      3435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3457      3435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3466      3458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3470      3454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3459      3451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3458      3452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88139i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0204264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88139i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0202452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88143i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0210609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88143i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0208796
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=196 dram_eff=0.6531
bk0: 16a 88147i bk1: 16a 88138i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00896135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=196 dram_eff=0.6531
bk0: 16a 88147i bk1: 16a 88138i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891603
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=194 dram_eff=0.6598
bk0: 16a 88139i bk1: 16a 88143i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00904065
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=194 dram_eff=0.6598
bk0: 16a 88139i bk1: 16a 88143i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00901799
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88145i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0113858
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88144i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0116463
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88144i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0102869
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88142i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0104908
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88139i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0198826
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=176 dram_eff=0.7273
bk0: 16a 88130i bk1: 16a 88139i bk2: 0a 88266i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0197014
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88143i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0210382
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88268 n_nop=88234 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=178 dram_eff=0.7191
bk0: 16a 88143i bk1: 16a 88128i bk2: 0a 88268i bk3: 0a 88268i bk4: 0a 88268i bk5: 0a 88268i bk6: 0a 88268i bk7: 0a 88268i bk8: 0a 88268i bk9: 0a 88268i bk10: 0a 88268i bk11: 0a 88268i bk12: 0a 88268i bk13: 0a 88268i bk14: 0a 88268i bk15: 0a 88268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001450 
total_CMD = 88268 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 88108 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88268 
n_nop = 88234 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0208569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 208, Miss = 32, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6656
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6656
icnt_total_pkts_simt_to_mem=6656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6656
Req_Network_cycles = 28545
Req_Network_injected_packets_per_cycle =       0.2332 
Req_Network_conflicts_per_cycle =       0.0707
Req_Network_conflicts_per_cycle_util =       3.1142
Req_Bank_Level_Parallism =      10.2716
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0234
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 6656
Reply_Network_cycles = 28545
Reply_Network_injected_packets_per_cycle =        0.2332
Reply_Network_conflicts_per_cycle =        0.0977
Reply_Network_conflicts_per_cycle_util =       4.0187
Reply_Bank_Level_Parallism =       9.5908
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0098
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0051
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 53248 (inst/sec)
gpgpu_simulation_rate = 2854 (cycle/sec)
gpgpu_silicon_slowdown = 396636x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5670
gpu_sim_insn = 90112
gpu_ipc =      15.8928
gpu_tot_sim_cycle = 34215
gpu_tot_sim_insn = 622592
gpu_tot_ipc =      18.1965
gpu_tot_issued_cta = 96
gpu_occupancy = 15.2652% 
gpu_tot_occupancy = 15.9153% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4515
partiton_level_parallism_total  =       0.2694
partiton_level_parallism_util =      14.1436
partiton_level_parallism_util_total  =      11.1170
L2_BW  =      16.3551 GB/Sec
L2_BW_total  =       9.7571 GB/Sec
gpu_total_sim_rate=51882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_total_cache_accesses = 9216
	L1D_total_cache_misses = 6144
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 201
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 169
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
77, 77, 77, 77, 77, 77, 77, 77, 
gpgpu_n_tot_thrd_icount = 630784
gpgpu_n_tot_w_icount = 19712
gpgpu_n_stall_shd_mem = 5120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:320	W0_Idle:111696	W0_Scoreboard:134368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:4928	WS1:4928	WS2:4928	WS3:4928	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 20 
averagemflatency = 263 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8141 	575 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8450 	766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7037 	1612 	553 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4622      4604    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4633      4608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4600      4605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4605      4609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4647      4627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4649      4623    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4624      4622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4627      4625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4621      4622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4627      4620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4634      4612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4638      4613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4644      4636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4649      4633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4636      4631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4637      4631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105672i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0170414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105672i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0168902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105676i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0175707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105676i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0174195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=196 dram_eff=0.6531
bk0: 16a 105680i bk1: 16a 105671i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0074763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=196 dram_eff=0.6531
bk0: 16a 105680i bk1: 16a 105671i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00743849
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=194 dram_eff=0.6598
bk0: 16a 105672i bk1: 16a 105676i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00754246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=194 dram_eff=0.6598
bk0: 16a 105672i bk1: 16a 105676i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00752356
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105678i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00949896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105677i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00971635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105677i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00858215
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105675i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00875228
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105672i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0165877
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=176 dram_eff=0.7273
bk0: 16a 105663i bk1: 16a 105672i bk2: 0a 105799i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 105643 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0164365
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105676i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0175518
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105801 n_nop=105767 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=178 dram_eff=0.7191
bk0: 16a 105676i bk1: 16a 105661i bk2: 0a 105801i bk3: 0a 105801i bk4: 0a 105801i bk5: 0a 105801i bk6: 0a 105801i bk7: 0a 105801i bk8: 0a 105801i bk9: 0a 105801i bk10: 0a 105801i bk11: 0a 105801i bk12: 0a 105801i bk13: 0a 105801i bk14: 0a 105801i bk15: 0a 105801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001210 
total_CMD = 105801 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 105641 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105801 
n_nop = 105767 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0174006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 32, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9216
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9216
icnt_total_pkts_simt_to_mem=9216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9216
Req_Network_cycles = 34215
Req_Network_injected_packets_per_cycle =       0.2694 
Req_Network_conflicts_per_cycle =       0.0645
Req_Network_conflicts_per_cycle_util =       2.6622
Req_Bank_Level_Parallism =      11.1170
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0211
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 9216
Reply_Network_cycles = 34215
Reply_Network_injected_packets_per_cycle =        0.2694
Reply_Network_conflicts_per_cycle =        0.0961
Reply_Network_conflicts_per_cycle_util =       3.7395
Reply_Bank_Level_Parallism =      10.4846
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0091
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0059
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 51882 (inst/sec)
gpgpu_simulation_rate = 2851 (cycle/sec)
gpgpu_silicon_slowdown = 397053x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5693
gpu_sim_insn = 139264
gpu_ipc =      24.4623
gpu_tot_sim_cycle = 39908
gpu_tot_sim_insn = 761856
gpu_tot_ipc =      19.0903
gpu_tot_issued_cta = 112
gpu_occupancy = 16.2643% 
gpu_tot_occupancy = 15.9645% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1799
partiton_level_parallism_total  =       0.2566
partiton_level_parallism_util =      10.1386
partiton_level_parallism_util_total  =      11.0108
L2_BW  =       6.5156 GB/Sec
L2_BW_total  =       9.2947 GB/Sec
gpu_total_sim_rate=54418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_total_cache_accesses = 10240
	L1D_total_cache_misses = 7168
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 227
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 195
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
77, 77, 77, 77, 77, 77, 77, 77, 
gpgpu_n_tot_thrd_icount = 770048
gpgpu_n_tot_w_icount = 24064
gpgpu_n_stall_shd_mem = 6272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:389	W0_Idle:128933	W0_Scoreboard:156350	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23808
single_issue_nums: WS0:6016	WS1:6016	WS2:6016	WS3:6016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 266240 {40:6656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143360 {40:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 256 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9101 	639 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9448 	792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7828 	1797 	595 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5111      5087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5122      5090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5089      5093    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5093      5095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5135      5118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5134      5109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5104      5116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5107      5118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5102      5109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       5107      5106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       5117      5096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5120      5096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       5127      5115    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       5132      5112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       5120      5113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5121      5113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123276i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0146104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123276i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0144808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123280i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0150642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123280i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0149346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=196 dram_eff=0.6531
bk0: 16a 123284i bk1: 16a 123275i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00640979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=196 dram_eff=0.6531
bk0: 16a 123284i bk1: 16a 123275i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00637738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=194 dram_eff=0.6598
bk0: 16a 123276i bk1: 16a 123280i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00646651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=194 dram_eff=0.6598
bk0: 16a 123276i bk1: 16a 123280i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00645031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123282i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00814392
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123281i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00833029
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123281i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00735789
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123279i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00750375
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123276i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0142215
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=176 dram_eff=0.7273
bk0: 16a 123267i bk1: 16a 123276i bk2: 0a 123403i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 123247 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0140918
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123280i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.015048
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=123405 n_nop=123371 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=178 dram_eff=0.7191
bk0: 16a 123280i bk1: 16a 123265i bk2: 0a 123405i bk3: 0a 123405i bk4: 0a 123405i bk5: 0a 123405i bk6: 0a 123405i bk7: 0a 123405i bk8: 0a 123405i bk9: 0a 123405i bk10: 0a 123405i bk11: 0a 123405i bk12: 0a 123405i bk13: 0a 123405i bk14: 0a 123405i bk15: 0a 123405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.001037 
total_CMD = 123405 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 123245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123405 
n_nop = 123371 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0149184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 32, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10240
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10240
icnt_total_pkts_simt_to_mem=10240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10240
Req_Network_cycles = 39908
Req_Network_injected_packets_per_cycle =       0.2566 
Req_Network_conflicts_per_cycle =       0.0619
Req_Network_conflicts_per_cycle_util =       2.6570
Req_Bank_Level_Parallism =      11.0108
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0195
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 10240
Reply_Network_cycles = 39908
Reply_Network_injected_packets_per_cycle =        0.2566
Reply_Network_conflicts_per_cycle =        0.0940
Reply_Network_conflicts_per_cycle_util =       3.7899
Reply_Bank_Level_Parallism =      10.3434
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0087
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 54418 (inst/sec)
gpgpu_simulation_rate = 2850 (cycle/sec)
gpgpu_silicon_slowdown = 397192x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5724
gpu_sim_insn = 139264
gpu_ipc =      24.3298
gpu_tot_sim_cycle = 45632
gpu_tot_sim_insn = 901120
gpu_tot_ipc =      19.7475
gpu_tot_issued_cta = 128
gpu_occupancy = 16.2569% 
gpu_tot_occupancy = 16.0008% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1789
partiton_level_parallism_total  =       0.2468
partiton_level_parallism_util =       7.9380
partiton_level_parallism_util_total  =      10.6364
L2_BW  =       6.4803 GB/Sec
L2_BW_total  =       8.9417 GB/Sec
gpu_total_sim_rate=56320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[37]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[39]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[41]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 4
	L1D_total_cache_accesses = 11264
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 236
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 204
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
77, 77, 77, 77, 77, 77, 77, 77, 
gpgpu_n_tot_thrd_icount = 909312
gpgpu_n_tot_w_icount = 28416
gpgpu_n_stall_shd_mem = 7424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421	W0_Idle:146439	W0_Scoreboard:178388	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:7104	WS1:7104	WS2:7104	WS3:7104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 286720 {40:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 254 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10108 	656 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10472 	792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8662 	1977 	605 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5592      5565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5602      5567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5576      5575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5579      5576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5617      5603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5614      5594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5582      5595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5584      5596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5584      5589    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       5589      5586    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       5602      5576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5605      5575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       5606      5599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       5611      5596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       5601      5591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5600      5590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140977i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0127776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140977i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0126642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140981i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0131745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140981i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0130611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=196 dram_eff=0.6531
bk0: 16a 140985i bk1: 16a 140976i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00560571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=196 dram_eff=0.6531
bk0: 16a 140985i bk1: 16a 140976i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00557737
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=194 dram_eff=0.6598
bk0: 16a 140977i bk1: 16a 140981i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00565532
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=194 dram_eff=0.6598
bk0: 16a 140977i bk1: 16a 140981i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00564115
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140983i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00712231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140982i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0072853
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140982i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00643488
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140980i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00656244
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140977i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0124375
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=176 dram_eff=0.7273
bk0: 16a 140968i bk1: 16a 140977i bk2: 0a 141104i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 140948 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0123241
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140981i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0131603
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=141106 n_nop=141072 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009071
n_activity=178 dram_eff=0.7191
bk0: 16a 140981i bk1: 16a 140966i bk2: 0a 141106i bk3: 0a 141106i bk4: 0a 141106i bk5: 0a 141106i bk6: 0a 141106i bk7: 0a 141106i bk8: 0a 141106i bk9: 0a 141106i bk10: 0a 141106i bk11: 0a 141106i bk12: 0a 141106i bk13: 0a 141106i bk14: 0a 141106i bk15: 0a 141106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000907 
total_CMD = 141106 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 140946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141106 
n_nop = 141072 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0130469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 352, Miss = 32, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11264
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11264
icnt_total_pkts_simt_to_mem=11264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11264
Req_Network_cycles = 45632
Req_Network_injected_packets_per_cycle =       0.2468 
Req_Network_conflicts_per_cycle =       0.0585
Req_Network_conflicts_per_cycle_util =       2.5212
Req_Bank_Level_Parallism =      10.6364
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0178
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 11264
Reply_Network_cycles = 45632
Reply_Network_injected_packets_per_cycle =        0.2468
Reply_Network_conflicts_per_cycle =        0.0914
Reply_Network_conflicts_per_cycle_util =       3.7034
Reply_Bank_Level_Parallism =      10.0036
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0082
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 56320 (inst/sec)
gpgpu_simulation_rate = 2852 (cycle/sec)
gpgpu_silicon_slowdown = 396914x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5714
gpu_sim_insn = 147456
gpu_ipc =      25.8061
gpu_tot_sim_cycle = 51346
gpu_tot_sim_insn = 1048576
gpu_tot_ipc =      20.4218
gpu_tot_issued_cta = 144
gpu_occupancy = 16.2937% 
gpu_tot_occupancy = 16.0326% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1792
partiton_level_parallism_total  =       0.2393
partiton_level_parallism_util =       6.7368
partiton_level_parallism_util_total  =      10.1470
L2_BW  =       6.4917 GB/Sec
L2_BW_total  =       8.6690 GB/Sec
gpu_total_sim_rate=58254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[1]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[18]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[20]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 9216
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 269
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 222
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
113, 113, 113, 113, 113, 113, 113, 113, 
gpgpu_n_tot_thrd_icount = 1056768
gpgpu_n_tot_w_icount = 33024
gpgpu_n_stall_shd_mem = 7936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4608
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486	W0_Idle:164314	W0_Scoreboard:198892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32768
single_issue_nums: WS0:8256	WS1:8256	WS2:8256	WS3:8256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36864 {8:4608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 307200 {40:7680,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {40:4608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 253 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11050 	738 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11442 	846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9473 	2160 	632 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6081      6053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6089      6055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6065      6063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6068      6063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6100      6089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6098      6080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6066      6084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6069      6087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6073      6083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6077      6079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6093      6068    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6095      6066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6089      6089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6094      6085    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       6082      6082    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       6081      6083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158646i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0113557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158646i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0112549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158650i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0117084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158650i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0116076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=196 dram_eff=0.6531
bk0: 16a 158654i bk1: 16a 158645i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00498189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=196 dram_eff=0.6531
bk0: 16a 158654i bk1: 16a 158645i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0049567
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=194 dram_eff=0.6598
bk0: 16a 158646i bk1: 16a 158650i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00502598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=194 dram_eff=0.6598
bk0: 16a 158646i bk1: 16a 158650i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00501338
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158652i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00632971
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158651i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00647457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158651i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00571878
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158649i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00583215
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158646i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0110534
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=176 dram_eff=0.7273
bk0: 16a 158637i bk1: 16a 158646i bk2: 0a 158773i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 158617 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0109526
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158650i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0116958
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158775 n_nop=158741 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008062
n_activity=178 dram_eff=0.7191
bk0: 16a 158650i bk1: 16a 158635i bk2: 0a 158775i bk3: 0a 158775i bk4: 0a 158775i bk5: 0a 158775i bk6: 0a 158775i bk7: 0a 158775i bk8: 0a 158775i bk9: 0a 158775i bk10: 0a 158775i bk11: 0a 158775i bk12: 0a 158775i bk13: 0a 158775i bk14: 0a 158775i bk15: 0a 158775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000806 
total_CMD = 158775 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 158615 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158775 
n_nop = 158741 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.011595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 384, Miss = 32, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 51346
Req_Network_injected_packets_per_cycle =       0.2393 
Req_Network_conflicts_per_cycle =       0.0563
Req_Network_conflicts_per_cycle_util =       2.3856
Req_Bank_Level_Parallism =      10.1470
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0169
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0075

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 51346
Reply_Network_injected_packets_per_cycle =        0.2393
Reply_Network_conflicts_per_cycle =        0.0902
Reply_Network_conflicts_per_cycle_util =       3.5963
Reply_Bank_Level_Parallism =       9.5404
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0078
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 58254 (inst/sec)
gpgpu_simulation_rate = 2852 (cycle/sec)
gpgpu_silicon_slowdown = 396914x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5699
gpu_sim_insn = 147456
gpu_ipc =      25.8740
gpu_tot_sim_cycle = 57045
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =      20.9665
gpu_tot_issued_cta = 160
gpu_occupancy = 16.2654% 
gpu_tot_occupancy = 16.0554% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1797
partiton_level_parallism_total  =       0.2334
partiton_level_parallism_util =       8.2581
partiton_level_parallism_util_total  =       9.9715
L2_BW  =       6.5088 GB/Sec
L2_BW_total  =       8.4532 GB/Sec
gpu_total_sim_rate=59801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[1]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[22]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[26]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 13312
	L1D_total_cache_misses = 10240
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 298
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 63
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
113, 113, 113, 113, 113, 113, 113, 113, 
gpgpu_n_tot_thrd_icount = 1204224
gpgpu_n_tot_w_icount = 37632
gpgpu_n_stall_shd_mem = 8448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:562	W0_Idle:182328	W0_Scoreboard:219086	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:9408	WS1:9408	WS2:9408	WS3:9408	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 204800 {40:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 252 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12011 	801 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12422 	890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10210 	2414 	665 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6569      6546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6576      6548    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6547      6551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6550      6550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6586      6576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6585      6567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6562      6573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6564      6576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6554      6572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6558      6568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6580      6558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6582      6557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6578      6577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6586      6576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       6577      6569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       6576      6571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176269i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0102212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176269i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0101305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176273i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0105387
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176273i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.010448
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=196 dram_eff=0.6531
bk0: 16a 176277i bk1: 16a 176268i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00448418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=196 dram_eff=0.6531
bk0: 16a 176277i bk1: 16a 176268i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0044615
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=194 dram_eff=0.6598
bk0: 16a 176269i bk1: 16a 176273i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00452386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=194 dram_eff=0.6598
bk0: 16a 176269i bk1: 16a 176273i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00451252
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176275i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00569734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176274i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00582773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176274i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00514745
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176272i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00524949
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176269i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00994909
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=176 dram_eff=0.7273
bk0: 16a 176260i bk1: 16a 176269i bk2: 0a 176396i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 176240 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00985839
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176273i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0105273
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=176398 n_nop=176364 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007256
n_activity=178 dram_eff=0.7191
bk0: 16a 176273i bk1: 16a 176258i bk2: 0a 176398i bk3: 0a 176398i bk4: 0a 176398i bk5: 0a 176398i bk6: 0a 176398i bk7: 0a 176398i bk8: 0a 176398i bk9: 0a 176398i bk10: 0a 176398i bk11: 0a 176398i bk12: 0a 176398i bk13: 0a 176398i bk14: 0a 176398i bk15: 0a 176398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000726 
total_CMD = 176398 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 176238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 176398 
n_nop = 176364 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0104366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 416, Miss = 32, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13312
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13312
icnt_total_pkts_simt_to_mem=13312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13312
Req_Network_cycles = 57045
Req_Network_injected_packets_per_cycle =       0.2334 
Req_Network_conflicts_per_cycle =       0.0552
Req_Network_conflicts_per_cycle_util =       2.3603
Req_Bank_Level_Parallism =       9.9715
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0162
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 13312
Reply_Network_cycles = 57045
Reply_Network_injected_packets_per_cycle =        0.2334
Reply_Network_conflicts_per_cycle =        0.0914
Reply_Network_conflicts_per_cycle_util =       3.6582
Reply_Bank_Level_Parallism =       9.3418
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0077
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0051
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 59801 (inst/sec)
gpgpu_simulation_rate = 2852 (cycle/sec)
gpgpu_silicon_slowdown = 396914x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5698
gpu_sim_insn = 135168
gpu_ipc =      23.7220
gpu_tot_sim_cycle = 62743
gpu_tot_sim_insn = 1331200
gpu_tot_ipc =      21.2167
gpu_tot_issued_cta = 176
gpu_occupancy = 16.2768% 
gpu_tot_occupancy = 16.0751% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1797
partiton_level_parallism_total  =       0.2285
partiton_level_parallism_util =       7.8168
partiton_level_parallism_util_total  =       9.7790
L2_BW  =       6.5099 GB/Sec
L2_BW_total  =       8.2767 GB/Sec
gpu_total_sim_rate=60509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[1]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[2]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 14336
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 333
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 79
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 79
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
113, 113, 113, 113, 113, 113, 113, 113, 
gpgpu_n_tot_thrd_icount = 1339392
gpgpu_n_tot_w_icount = 41856
gpgpu_n_stall_shd_mem = 8960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5632
gpgpu_n_mem_write_global = 8704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:573	W0_Idle:200292	W0_Scoreboard:239847	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41600
single_issue_nums: WS0:10464	WS1:10464	WS2:10464	WS3:10464	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45056 {8:5632,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:8704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 225280 {40:5632,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69632 {8:8704,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 252 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12988 	848 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13423 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10980 	2641 	692 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7062      7035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7070      7038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7035      7041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7037      7039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7072      7058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7070      7048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7050      7053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7052      7057    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       7041      7066    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7045      7061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7065      7048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       7065      7046    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       7061      7065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       7069      7064    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7060      7057    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7059      7059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193889i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00929295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193889i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00921049
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193893i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00958159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193893i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00949912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=196 dram_eff=0.6531
bk0: 16a 193897i bk1: 16a 193888i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00407694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=196 dram_eff=0.6531
bk0: 16a 193897i bk1: 16a 193888i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00405632
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=194 dram_eff=0.6598
bk0: 16a 193889i bk1: 16a 193893i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00411302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=194 dram_eff=0.6598
bk0: 16a 193889i bk1: 16a 193893i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00410271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193895i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00517993
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193894i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00529848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193894i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00467998
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193892i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00477275
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193889i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00904555
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=176 dram_eff=0.7273
bk0: 16a 193880i bk1: 16a 193889i bk2: 0a 194016i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 193860 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00896309
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193893i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00957128
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=194018 n_nop=193984 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006597
n_activity=178 dram_eff=0.7191
bk0: 16a 193893i bk1: 16a 193878i bk2: 0a 194018i bk3: 0a 194018i bk4: 0a 194018i bk5: 0a 194018i bk6: 0a 194018i bk7: 0a 194018i bk8: 0a 194018i bk9: 0a 194018i bk10: 0a 194018i bk11: 0a 194018i bk12: 0a 194018i bk13: 0a 194018i bk14: 0a 194018i bk15: 0a 194018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000660 
total_CMD = 194018 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 193858 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 194018 
n_nop = 193984 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00948881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14336
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14336
icnt_total_pkts_simt_to_mem=14336
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14336
Req_Network_cycles = 62743
Req_Network_injected_packets_per_cycle =       0.2285 
Req_Network_conflicts_per_cycle =       0.0538
Req_Network_conflicts_per_cycle_util =       2.3015
Req_Bank_Level_Parallism =       9.7790
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 14336
Reply_Network_cycles = 62743
Reply_Network_injected_packets_per_cycle =        0.2285
Reply_Network_conflicts_per_cycle =        0.0914
Reply_Network_conflicts_per_cycle_util =       3.6635
Reply_Bank_Level_Parallism =       9.1545
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 60509 (inst/sec)
gpgpu_simulation_rate = 2851 (cycle/sec)
gpgpu_silicon_slowdown = 397053x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5708
gpu_sim_insn = 135168
gpu_ipc =      23.6804
gpu_tot_sim_cycle = 68451
gpu_tot_sim_insn = 1466368
gpu_tot_ipc =      21.4222
gpu_tot_issued_cta = 192
gpu_occupancy = 16.2942% 
gpu_tot_occupancy = 16.0929% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1794
partiton_level_parallism_total  =       0.2244
partiton_level_parallism_util =       7.2113
partiton_level_parallism_util_total  =       9.5522
L2_BW  =       6.4985 GB/Sec
L2_BW_total  =       8.1285 GB/Sec
gpu_total_sim_rate=58654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[1]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_total_cache_accesses = 15360
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 369
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 95
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 274
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 95
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
146, 146, 146, 146, 146, 146, 146, 146, 
gpgpu_n_tot_thrd_icount = 1474560
gpgpu_n_tot_w_icount = 46080
gpgpu_n_stall_shd_mem = 9472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 9216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:581	W0_Idle:218018	W0_Scoreboard:260509	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45824
single_issue_nums: WS0:11520	WS1:11520	WS2:11520	WS3:11520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 368640 {40:9216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73728 {8:9216,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 251 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13974 	886 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14430 	930 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11737 	2878 	722 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7551      7525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7558      7526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7521      7528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7523      7526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7555      7549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7552      7540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7535      7542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       7534      7546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       7527      7554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       7530      7549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7554      7536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       7555      7533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       7544      7553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       7553      7551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7543      7544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7541      7545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211540i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00851802
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211540i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00844243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211544i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00878258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211544i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00870699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=196 dram_eff=0.6531
bk0: 16a 211548i bk1: 16a 211539i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00373697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=196 dram_eff=0.6531
bk0: 16a 211548i bk1: 16a 211539i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00371807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=194 dram_eff=0.6598
bk0: 16a 211540i bk1: 16a 211544i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00377004
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=194 dram_eff=0.6598
bk0: 16a 211540i bk1: 16a 211544i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00376059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211546i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00474798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211545i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00485664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211545i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00428972
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211543i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00437476
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211540i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00829125
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=176 dram_eff=0.7273
bk0: 16a 211531i bk1: 16a 211540i bk2: 0a 211667i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 211511 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00821566
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211544i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00877313
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=211669 n_nop=211635 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006047
n_activity=178 dram_eff=0.7191
bk0: 16a 211544i bk1: 16a 211529i bk2: 0a 211669i bk3: 0a 211669i bk4: 0a 211669i bk5: 0a 211669i bk6: 0a 211669i bk7: 0a 211669i bk8: 0a 211669i bk9: 0a 211669i bk10: 0a 211669i bk11: 0a 211669i bk12: 0a 211669i bk13: 0a 211669i bk14: 0a 211669i bk15: 0a 211669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000605 
total_CMD = 211669 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 211509 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 211669 
n_nop = 211635 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00869754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 32, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15360
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15360
icnt_total_pkts_simt_to_mem=15360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15360
Req_Network_cycles = 68451
Req_Network_injected_packets_per_cycle =       0.2244 
Req_Network_conflicts_per_cycle =       0.0521
Req_Network_conflicts_per_cycle_util =       2.2164
Req_Bank_Level_Parallism =       9.5522
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0147
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0070

Reply_Network_injected_packets_num = 15360
Reply_Network_cycles = 68451
Reply_Network_injected_packets_per_cycle =        0.2244
Reply_Network_conflicts_per_cycle =        0.0919
Reply_Network_conflicts_per_cycle_util =       3.6649
Reply_Bank_Level_Parallism =       8.9510
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0049
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 58654 (inst/sec)
gpgpu_simulation_rate = 2738 (cycle/sec)
gpgpu_silicon_slowdown = 413440x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5672
gpu_sim_insn = 126976
gpu_ipc =      22.3865
gpu_tot_sim_cycle = 74123
gpu_tot_sim_insn = 1593344
gpu_tot_ipc =      21.4959
gpu_tot_issued_cta = 208
gpu_occupancy = 16.2575% 
gpu_tot_occupancy = 16.1052% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1805
partiton_level_parallism_total  =       0.2210
partiton_level_parallism_util =      10.2400
partiton_level_parallism_util_total  =       9.5925
L2_BW  =       6.5397 GB/Sec
L2_BW_total  =       8.0069 GB/Sec
gpu_total_sim_rate=61282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[1]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[16]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[17]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 13312
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 396
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9728

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 288
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 108
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
146, 146, 146, 146, 146, 146, 146, 146, 
gpgpu_n_tot_thrd_icount = 1601536
gpgpu_n_tot_w_icount = 50048
gpgpu_n_stall_shd_mem = 9984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6656
gpgpu_n_mem_write_global = 9728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:591	W0_Idle:235470	W0_Scoreboard:281567	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49792
single_issue_nums: WS0:12512	WS1:12512	WS2:12512	WS3:12512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53248 {8:6656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 266240 {40:6656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77824 {8:9728,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 251 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14950 	934 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	15417 	967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12485 	3118 	758 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8034      8016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8040      8015    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8007      8012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8008      8010    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8043      8036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8039      8026    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8027      8032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8024      8034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8011      8043    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8014      8036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8045      8026    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       8046      8023    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8032      8039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       8040      8038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       8033      8030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       8030      8030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229080i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00786618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229080i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00779638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229084i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0081105
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229084i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0080407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=196 dram_eff=0.6531
bk0: 16a 229088i bk1: 16a 229079i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.003451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=196 dram_eff=0.6531
bk0: 16a 229088i bk1: 16a 229079i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00343355
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=194 dram_eff=0.6598
bk0: 16a 229080i bk1: 16a 229084i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00348154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=194 dram_eff=0.6598
bk0: 16a 229080i bk1: 16a 229084i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00347281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229086i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00438464
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229085i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00448499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229085i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00396145
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229083i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00403998
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229080i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00765677
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=176 dram_eff=0.7273
bk0: 16a 229071i bk1: 16a 229080i bk2: 0a 229207i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 229051 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00758696
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229084i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00810178
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=229209 n_nop=229175 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005584
n_activity=178 dram_eff=0.7191
bk0: 16a 229084i bk1: 16a 229069i bk2: 0a 229209i bk3: 0a 229209i bk4: 0a 229209i bk5: 0a 229209i bk6: 0a 229209i bk7: 0a 229209i bk8: 0a 229209i bk9: 0a 229209i bk10: 0a 229209i bk11: 0a 229209i bk12: 0a 229209i bk13: 0a 229209i bk14: 0a 229209i bk15: 0a 229209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000558 
total_CMD = 229209 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 229049 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 229209 
n_nop = 229175 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00803197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 32, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9728
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 74123
Req_Network_injected_packets_per_cycle =       0.2210 
Req_Network_conflicts_per_cycle =       0.0517
Req_Network_conflicts_per_cycle_util =       2.2430
Req_Bank_Level_Parallism =       9.5925
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0142
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0069

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 74123
Reply_Network_injected_packets_per_cycle =        0.2210
Reply_Network_conflicts_per_cycle =        0.0917
Reply_Network_conflicts_per_cycle_util =       3.7342
Reply_Bank_Level_Parallism =       8.9973
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0048
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 61282 (inst/sec)
gpgpu_simulation_rate = 2850 (cycle/sec)
gpgpu_silicon_slowdown = 397192x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5675
gpu_sim_insn = 126976
gpu_ipc =      22.3746
gpu_tot_sim_cycle = 79798
gpu_tot_sim_insn = 1720320
gpu_tot_ipc =      21.5584
gpu_tot_issued_cta = 224
gpu_occupancy = 16.2650% 
gpu_tot_occupancy = 16.1163% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1804
partiton_level_parallism_total  =       0.2182
partiton_level_parallism_util =       9.5701
partiton_level_parallism_util_total  =       9.5912
L2_BW  =       6.5363 GB/Sec
L2_BW_total  =       7.9023 GB/Sec
gpu_total_sim_rate=61440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[1]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[2]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[8]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[16]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[17]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[24]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[32]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[33]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[35]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[36]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[37]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[38]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_total_cache_accesses = 17408
	L1D_total_cache_misses = 14336
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 419
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 298
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 121
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
146, 146, 146, 146, 146, 146, 146, 146, 
gpgpu_n_tot_thrd_icount = 1728512
gpgpu_n_tot_w_icount = 54016
gpgpu_n_stall_shd_mem = 10496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7168
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:613	W0_Idle:252784	W0_Scoreboard:302647	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53760
single_issue_nums: WS0:13504	WS1:13504	WS2:13504	WS3:13504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57344 {8:7168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 286720 {40:7168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 250 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15894 	1014 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	16397 	1011 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13267 	3329 	789 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8525      8503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8532      8502    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8496      8500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8495      8496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8538      8525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       8534      8514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       8515      8515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8511      8516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8499      8532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8501      8524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       8540      8510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       8540      8506    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8517      8523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       8526      8521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       8526      8516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       8522      8515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246629i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00730675
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246629i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00724191
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246633i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0075337
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246633i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00746886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=196 dram_eff=0.6531
bk0: 16a 246637i bk1: 16a 246628i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00320557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=196 dram_eff=0.6531
bk0: 16a 246637i bk1: 16a 246628i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00318936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=194 dram_eff=0.6598
bk0: 16a 246629i bk1: 16a 246633i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00323394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=194 dram_eff=0.6598
bk0: 16a 246629i bk1: 16a 246633i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322583
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246635i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00407282
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246634i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00416603
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246634i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00367972
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246632i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00375266
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246629i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00711223
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=176 dram_eff=0.7273
bk0: 16a 246620i bk1: 16a 246629i bk2: 0a 246756i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 246600 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00704739
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246633i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00752559
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=246758 n_nop=246724 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005187
n_activity=178 dram_eff=0.7191
bk0: 16a 246633i bk1: 16a 246618i bk2: 0a 246758i bk3: 0a 246758i bk4: 0a 246758i bk5: 0a 246758i bk6: 0a 246758i bk7: 0a 246758i bk8: 0a 246758i bk9: 0a 246758i bk10: 0a 246758i bk11: 0a 246758i bk12: 0a 246758i bk13: 0a 246758i bk14: 0a 246758i bk15: 0a 246758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000519 
total_CMD = 246758 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 246598 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246758 
n_nop = 246724 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00746075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 544, Miss = 32, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17408
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17408
icnt_total_pkts_simt_to_mem=17408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17408
Req_Network_cycles = 79798
Req_Network_injected_packets_per_cycle =       0.2182 
Req_Network_conflicts_per_cycle =       0.0510
Req_Network_conflicts_per_cycle_util =       2.2430
Req_Bank_Level_Parallism =       9.5912
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0140
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 17408
Reply_Network_cycles = 79798
Reply_Network_injected_packets_per_cycle =        0.2182
Reply_Network_conflicts_per_cycle =        0.0912
Reply_Network_conflicts_per_cycle_util =       3.7650
Reply_Bank_Level_Parallism =       9.0104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0071
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0047
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 61440 (inst/sec)
gpgpu_simulation_rate = 2849 (cycle/sec)
gpgpu_silicon_slowdown = 397332x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5871
gpu_sim_insn = 271104
gpu_ipc =      46.1768
gpu_tot_sim_cycle = 85669
gpu_tot_sim_insn = 1991424
gpu_tot_ipc =      23.2456
gpu_tot_issued_cta = 240
gpu_occupancy = 16.3163% 
gpu_tot_occupancy = 16.1326% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1744
partiton_level_parallism_total  =       0.2152
partiton_level_parallism_util =       7.8769
partiton_level_parallism_util_total  =       9.4766
L2_BW  =       6.3181 GB/Sec
L2_BW_total  =       7.7937 GB/Sec
gpu_total_sim_rate=64239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[1]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[2]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[3]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[10]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[11]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[12]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[13]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[14]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[15]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[16]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[17]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[18]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[19]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[20]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[21]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[24]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[32]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[33]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[35]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[36]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[37]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[38]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[40]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[41]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[42]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[43]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[44]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[45]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_total_cache_accesses = 18432
	L1D_total_cache_misses = 15360
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 447
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10752

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 310
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 137
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
215, 215, 215, 215, 215, 215, 215, 215, 
gpgpu_n_tot_thrd_icount = 2011136
gpgpu_n_tot_w_icount = 62848
gpgpu_n_stall_shd_mem = 11008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7680
gpgpu_n_mem_write_global = 10752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1007	W0_Idle:270699	W0_Scoreboard:329938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62232
single_issue_nums: WS0:15712	WS1:15712	WS2:15712	WS3:15712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61440 {8:7680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 430080 {40:10752,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 307200 {40:7680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86016 {8:10752,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 250 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16799 	1133 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17326 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14042 	3531 	829 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9015      8990    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9020      8987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8985      8987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8982      8982    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9034      9019    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9027      9007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9002      9009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       8997      9009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       8994      9021    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8995      9012    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9033      9005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9030      8999    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9006      9016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9015      9014    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9014      9011    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9009      9010    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264784i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00680601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264784i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00674561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264788i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0070174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264788i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.006957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=196 dram_eff=0.6531
bk0: 16a 264792i bk1: 16a 264783i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00298589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=196 dram_eff=0.6531
bk0: 16a 264792i bk1: 16a 264783i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00297079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=194 dram_eff=0.6598
bk0: 16a 264784i bk1: 16a 264788i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=194 dram_eff=0.6598
bk0: 16a 264784i bk1: 16a 264788i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00300476
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264790i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0037937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264789i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00388052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264789i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00342754
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264787i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00349549
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264784i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00662482
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=176 dram_eff=0.7273
bk0: 16a 264775i bk1: 16a 264784i bk2: 0a 264911i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 264755 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00656442
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264788i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00700985
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=264913 n_nop=264879 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004832
n_activity=178 dram_eff=0.7191
bk0: 16a 264788i bk1: 16a 264773i bk2: 0a 264913i bk3: 0a 264913i bk4: 0a 264913i bk5: 0a 264913i bk6: 0a 264913i bk7: 0a 264913i bk8: 0a 264913i bk9: 0a 264913i bk10: 0a 264913i bk11: 0a 264913i bk12: 0a 264913i bk13: 0a 264913i bk14: 0a 264913i bk15: 0a 264913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000483 
total_CMD = 264913 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 264753 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264913 
n_nop = 264879 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00694945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 32, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18432
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10752
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18432
icnt_total_pkts_simt_to_mem=18432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18432
Req_Network_cycles = 85669
Req_Network_injected_packets_per_cycle =       0.2152 
Req_Network_conflicts_per_cycle =       0.0512
Req_Network_conflicts_per_cycle_util =       2.2571
Req_Bank_Level_Parallism =       9.4766
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0140
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0067

Reply_Network_injected_packets_num = 18432
Reply_Network_cycles = 85669
Reply_Network_injected_packets_per_cycle =        0.2152
Reply_Network_conflicts_per_cycle =        0.0911
Reply_Network_conflicts_per_cycle_util =       3.7727
Reply_Bank_Level_Parallism =       8.9130
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0071
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0047
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 64239 (inst/sec)
gpgpu_simulation_rate = 2763 (cycle/sec)
gpgpu_silicon_slowdown = 409699x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f5ad1000000
-local mem base_addr = 0x00007f5acf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_rtx3070/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5859
gpu_sim_insn = 271104
gpu_ipc =      46.2714
gpu_tot_sim_cycle = 91528
gpu_tot_sim_insn = 2262528
gpu_tot_ipc =      24.7195
gpu_tot_issued_cta = 256
gpu_occupancy = 16.3476% 
gpu_tot_occupancy = 16.1487% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1748
partiton_level_parallism_total  =       0.2126
partiton_level_parallism_util =       9.4815
partiton_level_parallism_util_total  =       9.4769
L2_BW  =       6.3310 GB/Sec
L2_BW_total  =       7.7001 GB/Sec
gpu_total_sim_rate=66544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[1]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[2]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[3]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[18]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[19]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[20]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[21]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[22]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[23]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[24]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[25]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[26]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[28]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[29]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[31]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[32]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[33]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[35]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[36]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[37]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[38]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[39]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[40]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[41]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[42]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[43]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[44]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[45]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_total_cache_accesses = 19456
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 475
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11264

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 322
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
215, 215, 215, 215, 215, 215, 215, 215, 
gpgpu_n_tot_thrd_icount = 2293760
gpgpu_n_tot_w_icount = 71680
gpgpu_n_stall_shd_mem = 11520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 11264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1404	W0_Idle:288294	W0_Scoreboard:357270	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70704
single_issue_nums: WS0:17920	WS1:17920	WS2:17920	WS3:17920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 450560 {40:11264,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90112 {8:11264,}
maxmflatency = 574 
max_icnt2mem_latency = 95 
maxmrqlatency = 34 
max_icnt2sh_latency = 24 
averagemflatency = 250 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 3 
mrq_lat_table:59 	15 	56 	176 	196 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17753 	1203 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18302 	1154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14779 	3760 	885 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5553      5553         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5570      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5569      5569         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5573      5573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5578      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5582      5582         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5577      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5581      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5585      5585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5589      5589         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5586      5586         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5590      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/32 = 16.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 32/32 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9504      9477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9508      9475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       9473      9479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       9469      9473    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9525      9500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       9518      9488    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       9494      9500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       9487      9499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9480      9507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9482      9497    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9517      9496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9512      9488    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9499      9499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9508      9496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9504      9500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9498      9499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        546       543         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        549       546         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        541       548         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        544       549         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        563       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        562       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        557       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        559       565         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        560       557         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        565       560         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        570       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        573       570         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        566       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        569       574         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282902i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00637033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282902i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0063138
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282906i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00656819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282906i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00651165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=196 dram_eff=0.6531
bk0: 16a 282910i bk1: 16a 282901i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00279475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=196 dram_eff=0.6531
bk0: 16a 282910i bk1: 16a 282901i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837662
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00278061
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=194 dram_eff=0.6598
bk0: 16a 282902i bk1: 16a 282906i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00281948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=194 dram_eff=0.6598
bk0: 16a 282902i bk1: 16a 282906i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881579
Bank_Level_Parallism_Col = 1.807947
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807947 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00281241
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282908i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.878981
Bank_Level_Parallism_Col = 1.807692
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.807692 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00355085
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282907i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885350
Bank_Level_Parallism_Col = 1.814103
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.814103 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00363211
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282907i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.896774
Bank_Level_Parallism_Col = 1.824675
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.824675 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00320813
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282905i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909677
Bank_Level_Parallism_Col = 1.837662
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837662 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327173
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282902i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00620073
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=176 dram_eff=0.7273
bk0: 16a 282893i bk1: 16a 282902i bk2: 0a 283029i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.929032
Bank_Level_Parallism_Col = 1.857143
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857143 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 282873 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0061442
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282906i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00656112
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=283031 n_nop=282997 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004522
n_activity=178 dram_eff=0.7191
bk0: 16a 282906i bk1: 16a 282891i bk2: 0a 283031i bk3: 0a 283031i bk4: 0a 283031i bk5: 0a 283031i bk6: 0a 283031i bk7: 0a 283031i bk8: 0a 283031i bk9: 0a 283031i bk10: 0a 283031i bk11: 0a 283031i bk12: 0a 283031i bk13: 0a 283031i bk14: 0a 283031i bk15: 0a 283031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.891720
Bank_Level_Parallism_Col = 1.820513
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.000452 
total_CMD = 283031 
util_bw = 128 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 282871 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283031 
n_nop = 282997 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00650459

========= L2 cache stats =========
L2_cache_bank[0]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 608, Miss = 32, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19456
L2_total_cache_misses = 1024
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11264
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19456
icnt_total_pkts_simt_to_mem=19456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19456
Req_Network_cycles = 91528
Req_Network_injected_packets_per_cycle =       0.2126 
Req_Network_conflicts_per_cycle =       0.0508
Req_Network_conflicts_per_cycle_util =       2.2660
Req_Bank_Level_Parallism =       9.4769
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0137
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0066

Reply_Network_injected_packets_num = 19456
Reply_Network_cycles = 91528
Reply_Network_injected_packets_per_cycle =        0.2126
Reply_Network_conflicts_per_cycle =        0.0913
Reply_Network_conflicts_per_cycle_util =       3.8322
Reply_Bank_Level_Parallism =       8.9207
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0071
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0046
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 66544 (inst/sec)
gpgpu_simulation_rate = 2692 (cycle/sec)
gpgpu_silicon_slowdown = 420505x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
