Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  1 01:48:04 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 man/urx/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/brx/data_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.890ns (19.279%)  route 3.726ns (80.721%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.555     5.063    man/urx/clk_100mhz_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  man/urx/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.581 f  man/urx/valid_o_reg/Q
                         net (fo=15, routed)          1.112     6.693    man/brx/urx_brx_valid
    SLICE_X6Y91          LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  man/brx/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.722     7.539    man/urx/FSM_onehot_state_reg[2]_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.663 r  man/urx/data_o[15]_i_3/O
                         net (fo=2, routed)           0.731     8.393    man/brx/data_o_reg[0]_1
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.517 r  man/brx/data_o[15]_i_1/O
                         net (fo=16, routed)          1.162     9.679    man/brx/data_o[15]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  man/brx/data_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.501    14.830    man/brx/clk_100mhz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  man/brx/data_o_reg[4]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X6Y84          FDRE (Setup_fdre_C_R)       -0.524    14.527    man/brx/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.848    




