/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmsac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwnmsac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwredosum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwredusum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vghsh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vitofp-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-user-scalar-def.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vluxei.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmax-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmclr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmfgt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmfle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmin-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vminu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmorn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsgt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsgtu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsof.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmul-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmulhu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmulhu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnmsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-reverse-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vscale-range.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vshl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsra-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssubu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vw-web-simplification.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-xsfvcp-x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zvqdotq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/float-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fmaximum-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fminimumnum-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-binop-into-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-vector-cmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/frameindex-addr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fshr-fshl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/half-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/inline-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/legalize-store-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/llround-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/load-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/load-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/lround-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mask-exts-not.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mask-exts-truncs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mask-reg-alloc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-tama.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-tumu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/memcpy-crash-zvl32b.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/memset-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mutate-prior-vsetvli-avl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/named-vector-shuffle-reverse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/no-reserved-frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr125306.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr133217.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr52475.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr63596.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr88576.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr99782.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/reduce-vl-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/reproducer-pr146855.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/riscv-codegenprepare-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/roundeven-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv32-zve-bitcast-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-args-by-mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-to-vmv.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-vops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/select-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_xu_f_qf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccsu_2x8x2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sink-splat-operands-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-slot-coloring.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/strided-vpload-vpstore-output.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/trunc-select-to-max-usat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/umulo-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/unmasked-ta.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/urem-seteq-vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaaddu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaesef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaesem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaesz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vand-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vandn-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vasub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vasubu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vclz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcompress.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdivu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vec3-setcc-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-reassociations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-splice.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-tuple-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfabs-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfabs-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfirst-byte-compare-index.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmuladd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmv.v.f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfneg-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfredmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrsqrt7.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmaccbf16-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmaccbf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwnmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwnmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwsub.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vgmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-instrs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-no-prop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vleff.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlmax-peephole.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlopt-volatile-ld.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vloxei.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmandn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmarith-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmaxu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmerge-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmflt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vminu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsbf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsgeu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsif.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmul-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmulh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.v.v.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv0-elimination.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmxnor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnclip.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-inttoptr-ptrtoint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask-fixed-vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vploadff.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vremu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvl-cross-inline-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-zve64f.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vshl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsitofp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslide1up.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslideup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vuitofp-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vuitofp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwredsum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvbfhcvt-vfncvt-bf16-s.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xsfvcp-xv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsm4k.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsoxei.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvdot-vd4dotu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvsinload-vlnu8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xtheadvdot-vmaqaus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zvlsseg-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-mask-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrem-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsha2ch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslide1up-constant-vl-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslidedown.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsm3c.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-zfa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsrl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwadd.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwaddu.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmaccsu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsub-mask-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vzext-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvsinload-vln8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-reverse-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredminu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vremu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrev8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-coalesce.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-regression.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsra-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsuxei.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmulu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvdot-vd4dots.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvpackfph-vfpmadt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xtheadvdot-vmaqau.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zext-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrgather.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrgatherei16-subreg-liveness.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrgatherei16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vror.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vselect-vp-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsext-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslide1down-constant-vl-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssubu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmacc-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmaccsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmaccu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxrm-insert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvdot-vd4dotsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvpackfph-vfpmadb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xtheadvdot-vmaqa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zvbb-demanded-bits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zvlsseg-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsm4r.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssubu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsub-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmaccus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmul-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsll-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsubu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsubu.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxor-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vzext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xsfvcp-x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xsfvcp-xvv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xsfvcp-xvw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xtheadvdot-vmaqasu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zve32-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-int-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vror-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsaddu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-valid-elen-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsm3me.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsplats-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssubu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vtrunc-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmaccu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmulsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsub.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxrm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vzext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/wrong-chain-fixed-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/wrong-stack-offset-for-rvv-object.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/zvqdotq-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-splat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-splice.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-vector-interleaved-access.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredsum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrol.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vscale-vw-web-simplification.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-O0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vshl-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vssub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwadd-mask-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwredsumu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vwsll-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vxrm-insert-out-of-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/xandesvbfhcvt-vfwcvt-s-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/saverestore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdata-limit-0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdata-limit-8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdiv-pow2-cmov.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-bare.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/setcc-logic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shadowcallstack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shl-demanded.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/short-forward-branch-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/signbit-test.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sink-and-fold-crash.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/split-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-slot-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/target-abi-valid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/trunc-free.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/urem-lkk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vararg-ilp32e.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vararg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/varargs-with-fp-and-second-adj.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/wide-scalar-shift-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvbitmanip.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-additional-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-cm-popretz.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-push-pop-popret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp_mvas_mvsa.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcibm-insert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcilia.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcisls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xtheadmempair.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zalasr-offset-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zbb-logic-neg-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcmp-cm-popretz.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zdinx-boundary-check.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zdinx-large-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zdinx-memoperand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zext-with-load-is-free.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zfh-half-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zfhmin-half-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zicfilp-indirect-branch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/or-is-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/orc-b-patterns.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/out-of-reach-emergency-slot.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/overflow-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr153598.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr53662.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr56457.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr64503.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr64772.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr69586.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr84653_pr85190.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr88365.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr95271.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr97304.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/prefer-w-inst.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/qci-interrupt-attr-fpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rda-stack.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/reassoc-shl-addi-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/reduce-unnecessary-extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/regalloc-last-chance-recoloring-failure.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/relative-reloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/renamable-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-codegenprepare-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-codegenprepare.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-zihintpause.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32-fuchsia.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32xtheadba.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbb-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zimop-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zknd-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zkne-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zksed-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-double-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-half-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-half-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-large-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-stackmap-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-stackmap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64e.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-tricky-shifts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64xandesperf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbkb-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfh-half-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zimop-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zknh-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sadd_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sadd_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/scmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdata-sections.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-optimize-multiple.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shift-amount-mod.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shifts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shl-cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sifive-interrupt-attr-err.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sifive-interrupt-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/signed-truncation-check.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/simplify-condbr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/split-offsets.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/ssub_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/srem-vector-lkk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-guard-tls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-probing-frame-setup.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-protector-target.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-realignment-with-variable-sized-objects.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-store-check.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/subtarget-features-std-ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/switch-width.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/tail-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/ucmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/unaligned-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/urem-vector-lkk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/usub_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/wide-scalar-shift-by-byte-multiple-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xaluo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvalu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-callee-saved-gprs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqciac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcibm-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcibm-insbi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcicli.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcicm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xray-attribute-instrumentation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zbb-cmp-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcb-regalloc-hints.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcmp-cm-push-pop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcmp-with-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zfh-half-intrinsics-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/module-target-abi2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/mul-expand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/musttail-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-norelax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/overflow-intrinsic-optimizations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/poison-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr101786.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr142004.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr145360.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr40333.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr51206.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr56110.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr58025.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr63816.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr65025.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr90730.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr92193.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr94145.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/prefer-w-inst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/prolog-epilogue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/push-pop-opt-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/repeated-fp-divisors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/reserved-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-tail-dup-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zba.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbkb-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbkx-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zknh-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zksh-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-inline-asm-pairs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-statepoint-call-lowering-x1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-double-softfloat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-exhaustive-w-insts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64xtheadba.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64xtheadbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64xtheadbs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zknd-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zknd-zkne-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zkne-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zknh-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/saverestore-scs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdata-local-sym.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-binop-identity.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-cond.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-constant-xor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-or.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-to-and-zext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/selectcc-to-shiftand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sext-zext-trunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sextw-removal-debug.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shift-masked-shamt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shrinkwrap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sifive7-enable-intervals.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sink-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/spill-fpr-scalar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/split-urem-by-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-clash-prologue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-guard-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/tagged-globals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/target-abi-invalid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/tls-models.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/tlsdesc-symbol.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/trunc-nsw-nuw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/uadd_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/unroll-loop-cse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vector-tuple-zeroinitializer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/verify-instr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/wide-mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xandesbfhcvt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvbi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvmac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcibi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcibm-cto-clo-brev.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcilsm-memset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xtheadfmemidx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xtheadmemidx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zdinx-asm-constraint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zicond-opts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zilsd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2006-01-22-BitConvertLegalize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2007-05-09-JumpTables.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2007-07-05-LiveIntervalAssert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2008-10-10-InlineAsmMemoryOperand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2008-10-10-InlineAsmRegOperand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2009-08-28-PIC.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2009-08-28-WeakLinkage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-11-CC.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-11-Call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-11-FrameAddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-19-DelaySlot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-21-ByValArgs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-01-22-SRet.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2011-12-03-TailDuplication.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2012-05-01-LowerArguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/2013-05-17-CallFrame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/32abi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/64abi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/64atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/64bit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/64cond.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/64spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/DbgValueOtherTargets.test
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonCASAInstructionUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonDetectRoundChangePassUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonFixAllFDIVSQRTPassUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonInsertNOPLoadPassUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonItinerariesUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/LeonSMACUMACInstructionUT.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/alloca-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/analyze-branch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/atomicrmw-uinc-udec-wrap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/basictest.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/bigreturn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/blockaddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/branches-relax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/branches-v9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/cast-sret-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/codemodel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/constpool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/constructor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/ctlz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/ctpop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/data-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/disable-fsmuld-fmuls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/empty-functions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/exception.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/float-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/float-ua2007.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/float-vis3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fmuladd-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fp128-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fp128-split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fp128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fp16-promote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/fshl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/func-addr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/getpcx-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/getpcx-rdpc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/globals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/hard-quad-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/inline-asm-i-constraint-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/inlineasm-bad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/inlineasm-output-template.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/inlineasm-v9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/inlineasm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/leafproc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/lit.local.cfg
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/llvm.sincos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/lrint-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/mature-mc-support.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/missing-sret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/missinglabel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/mult-alt-generic-sparc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/multiple-div.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/multiply-extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/naked-fn-with-frame-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/obj-relocs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/overflow-intrinsic-optimizations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/parts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/pic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/private.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/readcycle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/reg64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/register-clobber.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/rem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/reserved-arg-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/reserved-regs-named.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/reserved-regs-unavailable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/reserved-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/salvage-debug-isel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/select-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/sethiandn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/setjmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/smulo-128-legalisation-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/soft-mul-div.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/spillsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/sret-secondary.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/stack-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/stack-protector-target.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/stack-protector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tailcall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/thread-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tls-sp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tn0009.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tn0010.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tn0011.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tn0012.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/tn0013.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/trap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/umulo-128-legalisation-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/varargs-v8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/varargs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/vector-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/vector-extract-elt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPARC/zerostructcall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/AtomicBuiltinsFloat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/AtomicCompareExchange.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/AtomicCompareExchange64BitPhiNode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/AtomicExchange.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/CheckCapKernelWithoutKernel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ComparePointers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/EnqueueEmptyKernel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ExecutionMode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ExecutionMode_Fragment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ExecutionMode_GLCompute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ExecutionMode_Vertex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/FOrdGreaterThanEqual_bool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/FOrdGreaterThanEqual_int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/GlobalISel/InstCombine/prelegalizercombiner-length-to-distance.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/GlobalVarAddrspace.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/GroupAndSubgroupInstructions.spvasm
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/OpVariable_order.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/OpVectorInsertDynamic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/SampledImageRetType.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/SamplerArgNonKernel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ShaderBufferImage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/ShaderImage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/SpecConstants/bool-spirv-specconstant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/SpecConstants/restore-spec-type.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/SpecConstants/spec-constant-length-array.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/TruncToBool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/align-duplicate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/array_type.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/assume.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/atomicrmw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/basic_float_types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/basic_int_types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/basic_int_types_spirvdis.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/block-ordering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitch32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitch64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitchBranches.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitchChar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitchEmpty.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/OpSwitchUnreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/Two_OpSwitch_same_register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/analyze-branch-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/if-merging.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/if-non-merging.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/branching/switch-range-check.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/builtin_intrinsics_32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/builtin_intrinsics_64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/builtin_vars-decorate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-FloatControl2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-Int64Atomics-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-Int64Atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-Shader.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-integers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/capability-kernel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/const-array-in-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/const-composite.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/const-nested-vecs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/global-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-aggregate-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-arbitrary-width-integers-constants-type-promotion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-bool-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-float-point-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-integers-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-null-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/local-vector-matrix-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/constant/spec-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/debug-info/debug-compilation-unit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/debug-info/debug-type-basic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/debug-info/debug-type-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/debug-info/no-misplaced-opextinst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/decoration-order.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/duplicate-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/empty-logical.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/empty-module.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/empty-opencl32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/empty-opencl64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/empty.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/entry-point-interfaces.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/event-wait-ptr-type.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/event-zero-const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/event_no_group_cap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/expect.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/exec_mode_float_control_khr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/execution-mode-per-entry-point.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/execution-mode-reqd_work_group_size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/execution-mode-work_group_size_hint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_optnone.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_add/atomicrmw_faddfsub_double.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_add/atomicrmw_faddfsub_float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_add/atomicrmw_faddfsub_half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_min_max/atomicrmw_fminfmax_double.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_min_max/atomicrmw_fminfmax_float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_EXT_shader_atomic_float_min_max/atomicrmw_fminfmax_half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_2d_block_io/2d_block_io_generic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_arbitrary_precision_integers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bfloat16_conversion/bfloat16-conv-negative1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bfloat16_conversion/bfloat16-conv-negative2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bfloat16_conversion/bfloat16-conv-negative3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bfloat16_conversion/bfloat16-conv-negative4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bfloat16_conversion/bfloat16-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_bindless_images/bindless_images_generic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_cache_controls/basic-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_cache_controls/decorate-prefetch-w-cache-controls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_float_controls2/exec_mode_float_control_empty.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_float_controls2/exec_mode_float_control_intel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_fp_max_error/IntelFPMaxErrorFPMath.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_function_pointers/fp-simple-hierarchy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_function_pointers/fp_const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_function_pointers/fp_two_calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_function_pointers/fun-ptr-addrcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_global_variable_fpga_decorations/global-var-decorations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_global_variable_host_access/global-var-host-access.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_inline_assembly/inline_asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_int4/cooperative_matrix.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_int4/negative.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_int4/trivial.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_checked.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_get_coord.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_joint_matrix/cooperative_matrix_tf32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-composite-construct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-constant-array.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-constant-composite.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-spec-const-composite.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_long_composites/long-type-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_media_block_io/builtin-op-wrappers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_media_block_io/cl_intel_media_block_io.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-empty-md.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-load-store-atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-load-store-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_memory_access_aliasing/alias-masked-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_optnone.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_split_barrier/split_work_group_barrier_12.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_split_barrier/split_work_group_barrier_20.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_split_barrier/split_work_group_barrier_spirv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate/subgroup_matrix_multiply_accumulate_generic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_subgroups/builtin-op-wrappers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_subgroups/cl_intel_sub_groups.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_subgroups/cl_intel_subgroup_local_block_io.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_tensor_float32_conversion/tf32-conv-negative1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_tensor_float32_conversion/tf32-conv-negative2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_tensor_float32_conversion/tf32-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_ternary_bitwise_function/bitwise-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_usm_storage_classes/intel-usm-addrspaces.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_variable_length_array/builtin_alloca.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_variable_length_array/vararr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_variable_length_array/vararr_spec_const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions/cl_khr_extended_bit_ops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions/cl_khr_extended_bit_ops_ocl_only.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions/cl_khr_extended_bit_ops_spv-friendly_only.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions/cl_khr_extended_bit_ops_spv-friendly_only_no_extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions/spirv-friendly_extended_bit_ops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_bit_instructions_no_extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_cooperative_matrix/cooperative_matrix.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_integer_dot_product/SPV_KHR_integer_dot_product_OCLtoSPIRV_char4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_integer_dot_product/SPV_KHR_integer_dot_product_OCLtoSPIRV_int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_integer_dot_product/SPV_KHR_integer_dot_product_OCLtoSPIRV_short2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_no_integer_wrap_decoration.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_shader_clock/shader_clock.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_subgroup_rotate/subgroup-rotate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/SPV_KHR_uniform_group_instructions/uniform-group-instructions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/both-allowed-disallowed-extension-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/enable-all-extensions-avoid-invalid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/enable-all-extensions-but-one.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/enable-all-extensions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/invalid-extension-list-format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/unknown-extension-name.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/extensions/unused-but-allowed-SPV_INTEL_arbitrary_precision_integers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/fence.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/freeze.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/alloca-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/forward-call-type-inference.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/identity-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/multiple-anonymous-functions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/trivial-function-definition.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/trivial-function-with-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/function/trivial-function-with-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/get_global_size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/global-var-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/global-var-name-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/global-var-name-linkage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/half_extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/half_no_extension.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/AddUint64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/OpIsInf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/SV_DispatchThreadID.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/SV_GroupID.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/SV_GroupIndex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/SV_GroupThreadID.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveAllTrue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveAnyTrue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveCountBits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveMax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveActiveSum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveGetLaneIndex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveIsFirstLane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/WaveReadLaneAt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/abs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/acos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/all.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/any.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/asin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/atan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/atan2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/ceil.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/clamp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/cos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/cosh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/countbits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/cross.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/degrees.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/discard.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/distance.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/dot4add_i8packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/dot4add_u8packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/exp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/exp2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/faceforward.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/fdot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/firstbithigh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/firstbitlow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/floor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/fmad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/frac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/group_memory_barrier_with_group_sync.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/idot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/imad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/length.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/lerp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/log.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/log10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/log2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/normalize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/pow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/radians.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/rcp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/reflect.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/refract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/reversebits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/round.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/rsqrt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/saturate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/sign.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/sin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/sinh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/smax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/smin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/smoothstep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/splitdouble.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/sqrt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/step.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/tan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/tanh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/trunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/umax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/umin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-intrinsics/vk-ext-builtin-input.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/BufferLoad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/BufferLoadStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/BufferStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/ImplicitBinding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/MixedBufferLoadStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/Packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/ScalarResourceType.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/SignedBufferLoadStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/StorageImageDynIdx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/StorageImageNonUniformIdx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/StructuredBuffer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/UnknownBufferLoad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/UnknownBufferStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/UnsignedBufferLoadStore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/SPIRV/hlsl-resources/issue-146942-ptr-cast.ll
