// Seed: 2936124573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = -1;
  assign id_1 = id_4 ? id_6 : id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    input  uwire id_2
);
  wire [-1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
