$date
	Sun Oct 23 06:42:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#864611
b11110 !
1"
#864614
b11110 &
b11110 %
1$
#864615
0"
#864618
b1111 &
b1111 %
#864622
b101110 &
b101110 %
#864626
b10111 &
b10111 %
#864630
b1000110 &
b1000110 %
#864634
b100011 &
b100011 %
#864638
b1101010 &
b1101010 %
#864642
b110101 &
b110101 %
#864646
b10100000 &
b10100000 %
#864650
b1010000 &
b1010000 %
#864654
b101000 &
b101000 %
#864658
b10100 &
b10100 %
#864662
b1010 &
b1010 %
#864666
b101 &
b101 %
#864670
b10000 &
b10000 %
#864674
b1000 &
b1000 %
#864678
b100 &
b100 %
#864682
b10 &
b10 %
#864686
b1 &
1#
b1 %
#864690
b0 &
b0 %
0#
0$
#1839587
b1000 !
1"
#1839590
b1000 &
b1000 %
1$
#1839591
0"
#1839594
b100 &
b100 %
#1839598
b10 &
b10 %
#1839602
b1 &
b1 %
1#
#1839606
b0 &
0#
b0 %
0$
#2857309
b10101 !
1"
#2857310
b10101 &
b10101 %
1$
#2857311
0"
#2857314
b1000000 &
b1000000 %
#2857318
b100000 &
b100000 %
#2857322
b10000 &
b10000 %
#2857326
b1000 &
b1000 %
#2857330
b100 &
b100 %
#2857334
b10 &
b10 %
#2857338
b1 &
b1 %
1#
#2857342
b0 &
0#
b0 %
0$
#4500012
