{
  "module_name": "gcc-sm8550.c",
  "hash_id": "ddebd393db51cc2ef6a148bd9d4f16ea1ac72c1deacb3294902dd669f830c698",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sm8550.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm8550-gcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_PCIE_0_PIPE,\n\tDT_PCIE_1_PIPE,\n\tDT_PCIE_1_PHY_AUX,\n\tDT_UFS_PHY_RX_SYMBOL_0,\n\tDT_UFS_PHY_RX_SYMBOL_1,\n\tDT_UFS_PHY_TX_SYMBOL_0,\n\tDT_USB3_PHY_WRAPPER_GCC_USB30_PIPE,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPLL0_OUT_EVEN,\n\tP_GCC_GPLL0_OUT_MAIN,\n\tP_GCC_GPLL4_OUT_MAIN,\n\tP_GCC_GPLL7_OUT_MAIN,\n\tP_GCC_GPLL9_OUT_MAIN,\n\tP_PCIE_0_PIPE_CLK,\n\tP_PCIE_1_PHY_AUX_CLK,\n\tP_PCIE_1_PIPE_CLK,\n\tP_SLEEP_CLK,\n\tP_UFS_PHY_RX_SYMBOL_0_CLK,\n\tP_UFS_PHY_RX_SYMBOL_1_CLK,\n\tP_UFS_PHY_TX_SYMBOL_0_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n};\n\nstatic struct clk_alpha_pll gcc_gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gcc_gpll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ole_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll4 = {\n\t.offset = 0x4000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll7 = {\n\t.offset = 0x7000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll9 = {\n\t.offset = 0x9000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpll9\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_PCIE_1_PHY_AUX_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_PCIE_1_PHY_AUX },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL9_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll9.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_10[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_10[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_0 },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_11[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_11[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_1 },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_12[] = {\n\t{ P_UFS_PHY_TX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_12[] = {\n\t{ .index = DT_UFS_PHY_TX_SYMBOL_0 },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_13[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_13[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_GCC_USB30_PIPE },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_0_pipe_clk_src = {\n\t.reg = 0x6b070,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_0_PIPE,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_pcie_1_phy_aux_clk_src = {\n\t.reg = 0x8d094,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_6,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_aux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_6,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_1_pipe_clk_src = {\n\t.reg = 0x8d078,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_1_PIPE,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_0_clk_src = {\n\t.reg = 0x77064,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_10,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_10,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_10),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_1_clk_src = {\n\t.reg = 0x770e0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_11,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_11),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_tx_symbol_0_clk_src = {\n\t.reg = 0x77054,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_12,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_12,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_12),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_prim_phy_pipe_clk_src = {\n\t.reg = 0x3906c,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_13,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_13,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_13),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x6b074,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_phy_rchng_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x6b058,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x8d07c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_1_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x8d060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcie_1_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(60000000, P_GCC_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s0_clk_src = {\n\t.cmd_rcgr = 0x17008,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s0_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s1_clk_src = {\n\t.cmd_rcgr = 0x17024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s1_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s2_clk_src = {\n\t.cmd_rcgr = 0x17040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s3_clk_src = {\n\t.cmd_rcgr = 0x1705c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s3_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s4_clk_src = {\n\t.cmd_rcgr = 0x17078,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s4_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s5_clk_src = {\n\t.cmd_rcgr = 0x17094,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s5_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s6_clk_src = {\n\t.cmd_rcgr = 0x170b0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s6_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s7_clk_src = {\n\t.cmd_rcgr = 0x170cc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s7_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s8_clk_src = {\n\t.cmd_rcgr = 0x170e8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s8_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_qupv3_i2c_s9_clk_src = {\n\t.cmd_rcgr = 0x17104,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_qupv3_i2c_s9_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap1_s0_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(51200000, P_GCC_GPLL0_OUT_EVEN, 1, 64, 375),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(102400000, P_GCC_GPLL0_OUT_EVEN, 1, 128, 375),\n\tF(112000000, P_GCC_GPLL0_OUT_EVEN, 1, 28, 75),\n\tF(117964800, P_GCC_GPLL0_OUT_EVEN, 1, 6144, 15625),\n\tF(120000000, P_GCC_GPLL0_OUT_MAIN, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x18010,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x18148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap1_s2_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(51200000, P_GCC_GPLL0_OUT_EVEN, 1, 64, 375),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x18280,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x183b8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x184f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x18628,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s6_clk_src = {\n\t.cmd_rcgr = 0x18760,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s7_clk_src = {\n\t.cmd_rcgr = 0x18898,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {\n\t.cmd_rcgr = 0x1e010,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {\n\t.cmd_rcgr = 0x1e148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {\n\t.cmd_rcgr = 0x1e280,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {\n\t.cmd_rcgr = 0x1e3b8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {\n\t.cmd_rcgr = 0x1e4f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {\n\t.cmd_rcgr = 0x1e628,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s5_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap2_s6_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(51200000, P_GCC_GPLL0_OUT_EVEN, 1, 64, 375),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(102400000, P_GCC_GPLL0_OUT_EVEN, 1, 128, 375),\n\tF(112000000, P_GCC_GPLL0_OUT_EVEN, 1, 28, 75),\n\tF(117964800, P_GCC_GPLL0_OUT_EVEN, 1, 6144, 15625),\n\tF(120000000, P_GCC_GPLL0_OUT_MAIN, 5, 0, 0),\n\tF(125000000, P_GCC_GPLL0_OUT_MAIN, 1, 5, 24),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s6_clk_src\",\n\t.parent_data = gcc_parent_data_8,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s6_clk_src = {\n\t.cmd_rcgr = 0x1e760,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap2_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s7_clk_src = {\n\t.cmd_rcgr = 0x1e898,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap1_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s7_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(37500000, P_GCC_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(202000000, P_GCC_GPLL9_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x14018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_9,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc4_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(37500000, P_GCC_GPLL0_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x16018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x77030,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_ice_core_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(201500000, P_GCC_GPLL4_OUT_MAIN, 4, 0, 0),\n\tF(403000000, P_GCC_GPLL4_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x77080,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_ufs_phy_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_phy_aux_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x770b4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_ufs_phy_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_unipro_core_clk_src[] = {\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x77098,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {\n\tF(66666667, P_GCC_GPLL0_OUT_EVEN, 4.5, 0, 0),\n\tF(133333333, P_GCC_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GCC_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0x3902c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x39044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x39070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_prim_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x3905c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie_axi_clk = {\n\t.halt_reg = 0x1003c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x1003c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_noc_pcie_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_clk = {\n\t.halt_reg = 0x770e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770e4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x770e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770e4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770e4,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_prim_axi_clk = {\n\t.halt_reg = 0x3908c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3908c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3908c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x38004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_hf_axi_clk = {\n\t.halt_reg = 0x26010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x26010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_sf_axi_clk = {\n\t.halt_reg = 0x2601c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x2601c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_pcie_anoc_ahb_clk = {\n\t.halt_reg = 0x10028,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x10028,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_pcie_anoc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x39088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x39088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x39088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cnoc_pcie_sf_axi_clk = {\n\t.halt_reg = 0x10030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x10030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cnoc_pcie_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_gpu_axi_clk = {\n\t.halt_reg = 0x71154,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x71154,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ddrss_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_pcie_sf_qtb_clk = {\n\t.halt_reg = 0x1004c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x1004c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ddrss_pcie_sf_qtb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0x2700c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x2700c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll0_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x71010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x6b03c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x6b038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x6b02c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x6b02c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_phy_rchng_clk = {\n\t.halt_reg = 0x6b054,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x6b048,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x6b020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0x6b01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x8d038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x8d034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d034,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x8d028,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x8d028,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_phy_aux_clk = {\n\t.halt_reg = 0x8d044,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_phy_rchng_clk = {\n\t.halt_reg = 0x8d05c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x8d050,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x8d01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {\n\t.halt_reg = 0x8d018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x33004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {\n\t.halt_reg = 0x26008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x26008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_nrt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_rt_ahb_clk = {\n\t.halt_reg = 0x2600c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2600c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_rt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_ahb_clk = {\n\t.halt_reg = 0x27008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x27008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_gpu_ahb_clk = {\n\t.halt_reg = 0x71008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_gpu_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_pcie_ahb_clk = {\n\t.halt_reg = 0x6b018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_pcie_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_cv_cpu_ahb_clk = {\n\t.halt_reg = 0x32014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x32014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_cv_cpu_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_cvp_ahb_clk = {\n\t.halt_reg = 0x32008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x32008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_cvp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_v_cpu_ahb_clk = {\n\t.halt_reg = 0x32010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x32010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_v_cpu_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {\n\t.halt_reg = 0x3200c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3200c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_vcodec_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_core_clk = {\n\t.halt_reg = 0x23144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s0_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s1_clk = {\n\t.halt_reg = 0x17020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s2_clk = {\n\t.halt_reg = 0x1703c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s3_clk = {\n\t.halt_reg = 0x17058,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s4_clk = {\n\t.halt_reg = 0x17074,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s5_clk = {\n\t.halt_reg = 0x17090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s6_clk = {\n\t.halt_reg = 0x170ac,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s7_clk = {\n\t.halt_reg = 0x170c8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s8_clk = {\n\t.halt_reg = 0x170e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s8_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s8_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s9_clk = {\n\t.halt_reg = 0x17100,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s9_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_i2c_s9_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_i2c_s_ahb_clk = {\n\t.halt_reg = 0x23140,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23140,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_i2c_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {\n\t.halt_reg = 0x23294,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_clk = {\n\t.halt_reg = 0x23284,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x18004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x1813c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x18274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x183ac,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x184e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x1861c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s6_clk = {\n\t.halt_reg = 0x18754,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s7_clk = {\n\t.halt_reg = 0x1888c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_2x_clk = {\n\t.halt_reg = 0x23004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_clk = {\n\t.halt_reg = 0x233d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s0_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s1_clk = {\n\t.halt_reg = 0x1e13c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s2_clk = {\n\t.halt_reg = 0x1e274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s3_clk = {\n\t.halt_reg = 0x1e3ac,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s4_clk = {\n\t.halt_reg = 0x1e4e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s5_clk = {\n\t.halt_reg = 0x1e61c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s6_clk = {\n\t.halt_reg = 0x1e754,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s7_clk = {\n\t.halt_reg = 0x1e88c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap2_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x2327c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2327c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x23280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23280,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_m_ahb_clk = {\n\t.halt_reg = 0x233cc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x233cc,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_s_ahb_clk = {\n\t.halt_reg = 0x233d0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x233d0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x77024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77018,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x77074,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77074,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x77074,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77074,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77074,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x770b0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770b0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x770b0,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770b0,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770b0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x7702c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7702c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_rx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_1_clk = {\n\t.halt_reg = 0x770cc,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x770cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_rx_symbol_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x77028,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x77028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_tx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x77068,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x77068,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77068,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0x39018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0x39028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0x39024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0x39060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0x39064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0x39068,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x39068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x39068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi0_clk = {\n\t.halt_reg = 0x32018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x32018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi1_clk = {\n\t.halt_reg = 0x32024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x32024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.collapse_ctrl = 0x52020,\n\t.collapse_mask = BIT(0),\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_0_phy_gdsc = {\n\t.gdscr = 0x6c000,\n\t.collapse_ctrl = 0x52020,\n\t.collapse_mask = BIT(3),\n\t.pd = {\n\t\t.name = \"pcie_0_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_1_gdsc = {\n\t.gdscr = 0x8d004,\n\t.collapse_ctrl = 0x52020,\n\t.collapse_mask = BIT(1),\n\t.pd = {\n\t\t.name = \"pcie_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_1_phy_gdsc = {\n\t.gdscr = 0x8e000,\n\t.collapse_ctrl = 0x52020,\n\t.collapse_mask = BIT(4),\n\t.pd = {\n\t\t.name = \"pcie_1_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc ufs_phy_gdsc = {\n\t.gdscr = 0x77004,\n\t.pd = {\n\t\t.name = \"ufs_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc ufs_mem_phy_gdsc = {\n\t.gdscr = 0x9e000,\n\t.pd = {\n\t\t.name = \"ufs_mem_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0x39004,\n\t.pd = {\n\t\t.name = \"usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb3_phy_gdsc = {\n\t.gdscr = 0x50018,\n\t.pd = {\n\t\t.name = \"usb3_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR | RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *gcc_sm8550_clocks[] = {\n\t[GCC_AGGRE_NOC_PCIE_AXI_CLK] = &gcc_aggre_noc_pcie_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,\n\t[GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,\n\t[GCC_CFG_NOC_PCIE_ANOC_AHB_CLK] = &gcc_cfg_noc_pcie_anoc_ahb_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CNOC_PCIE_SF_AXI_CLK] = &gcc_cnoc_pcie_sf_axi_clk.clkr,\n\t[GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,\n\t[GCC_DDRSS_PCIE_SF_QTB_CLK] = &gcc_ddrss_pcie_sf_qtb_clk.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GPLL0] = &gcc_gpll0.clkr,\n\t[GCC_GPLL0_OUT_EVEN] = &gcc_gpll0_out_even.clkr,\n\t[GCC_GPLL4] = &gcc_gpll4.clkr,\n\t[GCC_GPLL7] = &gcc_gpll7.clkr,\n\t[GCC_GPLL9] = &gcc_gpll9.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK] = &gcc_pcie_0_phy_rchng_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK_SRC] = &gcc_pcie_0_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK_SRC] = &gcc_pcie_0_pipe_clk_src.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK_SRC] = &gcc_pcie_1_aux_clk_src.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PHY_AUX_CLK] = &gcc_pcie_1_phy_aux_clk.clkr,\n\t[GCC_PCIE_1_PHY_AUX_CLK_SRC] = &gcc_pcie_1_phy_aux_clk_src.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK] = &gcc_pcie_1_phy_rchng_clk.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK_SRC] = &gcc_pcie_1_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK_SRC] = &gcc_pcie_1_pipe_clk_src.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,\n\t[GCC_QMIP_GPU_AHB_CLK] = &gcc_qmip_gpu_ahb_clk.clkr,\n\t[GCC_QMIP_PCIE_AHB_CLK] = &gcc_qmip_pcie_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_CV_CPU_AHB_CLK] = &gcc_qmip_video_cv_cpu_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_CVP_AHB_CLK] = &gcc_qmip_video_cvp_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_V_CPU_AHB_CLK] = &gcc_qmip_video_v_cpu_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,\n\t[GCC_QUPV3_I2C_CORE_CLK] = &gcc_qupv3_i2c_core_clk.clkr,\n\t[GCC_QUPV3_I2C_S0_CLK] = &gcc_qupv3_i2c_s0_clk.clkr,\n\t[GCC_QUPV3_I2C_S0_CLK_SRC] = &gcc_qupv3_i2c_s0_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S1_CLK] = &gcc_qupv3_i2c_s1_clk.clkr,\n\t[GCC_QUPV3_I2C_S1_CLK_SRC] = &gcc_qupv3_i2c_s1_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S2_CLK] = &gcc_qupv3_i2c_s2_clk.clkr,\n\t[GCC_QUPV3_I2C_S2_CLK_SRC] = &gcc_qupv3_i2c_s2_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S3_CLK] = &gcc_qupv3_i2c_s3_clk.clkr,\n\t[GCC_QUPV3_I2C_S3_CLK_SRC] = &gcc_qupv3_i2c_s3_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S4_CLK] = &gcc_qupv3_i2c_s4_clk.clkr,\n\t[GCC_QUPV3_I2C_S4_CLK_SRC] = &gcc_qupv3_i2c_s4_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S5_CLK] = &gcc_qupv3_i2c_s5_clk.clkr,\n\t[GCC_QUPV3_I2C_S5_CLK_SRC] = &gcc_qupv3_i2c_s5_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S6_CLK] = &gcc_qupv3_i2c_s6_clk.clkr,\n\t[GCC_QUPV3_I2C_S6_CLK_SRC] = &gcc_qupv3_i2c_s6_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S7_CLK] = &gcc_qupv3_i2c_s7_clk.clkr,\n\t[GCC_QUPV3_I2C_S7_CLK_SRC] = &gcc_qupv3_i2c_s7_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S8_CLK] = &gcc_qupv3_i2c_s8_clk.clkr,\n\t[GCC_QUPV3_I2C_S8_CLK_SRC] = &gcc_qupv3_i2c_s8_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S9_CLK] = &gcc_qupv3_i2c_s9_clk.clkr,\n\t[GCC_QUPV3_I2C_S9_CLK_SRC] = &gcc_qupv3_i2c_s9_clk_src.clkr,\n\t[GCC_QUPV3_I2C_S_AHB_CLK] = &gcc_qupv3_i2c_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK] = &gcc_qupv3_wrap1_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK_SRC] = &gcc_qupv3_wrap1_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK] = &gcc_qupv3_wrap1_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK_SRC] = &gcc_qupv3_wrap1_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_2X_CLK] = &gcc_qupv3_wrap2_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_CLK] = &gcc_qupv3_wrap2_core_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK] = &gcc_qupv3_wrap2_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK_SRC] = &gcc_qupv3_wrap2_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK] = &gcc_qupv3_wrap2_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK_SRC] = &gcc_qupv3_wrap2_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK] = &gcc_qupv3_wrap2_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK_SRC] = &gcc_qupv3_wrap2_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK] = &gcc_qupv3_wrap2_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK_SRC] = &gcc_qupv3_wrap2_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK] = &gcc_qupv3_wrap2_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK_SRC] = &gcc_qupv3_wrap2_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK] = &gcc_qupv3_wrap2_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK_SRC] = &gcc_qupv3_wrap2_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK] = &gcc_qupv3_wrap2_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK_SRC] = &gcc_qupv3_wrap2_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S7_CLK] = &gcc_qupv3_wrap2_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S7_CLK_SRC] = &gcc_qupv3_wrap2_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_M_AHB_CLK] = &gcc_qupv3_wrap_2_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_S_AHB_CLK] = &gcc_qupv3_wrap_2_s_ahb_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK_SRC] = &gcc_sdcc4_apps_clk_src.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_rx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK] = &gcc_ufs_phy_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC] = &gcc_ufs_phy_rx_symbol_1_clk_src.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_tx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] = &gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK_SRC] = &gcc_usb3_prim_phy_pipe_clk_src.clkr,\n\t[GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,\n\t[GCC_VIDEO_AXI1_CLK] = &gcc_video_axi1_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sm8550_resets[] = {\n\t[GCC_CAMERA_BCR] = { 0x26000 },\n\t[GCC_DISPLAY_BCR] = { 0x27000 },\n\t[GCC_GPU_BCR] = { 0x71000 },\n\t[GCC_PCIE_0_BCR] = { 0x6b000 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x6c014 },\n\t[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0x6c020 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x6c01c },\n\t[GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR] = { 0x6c028 },\n\t[GCC_PCIE_1_BCR] = { 0x8d000 },\n\t[GCC_PCIE_1_LINK_DOWN_BCR] = { 0x8e014 },\n\t[GCC_PCIE_1_NOCSR_COM_PHY_BCR] = { 0x8e020 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x8e01c },\n\t[GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR] = { 0x8e024 },\n\t[GCC_PCIE_PHY_BCR] = { 0x6f000 },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x6f00c },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x6f010 },\n\t[GCC_PDM_BCR] = { 0x33000 },\n\t[GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000 },\n\t[GCC_QUPV3_WRAPPER_2_BCR] = { 0x1e000 },\n\t[GCC_QUPV3_WRAPPER_I2C_BCR] = { 0x17000 },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },\n\t[GCC_SDCC2_BCR] = { 0x14000 },\n\t[GCC_SDCC4_BCR] = { 0x16000 },\n\t[GCC_UFS_PHY_BCR] = { 0x77000 },\n\t[GCC_USB30_PRIM_BCR] = { 0x39000 },\n\t[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008 },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014 },\n\t[GCC_USB3_PHY_PRIM_BCR] = { 0x50000 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x5000c },\n\t[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004 },\n\t[GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_VIDEO_AXI0_CLK_ARES] = { 0x32018, 2 },\n\t[GCC_VIDEO_AXI1_CLK_ARES] = { 0x32024, 2 },\n\t[GCC_VIDEO_BCR] = { 0x32000 },\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s7_clk_src),\n};\n\nstatic struct gdsc *gcc_sm8550_gdscs[] = {\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[PCIE_0_PHY_GDSC] = &pcie_0_phy_gdsc,\n\t[PCIE_1_GDSC] = &pcie_1_gdsc,\n\t[PCIE_1_PHY_GDSC] = &pcie_1_phy_gdsc,\n\t[UFS_PHY_GDSC] = &ufs_phy_gdsc,\n\t[UFS_MEM_PHY_GDSC] = &ufs_mem_phy_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n\t[USB3_PHY_GDSC] = &usb3_phy_gdsc,\n};\n\nstatic const struct regmap_config gcc_sm8550_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x1f41f0,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sm8550_desc = {\n\t.config = &gcc_sm8550_regmap_config,\n\t.clks = gcc_sm8550_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sm8550_clocks),\n\t.resets = gcc_sm8550_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sm8550_resets),\n\t.gdscs = gcc_sm8550_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sm8550_gdscs),\n};\n\nstatic const struct of_device_id gcc_sm8550_match_table[] = {\n\t{ .compatible = \"qcom,sm8550-gcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sm8550_match_table);\n\nstatic int gcc_sm8550_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sm8550_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,\n\t\t\t\t       ARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tregmap_update_bits(regmap, gcc_ufs_phy_ice_core_clk.halt_reg, BIT(14), BIT(14));\n\n\t \n\tregmap_update_bits(regmap, 0x26004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x26028, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x27004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x27018, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x71004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x32004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x32030, BIT(0), BIT(0));\n\n\t \n\tregmap_write(regmap, 0x52024, 0x0);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sm8550_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sm8550_driver = {\n\t.probe = gcc_sm8550_probe,\n\t.driver = {\n\t\t.name = \"gcc-sm8550\",\n\t\t.of_match_table = gcc_sm8550_match_table,\n\t},\n};\n\nstatic int __init gcc_sm8550_init(void)\n{\n\treturn platform_driver_register(&gcc_sm8550_driver);\n}\nsubsys_initcall(gcc_sm8550_init);\n\nstatic void __exit gcc_sm8550_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sm8550_driver);\n}\nmodule_exit(gcc_sm8550_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC SM8550 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}