

================================================================
== Vitis HLS Report for 'ctr_xor_block'
================================================================
* Date:           Tue Dec 13 20:14:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.668 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     130|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |ap_block_state1     |        or|   0|  0|    2|           1|           1|
    |xor_ln859_fu_18_p2  |       xor|   0|  0|  128|         128|         128|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  130|         129|         129|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|  128|        256|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|  129|        258|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+-----+----+-----+-----------+
    |      Name      |  FF | LUT| Bits| Const Bits|
    +----------------+-----+----+-----+-----------+
    |ap_CS_fsm       |    1|   0|    1|          0|
    |ap_done_reg     |    1|   0|    1|          0|
    |ap_return_preg  |  128|   0|  128|          0|
    +----------------+-----+----+-----+-----------+
    |Total           |  130|   0|  130|          0|
    +----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ctr_xor_block|  return value|
|ap_return    |  out|  128|  ap_ctrl_hs|  ctr_xor_block|  return value|
|p_read       |   in|  128|     ap_none|         p_read|        scalar|
|p_read2      |   in|  128|     ap_none|        p_read2|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.66>
ST_1 : Operation 2 [1/1] (3.63ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2"   --->   Operation 2 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 3 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.03ns)   --->   "%xor_ln859 = xor i128 %p_read_3, i128 %p_read_2"   --->   Operation 4 'xor' 'xor_ln859' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i128 %xor_ln859" [../hw-impl/src/pynqrypt.cpp:26]   --->   Operation 5 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2  (read) [ 00]
p_read_3  (read) [ 00]
xor_ln859 (xor ) [ 00]
ret_ln26  (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="p_read_2_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="128" slack="0"/>
<pin id="8" dir="0" index="1" bw="128" slack="0"/>
<pin id="9" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="p_read_3_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="128" slack="0"/>
<pin id="14" dir="0" index="1" bw="128" slack="0"/>
<pin id="15" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="xor_ln859_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="128" slack="0"/>
<pin id="20" dir="0" index="1" bw="128" slack="0"/>
<pin id="21" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln859/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="4" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="2" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="6" pin="2"/><net_sink comp="18" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ctr_xor_block : p_read | {1 }
	Port: ctr_xor_block : p_read2 | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln859_fu_18   |    0    |   128   |
|----------|---------------------|---------|---------|
|   read   |  p_read_2_read_fu_6 |    0    |    0    |
|          | p_read_3_read_fu_12 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   128   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   128  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   128  |
+-----------+--------+--------+
