==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 440.535 MB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.12 seconds. CPU system time: 0.71 seconds. Elapsed time: 3.02 seconds; current allocated memory: 440.535 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.11 seconds. CPU system time: 1.21 seconds. Elapsed time: 4.35 seconds; current allocated memory: 440.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 440.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 443.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 472.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 475.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 475.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_n11_maxi_Pipeline_XFER_LOOP' pipeline 'XFER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 475.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_n11_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.15 seconds; current allocated memory: 477.461 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 482.781 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_n11_maxi.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_n11_maxi.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.36 seconds. CPU system time: 2.61 seconds. Elapsed time: 8.64 seconds; current allocated memory: 46.895 MB.
INFO: [HLS 200-112] Total CPU user time: 3.68 seconds. Total CPU system time: 5.64 seconds. Total elapsed time: 15.13 seconds; peak allocated memory: 487.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir_n11_maxi fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:7:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.73 seconds. Elapsed time: 2.08 seconds; current allocated memory: 440.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.25 seconds; current allocated memory: 441.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 441.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 443.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 447.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 472.586 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 473.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 475.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 475.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 475.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 475.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 476.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_n11_maxi' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pn32HPInput' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 479.434 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 484.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fir_n11_maxi fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:7:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.07 seconds. CPU system time: 1.79 seconds. Elapsed time: 2.39 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.33 seconds. CPU system time: 0.72 seconds. Elapsed time: 1.98 seconds; current allocated memory: 463.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 465.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 469.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 494.613 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 496.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.05 seconds; current allocated memory: 498.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.05 seconds; current allocated memory: 498.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 498.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 1.8 seconds. Elapsed time: 2.73 seconds; current allocated memory: 462.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0.97 seconds. CPU system time: 1.24 seconds. Elapsed time: 2.29 seconds; current allocated memory: 463.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 465.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 494.453 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 496.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 498.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 498.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 128 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 1.62 seconds. Elapsed time: 2.71 seconds; current allocated memory: 462.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.62 seconds; current allocated memory: 463.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0 seconds; current allocated memory: 465.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 469.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.465 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 496.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 498.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 498.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.75 seconds. Elapsed time: 2.01 seconds; current allocated memory: 452.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.27 seconds. CPU system time: 1.1 seconds. Elapsed time: 2.46 seconds; current allocated memory: 453.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 453.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 455.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 459.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 484.523 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 486.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 488.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 488.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 488.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/an32Coef' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/regXferLeng' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'depth' (/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/directives.tcl:10:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 1.51 seconds. Elapsed time: 5.95 seconds; current allocated memory: 446.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0.96 seconds. CPU system time: 1.12 seconds. Elapsed time: 2.3 seconds; current allocated memory: 447.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 447.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 453.391 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.828 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 480.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 482.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 482.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 482.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 482.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 482.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hsp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPInput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 600 -offset slave fir_n11_maxi pn32HPOutput 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi an32Coef 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite fir_n11_maxi regXferLeng 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -depth 600 fir_n11_maxi AXI-lite 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_FIRN11MAXI/FIR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.27 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.99 seconds; current allocated memory: 462.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.31 seconds; current allocated memory: 463.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 466.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XFER_LOOP' (hls_FIRN11MAXI/FIR.cpp:12) in function 'fir_n11_maxi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACC_LOOP' (hls_FIRN11MAXI/FIR.cpp:7) in function 'fir_n11_maxi' completely with a factor of 11.
INFO: [XFORM 203-102] Partitioning array 'an32ShiftReg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir_n11_maxi' (hls_FIRN11MAXI/FIR.cpp:4)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 494.887 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:18:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (hls_FIRN11MAXI/FIR.cpp:30:28). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 496.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_n11_maxi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XFER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'XFER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 498.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 498.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 498.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi_Pipeline_XFER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_n11_maxi_Pipeline_XFER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 498.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_n11_maxi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_n11_maxi/pn32HPOutput' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
