<dec f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/vmxnet3/base/vmxnet3_defs.h' l='55'/>
<doc f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/vmxnet3/base/vmxnet3_defs.h' l='46'>/*
 * The two Vmxnet3 MMIO Register PCI BARs (BAR 0 at offset 10h and BAR 1 at
 * offset 14h)  as well as the MSI-X BAR are combined into one PhysMem region:
 * &lt;-VMXNET3_PT_REG_SIZE-&gt;&lt;-VMXNET3_VD_REG_SIZE-&gt;&lt;-VMXNET3_MSIX_BAR_SIZE--&gt;
 * -------------------------------------------------------------------------
 * |Pass Thru Registers  | Virtual Dev Registers | MSI-X Vector/PBA Table  |
 * -------------------------------------------------------------------------
 * VMXNET3_MSIX_BAR_SIZE is defined in &quot;vmxnet3Int.h&quot;
 */</doc>
