
---------- Begin Simulation Statistics ----------
final_tick                               1279322516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740324                       # Number of bytes of host memory used
host_op_rate                                    97244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14860.50                       # Real time elapsed on the host
host_tick_rate                               86088811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440894956                       # Number of instructions simulated
sim_ops                                    1445099958                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.279323                       # Number of seconds simulated
sim_ticks                                1279322516000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.873618                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167931006                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191105145                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14931732                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258983578                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20793794                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21510263                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          716469                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328088953                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150342                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9128556                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653931                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41913814                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49025044                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250507552                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561321                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2201177024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568587                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.384436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1623655427     73.76%     73.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    333315382     15.14%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85928549      3.90%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81703454      3.71%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20493138      0.93%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5441659      0.25%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4292087      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4433514      0.20%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41913814      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2201177024                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112944                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209807554                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697405                       # Number of loads committed
system.cpu0.commit.membars                    2104092                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104098      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522305     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831874      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747875     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255284     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561321                       # Class of committed instruction
system.cpu0.commit.refs                     536003187                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250507552                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561321                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.035631                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.035631                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            326214689                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5829535                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167368101                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1323529364                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               952734679                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                921102592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9142220                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12951479                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4240133                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328088953                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                243309535                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1268308049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4817479                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1345301316                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          459                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29890932                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128886                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         930180176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188724800                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.528487                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2213434313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608265                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885036                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1256580169     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               718247357     32.45%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122342644      5.53%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97082686      4.39%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12211801      0.55%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2703691      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57064      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204444      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4457      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2213434313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      332137606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9197382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319479351                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.505973                       # Inst execution rate
system.cpu0.iew.exec_refs                   557857653                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150434784                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              234411562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409857434                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056841                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5125206                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151358391                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1300550808                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            407422869                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7216622                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1287990370                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1033149                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13602446                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9142220                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15920208                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26346657                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18591                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12601                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4648173                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21160029                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4052609                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12601                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       415772                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8781610                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                564623956                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1279107350                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.870537                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491525957                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.502483                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1279197611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1579676696                       # number of integer regfile reads
system.cpu0.int_regfile_writes              819540947                       # number of integer regfile writes
system.cpu0.ipc                              0.491248                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491248                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106225      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            716912655     55.35%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834389      0.91%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           412479400     31.85%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149773858     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1295206993                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2942241                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002272                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 433370     14.73%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2228711     75.75%     90.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               280158      9.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296042957                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4806928538                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1279107300                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1349552527                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1297389684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1295206993                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48989483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138101                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23214401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2213434313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830773                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1278547639     57.76%     57.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          662315975     29.92%     87.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          212557267      9.60%     97.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43372275      1.96%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11196363      0.51%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1853179      0.08%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2108288      0.10%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             908032      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             575295      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2213434313                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508808                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21747945                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3159045                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409857434                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151358391                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2074                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2545571919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13076628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              259014255                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8430746                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               966037967                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32889286                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24631                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1608966202                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1313342657                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          848578096                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                911305164                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26817994                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9142220                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67774625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48042919                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1608966158                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        160082                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6316                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18162426                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6266                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3459823237                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2613451387                       # The number of ROB writes
system.cpu0.timesIdled                       31456313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2041                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.919008                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12596236                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14833235                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1814202                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18533627                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            676413                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         693146                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16733                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21634000                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41947                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1343073                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228934                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2330202                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151327                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12250816                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67680660                       # Number of instructions committed
system.cpu1.commit.committedOps              68731070                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326604195                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.926426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    298558181     91.41%     91.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13889291      4.25%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5156492      1.58%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4037553      1.24%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       901386      0.28%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       438828      0.13%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1070998      0.33%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       221264      0.07%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2330202      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326604195                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074877                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65715670                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752215                       # Number of loads committed
system.cpu1.commit.membars                    2100501                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100501      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602819     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802413     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225193      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68731070                       # Class of committed instruction
system.cpu1.commit.refs                      23027618                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67680660                       # Number of Instructions Simulated
system.cpu1.committedOps                     68731070                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.876416                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.876416                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            268253196                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               503756                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11898170                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85609467                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16887915                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39767859                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1344718                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1248423                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2791526                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21634000                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14576228                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311154989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               166787                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89893753                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3631694                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065550                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16074362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13272649                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.272373                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329045214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.704402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               271297724     82.45%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36641759     11.14%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11726476      3.56%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7323962      2.23%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1461848      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  534561      0.16%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   55650      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1626      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1608      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329045214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         993849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1415088                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18030445                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.233737                       # Inst execution rate
system.cpu1.iew.exec_refs                    26036041                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6610556                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              221965635                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19940271                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1164573                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6929052                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80951004                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19425485                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1332078                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77142221                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1014441                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9266954                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1344718                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11467752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          744976                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17992                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2428                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12206                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3188056                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       653649                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2428                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       413856                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1001232                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43587562                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76022930                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828502                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36112376                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.230345                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76080029                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98011255                       # number of integer regfile reads
system.cpu1.int_regfile_writes               51016000                       # number of integer regfile writes
system.cpu1.ipc                              0.205069                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205069                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100706      2.68%      2.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49921277     63.61%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20832762     26.55%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5619399      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78474299                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1602636                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020422                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 371166     23.16%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                969546     60.50%     83.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               261922     16.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77976215                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         487761485                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76022918                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         93172604                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77799412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78474299                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12219933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           165063                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5358014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329045214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.238491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.718546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          281644052     85.59%     85.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29429807      8.94%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11068094      3.36%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3429643      1.04%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2105938      0.64%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             495217      0.15%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             512293      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             235580      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124590      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329045214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.237773                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7294929                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          742638                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19940271                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6929052                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       330039063                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2228598493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              242237577                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45689105                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7433207                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19125183                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5277680                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                53202                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            106593650                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83695305                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56103545                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39718419                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13896294                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1344718                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             26588512                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10414440                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       106593638                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30805                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15062325                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405254787                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164412738                       # The number of ROB writes
system.cpu1.timesIdled                          22653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.694221                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11701401                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12902036                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1662640                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17248816                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            627328                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         643750                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           16422                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20070398                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31148                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050226                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1222367                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15100547                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2196690                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11513411                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64184859                       # Number of instructions committed
system.cpu2.commit.committedOps              65235288                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    312604997                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.208683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.923799                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    286146869     91.54%     91.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     12948594      4.14%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4932625      1.58%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3844958      1.23%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       853706      0.27%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       404467      0.13%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1063725      0.34%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       213363      0.07%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2196690      0.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    312604997                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013457                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62336442                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861128                       # Number of loads committed
system.cpu2.commit.membars                    2100506                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100506      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41192506     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911354     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030778      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65235288                       # Class of committed instruction
system.cpu2.commit.refs                      21942144                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64184859                       # Number of Instructions Simulated
system.cpu2.committedOps                     65235288                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.911464                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.911464                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            258527018                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               468221                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11053089                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80952840                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15578622                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36767752                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1223868                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1166590                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2766226                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20070398                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13444620                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    298460406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               141870                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      84883301                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3328282                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.063667                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14738896                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12328729                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.269264                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         314863486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.272927                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.702409                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               260473092     82.73%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34474800     10.95%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10867138      3.45%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7094334      2.25%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1380720      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  521929      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   50432      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     899      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           314863486                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         378117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1290231                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16804557                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.232152                       # Inst execution rate
system.cpu2.iew.exec_refs                    24772021                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6394502                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              212466844                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18824710                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051113                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1060314                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6706022                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76721401                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18377519                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1231778                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73183868                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                980752                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8804711                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1223868                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10942584                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83394                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          660295                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17805                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2226                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        14308                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2963582                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       625006                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2226                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       369287                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        920944                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41440623                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72142981                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.830690                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34424329                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.228850                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72196117                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93121802                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48547282                       # number of integer regfile writes
system.cpu2.ipc                              0.203605                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.203605                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100749      2.82%      2.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47168087     63.38%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19741097     26.53%     92.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5405564      7.26%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74415646                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1546408                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020781                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 364299     23.56%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                940488     60.82%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               241619     15.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73861291                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         465391878                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72142969                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         88209015                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  73569635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74415646                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151766                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11486112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           150718                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4988415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    314863486                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.236343                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.716697                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          270028956     85.76%     85.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27781858      8.82%     94.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10451264      3.32%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3250005      1.03%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2056856      0.65%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             461455      0.15%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             495224      0.16%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             227742      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             110126      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      314863486                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.236059                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7133089                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          786515                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18824710                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6706022                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    243                       # number of misc regfile reads
system.cpu2.numCycles                       315241603                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2243397700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              232289131                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43490146                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7441932                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17651847                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4960549                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                45259                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            101050470                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              79219277                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           53242745                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36865916                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14378951                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1223868                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26804682                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9752599                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       101050458                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28042                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               840                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14820075                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   387155693                       # The number of ROB reads
system.cpu2.rob.rob_writes                  155762180                       # The number of ROB writes
system.cpu2.timesIdled                          16798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.923141                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12423181                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14458481                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2572870                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         19906728                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            524228                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         538368                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14140                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22463878                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19114                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050201                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1698689                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564894                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2129791                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151323                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       25200153                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58521885                       # Number of instructions committed
system.cpu3.commit.committedOps              59572279                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    280805470                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.212148                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.945329                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    257218989     91.60%     91.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11516617      4.10%     95.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4237896      1.51%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3331759      1.19%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       761669      0.27%     98.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       352370      0.13%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1056914      0.38%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199465      0.07%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2129791      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    280805470                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864841                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56821438                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728431                       # Number of loads committed
system.cpu3.commit.membars                    2100474                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100474      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37233488     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778632     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459541      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59572279                       # Class of committed instruction
system.cpu3.commit.refs                      20238185                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58521885                       # Number of Instructions Simulated
system.cpu3.committedOps                     59572279                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.877808                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.877808                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            220642857                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               896457                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11405042                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              92414766                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18462443                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41377644                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1699843                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2216216                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2996191                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22463878                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16013371                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    265074278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               559266                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     103304192                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5148048                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078694                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          17530632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12947409                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.361889                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         285178978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.372215                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844737                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               221556584     77.69%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                38245258     13.41%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14157783      4.96%     96.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 7821468      2.74%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1161645      0.41%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1941925      0.68%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  293809      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           285178978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         279555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1752987                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16545745                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.241583                       # Inst execution rate
system.cpu3.iew.exec_refs                    22587519                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5711505                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              176580739                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22114591                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1997617                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1608237                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7786092                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           84748796                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16876014                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1224114                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68961871                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                751968                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8582182                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1699843                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10588392                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          554894                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15048                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1443                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11991                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7386160                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2276338                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1443                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       260495                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1492492                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39684984                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68086596                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.822579                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32644033                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.238517                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68131558                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                88049389                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45331028                       # number of integer regfile writes
system.cpu3.ipc                              0.205010                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.205010                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100701      2.99%      2.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             45222452     64.43%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18163346     25.88%     93.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4699337      6.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              70185985                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1530902                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021812                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 356597     23.29%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     23.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                926707     60.53%     83.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               247596     16.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              69616172                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         427219250                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68086584                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        109926348                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  78757714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 70185985                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5991082                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       25176516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           137426                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2839759                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16431555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    285178978                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.246112                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.727740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          242168186     84.92%     84.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27816975      9.75%     94.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8920484      3.13%     97.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3023518      1.06%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2010129      0.70%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             441010      0.15%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             477601      0.17%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             222284      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              98791      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      285178978                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.245871                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11788137                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1598976                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22114591                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7786092                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu3.numCycles                       285458533                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2273180381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              195381971                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39865822                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6738252                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21381134                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4690462                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                43558                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            111216698                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              88556794                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           59697417                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40175106                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14147994                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1699843                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26509401                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19831595                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       111216686                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31523                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               829                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14289167                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           826                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   363446772                       # The number of ROB reads
system.cpu3.rob.rob_writes                  173922637                       # The number of ROB writes
system.cpu3.timesIdled                          10547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         16309269                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             24025443                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47337447                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            5221842                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5258707                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21382990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42704352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       857246                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       136666                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69568830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8956411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139912383                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9093077                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17967304                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3859881                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17461383                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1070                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            617                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3391608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3391577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17967305                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22463                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     64063208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               64063208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1614000768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1614000768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1408                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21383063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21383063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21383063                       # Request fanout histogram
system.membus.respLayer1.occupancy       109933471192                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62829849720                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                283                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7896943869.718309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   51997192185.307762                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          138     97.18%     97.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     97.89% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.70%     98.59% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 541920268000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   157956486500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1121366029500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13413117                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13413117                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13413117                       # number of overall hits
system.cpu2.icache.overall_hits::total       13413117                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        31503                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31503                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        31503                       # number of overall misses
system.cpu2.icache.overall_misses::total        31503                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    642801498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    642801498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    642801498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    642801498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13444620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13444620                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13444620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13444620                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002343                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002343                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002343                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002343                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20404.453481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20404.453481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20404.453481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20404.453481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          775                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.583333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        28042                       # number of writebacks
system.cpu2.icache.writebacks::total            28042                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3429                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3429                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3429                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3429                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        28074                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28074                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        28074                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28074                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    569263498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    569263498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    569263498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    569263498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20277.249341                       # average overall mshr miss latency
system.cpu2.icache.replacements                 28042                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13413117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13413117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        31503                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31503                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    642801498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    642801498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13444620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13444620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002343                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002343                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20404.453481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20404.453481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3429                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3429                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        28074                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28074                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    569263498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    569263498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20277.249341                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20277.249341                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991545                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13042939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28042                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           465.121568                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        335770000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991545                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999736                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26917314                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26917314                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17349833                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17349833                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17349833                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17349833                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5014078                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5014078                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5014078                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5014078                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 629823538011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 629823538011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 629823538011                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 629823538011                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22363911                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22363911                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22363911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22363911                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224204                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 125611.037166                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 125611.037166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 125611.037166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 125611.037166                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8513248                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       476635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            87583                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3914                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    97.202060                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   121.776955                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1459053                       # number of writebacks
system.cpu2.dcache.writebacks::total          1459053                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3968473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3968473                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3968473                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3968473                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1045605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1045605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1045605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1045605                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 125951712564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 125951712564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 125951712564                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 125951712564                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046754                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046754                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046754                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046754                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120458.215640                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1459053                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14492127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14492127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2841431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2841431                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 324433450500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 324433450500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17333558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17333558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.163927                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.163927                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114179.598414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114179.598414                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2255495                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2255495                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       585936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       585936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  66623264500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  66623264500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033804                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113703.995829                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113703.995829                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2857706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2857706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2172647                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2172647                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 305390087511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 305390087511                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030353                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.431907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.431907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 140561.300345                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 140561.300345                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1712978                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1712978                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       459669                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       459669                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  59328448064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  59328448064                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091379                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091379                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129067.759766                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129067.759766                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5531000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5531000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.387826                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.387826                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24802.690583                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24802.690583                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.201739                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        27125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27125                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1332000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1332000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.451031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.451031                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7611.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7611.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1184000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1184000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.435567                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.435567                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7005.917160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7005.917160                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       267500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       246500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       246500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634848                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49453185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49453185000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395513                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395513                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 119055.859964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 119055.859964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  49037807000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  49037807000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395513                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395513                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 118055.859964                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 118055.859964                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.018265                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19445412                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1460826                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.311244                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        335781500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.018265                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48291058                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48291058                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9163325568.548388                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   55575212503.209465                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 541920411500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   143070145500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1136252370500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     15993784                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15993784                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     15993784                       # number of overall hits
system.cpu3.icache.overall_hits::total       15993784                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19587                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19587                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19587                       # number of overall misses
system.cpu3.icache.overall_misses::total        19587                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    436875500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    436875500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    436875500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    436875500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16013371                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16013371                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16013371                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16013371                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001223                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001223                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001223                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001223                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22304.360035                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22304.360035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22304.360035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22304.360035                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          529                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.090909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17149                       # number of writebacks
system.cpu3.icache.writebacks::total            17149                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2406                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2406                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2406                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17181                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17181                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17181                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17181                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    384525000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    384525000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    384525000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    384525000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22380.827658                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17149                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     15993784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15993784                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    436875500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    436875500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16013371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16013371                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001223                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22304.360035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22304.360035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2406                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2406                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17181                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17181                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    384525000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    384525000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22380.827658                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22380.827658                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991426                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15677095                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17149                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           914.169631                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        340955000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991426                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32043923                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32043923                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15568971                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15568971                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15568971                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15568971                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4851083                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4851083                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4851083                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4851083                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 608833881528                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 608833881528                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 608833881528                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 608833881528                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20420054                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20420054                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20420054                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20420054                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.237565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.237565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.237565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.237565                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125504.734000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125504.734000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125504.734000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125504.734000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8229200                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       499203                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            83380                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3808                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.695131                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   131.093225                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1328018                       # number of writebacks
system.cpu3.dcache.writebacks::total          1328018                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3880197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3880197                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3880197                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3880197                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       970886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       970886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       970886                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       970886                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 118015498470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 118015498470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 118015498470                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 118015498470                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121554.434269                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1328018                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13203687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13203687                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2757235                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2757235                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 314358273500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 314358273500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15960922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15960922                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 114012.143869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114012.143869                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2203175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2203175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       554060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       554060                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  63948707000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  63948707000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034714                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115418.378876                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115418.378876                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2365284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2365284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2093848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2093848                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 294475608028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 294475608028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.469564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.469564                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 140638.483800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 140638.483800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1677022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1677022                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       416826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       416826                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54066791470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54066791470                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129710.698157                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129710.698157                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          194                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6021500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31038.659794                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31038.659794                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.164234                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.164234                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36088.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36088.888889                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1610000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1610000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464824                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464824                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8702.702703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8702.702703                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          180                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1463000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1463000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8127.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8127.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       657000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       657000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       624000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       624000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691379                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691379                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358822                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  42482771500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  42482771500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050201                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341670                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341670                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 118395.113733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 118395.113733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358822                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358822                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  42123949500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  42123949500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341670                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341670                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 117395.113733                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 117395.113733                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.649439                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17589103                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1329513                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.229734                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        340966500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.649439                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.864045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44271940                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44271940                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       408645125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   716632848.614605                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2430014500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1272784194000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6538322000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206632752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206632752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206632752                       # number of overall hits
system.cpu0.icache.overall_hits::total      206632752                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36676783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36676783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36676783                       # number of overall misses
system.cpu0.icache.overall_misses::total     36676783                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 564396210996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 564396210996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 564396210996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 564396210996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    243309535                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    243309535                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    243309535                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    243309535                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150741                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150741                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150741                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150741                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15388.378283                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15388.378283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15388.378283                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15388.378283                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1279                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.975000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34603872                       # number of writebacks
system.cpu0.icache.writebacks::total         34603872                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2072877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2072877                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2072877                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2072877                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34603906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34603906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34603906                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34603906                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 510361829997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 510361829997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 510361829997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 510361829997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142222                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142222                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14748.676927                       # average overall mshr miss latency
system.cpu0.icache.replacements              34603872                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206632752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206632752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36676783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36676783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 564396210996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 564396210996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    243309535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    243309535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150741                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150741                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15388.378283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15388.378283                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2072877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2072877                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34603906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34603906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 510361829997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 510361829997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14748.676927                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14748.676927                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          241236412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34603872                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.971370                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        521222974                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       521222974                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    470663724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       470663724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    470663724                       # number of overall hits
system.cpu0.dcache.overall_hits::total      470663724                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51328114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51328114                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51328114                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51328114                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1636599864510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1636599864510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1636599864510                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1636599864510                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    521991838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    521991838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    521991838                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    521991838                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098331                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31885.057466                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31885.057466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31885.057466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31885.057466                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15425678                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       476794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           208356                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3676                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.035199                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   129.704570                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30824302                       # number of writebacks
system.cpu0.dcache.writebacks::total         30824302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20968776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20968776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20968776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20968776                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30359338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30359338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30359338                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30359338                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 658191799105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 658191799105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 658191799105                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 658191799105                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058161                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21680.044509                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30824302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    333435411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      333435411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     42305184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42305184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1104294369000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1104294369000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    375740595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    375740595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26103.050846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26103.050846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15174958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15174958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27130226                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27130226                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 528762361500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 528762361500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072205                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072205                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19489.788308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19489.788308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137228313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137228313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9022930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9022930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 532305495510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 532305495510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061695                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58994.749545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58994.749545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5793818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5793818                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3229112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3229112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 129429437605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 129429437605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40082.052776                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40082.052776                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          998                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          998                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.238357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.238357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8823.146293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8823.146293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          952                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          952                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1930500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41967.391304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41967.391304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1762500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1762500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8514.492754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8514.492754                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1559500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7682.266010                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7682.266010                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584148                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54882565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54882565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443922                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443922                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117690.401647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117690.401647                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54416235000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54416235000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443922                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443922                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116690.401647                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116690.401647                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995374                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          502079287                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30825400                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.287843                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995374                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1076926554                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1076926554                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            33288466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27424665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              258048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               25953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              248028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              235440                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61524133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           33288466                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27424665                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28110                       # number of overall hits
system.l2.overall_hits::.cpu1.data             258048                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              25953                       # number of overall hits
system.l2.overall_hits::.cpu2.data             248028                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15423                       # number of overall hits
system.l2.overall_hits::.cpu3.data             235440                       # number of overall hits
system.l2.overall_hits::total                61524133                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1315439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3392681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1275039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1205077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1086130                       # number of demand (read+write) misses
system.l2.demand_misses::total                8283477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1315439                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3392681                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5232                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1275039                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2121                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1205077                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1758                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1086130                       # number of overall misses
system.l2.overall_misses::total               8283477                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 105003361893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 352882980816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    671856344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 174591239258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    229210482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 167792460456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    179969981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 153369707096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     954720786326                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 105003361893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 352882980816                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    671856344                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 174591239258                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    229210482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 167792460456                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    179969981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 153369707096                       # number of overall miss cycles
system.l2.overall_miss_latency::total    954720786326                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34603905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30817346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1533087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           28074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1453105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1321570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69807610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34603905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30817346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1533087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          28074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1453105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1321570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69807610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.038014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.110090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.156919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.075550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.102322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.821848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.038014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.110090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.156919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.075550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.102322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.821848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118662                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79823.816911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104013.015316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 128412.909786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 136930.116850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 108067.176803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 139237.957787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102372.002844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 141207.504715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115256.043607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79823.816911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104013.015316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 128412.909786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 136930.116850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 108067.176803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 139237.957787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102372.002844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 141207.504715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115256.043607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           11092530                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    447856                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.768073                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12982835                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3859881                       # number of writebacks
system.l2.writebacks::total                   3859881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         198752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          47460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          47332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              340020                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        198752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         47460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         47332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             340020                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1315292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3193929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1227579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1157745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1040677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7943457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1315292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3193929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1227579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1157745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1040677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13911686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21855143                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  91840077898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 306991587976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    599714847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 158045284280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    187127483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 151943551342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    144352983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 138806031387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 848557728196                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  91840077898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 306991587976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    599714847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 158045284280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    187127483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 151943551342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    144352983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 138806031387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1431827860909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2280385589105                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.800724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.796739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.787455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.800724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.796739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.787455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96117.223638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 128745.509886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 131240.948000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 133380.512289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106824.739933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96117.223638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 128745.509886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 131240.948000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 133380.512289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102922.669539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104340.913674                       # average overall mshr miss latency
system.l2.replacements                       29894728                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8444267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8444267                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8444267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8444267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60947924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60947924                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60947924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60947924                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13911686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13911686                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1431827860909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1431827860909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102922.669539                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102922.669539                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                191                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       125000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       396499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.732394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.844828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.820000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.789256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3480.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2551.020408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   743.902439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1224.489796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2075.910995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1053000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1019499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       831500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       983500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3887499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.827586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.820000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.785124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21239.562500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20280.487805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20460.521053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.766667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.780488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.860294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3633.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   931.623932                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       655500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       659500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       462500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       651000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2428500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.848485                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.766667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.780488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.845588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20484.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23553.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20108.695652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21117.391304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2451160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            83102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            85328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2702111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1241470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         839706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         682979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3548877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 149694038689                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110360377468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 104912065149                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  92892067139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  457858548445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3692630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       922227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       867824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       768307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6250988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.336202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.910520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.904241                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.888940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120578.055603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131427.401338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133693.289023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136010.136679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129015.051366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       104020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18785                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        18813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        18476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           160094                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1137450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       820921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       765909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       664503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3388783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130240791544                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100346623783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  95394170441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84418995853                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 410400581621                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.308032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.882563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.864893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.542120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114502.432234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122236.638828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124550.266991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127040.804711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121105.595024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      33288466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         25953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           33357952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1315439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1324550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 105003361893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    671856344                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    229210482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    179969981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 106084398700                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34603905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        28074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34682502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.038014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.156919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.075550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.102322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79823.816911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 128412.909786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 108067.176803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102372.002844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80090.897814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1023                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1315292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1323527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  91840077898                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    599714847                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    187127483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    144352983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  92771273211                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.038010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.147892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.064757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038161                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69824.858585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 121621.343946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102930.408691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97141.980485                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70093.978597                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24973505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       175527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       164926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       150112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25464070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2151211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       435333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       420355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       403151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3410050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 203188942127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  64230861790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  62880395307                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  60477639957                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 390777839181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27124716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       610860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       585281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       553263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28874120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.079308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.718211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.728679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94453.283349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 147544.205907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 149588.788779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 150012.377390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114595.926506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        94732                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28675                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        28519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        26977                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       178903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2056479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       406658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       391836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       376174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3231147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176750796432                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57698660497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  56549380901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  54387035534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 345385873364                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.075816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.665714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.669484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.679919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85948.262264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 141884.975820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 144319.003106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 144579.464647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106892.652474                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          142                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          126                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               512                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6379                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6228                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5900                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         6147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24654                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     49871284                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     49273518                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     43394623                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     48371053                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    190910478                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         6521                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6359                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         6013                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         6273                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         25166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.978224                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.979399                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.981207                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.979914                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.979655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7818.041072                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7911.611753                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7355.020847                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7869.050431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7743.590411                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          590                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          572                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          480                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          549                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2191                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5789                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5656                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         5420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5598                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        22463                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    120961460                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    118172673                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    113123274                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    116832727                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    469090134                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.887747                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.889448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.901380                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.892396                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.892593                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20895.052686                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20893.329738                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20871.452768                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20870.440693                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20882.790990                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999916                       # Cycle average of tags in use
system.l2.tags.total_refs                   152268064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29897431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.093015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.315815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.603568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.098410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.169294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.158157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.174767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.437400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.442435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1143700503                       # Number of tag accesses
system.l2.tags.data_accesses               1143700503                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      84178624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     204584640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        315584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78597184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        116352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      74128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         95104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      66629376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    858323008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1366968384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     84178624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       315584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        95104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      84705664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247032384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247032384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1315291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3196635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1228081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1158258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1041084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13411297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21358881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3859881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3859881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         65799377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159916391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           246681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61436567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            90948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57943569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            74339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52081766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    670919957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1068509595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     65799377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       246681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        90948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        74339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66211345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193096253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193096253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193096253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        65799377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159916391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          246681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61436567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           90948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57943569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           74339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52081766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    670919957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1261605848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3745815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1315291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3085488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1218406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1146534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1027854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13406172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003298599750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232087                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232087                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31314015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3535586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21358882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3859881                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21358882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3859881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 150902                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1095416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1083561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1084271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1248299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2168696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2444592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2215209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1099134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1080700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1172698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1112170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1088782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1063405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1059764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1055364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1135919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            235114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            236111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1126664828801                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               106039900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1524314453801                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53124.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71874.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16634146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632592                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21358882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3859881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3562165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1377723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1434854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1401985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1225920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1075432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  944532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  854194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  767397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  670049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1074431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2790390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1806431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 638429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 544900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 450581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 325491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 180926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  53247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  28903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 117596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 156978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 184512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 216009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  28592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  35201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  51332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  59371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6687016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.826823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.776239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.489679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2859793     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2026844     30.31%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       329604      4.93%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       320875      4.80%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       415400      6.21%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107648      1.61%     90.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        69976      1.05%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       157717      2.36%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       399159      5.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6687016                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.378535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.475761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    555.502293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       232082    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232087                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.596907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218002     93.93%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1354      0.58%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9184      3.96%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2324      1.00%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              748      0.32%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              303      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232087                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1357310720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9657728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239730240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1366968448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247032384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1060.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1068.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1279322504500                       # Total gap between requests
system.mem_ctrls.avgGap                      50729.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     84178624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    197471232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       315584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77977984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       116352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73378176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        95104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65782656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    857995008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239730240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 65799376.581909552217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 154356098.271000802517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 246680.564168230456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60952561.238279655576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 90948.137428076036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57357058.194698423147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 74339.346654632012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51419915.757974512875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 670663571.749408721924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187388431.768991082907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1315291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3196635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1228081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1158258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1041084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13411298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3859881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  37731002796                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175796990762                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390541858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 106674751193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    110168700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 103516259924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     81489900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  95306901247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1004706347421                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31516574762074                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28686.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54994.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     79201.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     86862.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     60598.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     89372.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54838.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     91545.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74914.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8165167.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21856325400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11616893475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62609246280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9736072560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100988425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244024392900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     285765620640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       736596976455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.771135                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 739995666671                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42719300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 496607549329                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25889047380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13760332245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         88815730920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9816925140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100988425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     512737105170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59481231360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       811488797415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.311354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 149362884832                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42719300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1087240331168                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9206390297.520660                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56254089573.554245                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 541920508500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165349290000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1113973226000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14538169                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14538169                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14538169                       # number of overall hits
system.cpu1.icache.overall_hits::total       14538169                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38059                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38059                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38059                       # number of overall misses
system.cpu1.icache.overall_misses::total        38059                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1178072499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1178072499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1178072499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1178072499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14576228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14576228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14576228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14576228                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002611                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30953.847947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30953.847947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30953.847947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30953.847947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          472                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.909091                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33310                       # number of writebacks
system.cpu1.icache.writebacks::total            33310                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4717                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4717                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4717                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4717                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33342                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33342                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1051281999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1051281999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1051281999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1051281999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002287                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002287                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31530.262102                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33310                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14538169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14538169                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1178072499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1178072499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14576228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14576228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30953.847947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30953.847947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4717                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4717                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1051281999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1051281999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31530.262102                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31530.262102                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978553                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13625625                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33310                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           409.055089                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329833000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978553                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29185798                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29185798                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18315052                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18315052                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18315052                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18315052                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5194268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5194268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5194268                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5194268                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 629302621773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 629302621773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 629302621773                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 629302621773                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23509320                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23509320                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23509320                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23509320                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220945                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220945                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220945                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220945                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121153.283152                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121153.283152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121153.283152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121153.283152                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8660637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       459609                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            91238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3880                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.923574                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.455928                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1539229                       # number of writebacks
system.cpu1.dcache.writebacks::total          1539229                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4099561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4099561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4099561                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4099561                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1094707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1094707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1094707                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1094707                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 129616255749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 129616255749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 129616255749                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 129616255749                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118402.691998                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1539229                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15354288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15354288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2930250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2930250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 323548463000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 323548463000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18284538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18284538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 110416.675369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110416.675369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2318868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2318868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611382                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611382                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68168657000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68168657000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111499.286862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111499.286862                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2960764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2960764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2264018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2264018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 305754158773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 305754158773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.433323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.433323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 135049.349772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135049.349772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1780693                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1780693                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       483325                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       483325                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61447598749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61447598749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127135.154914                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127135.154914                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6569500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.393597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.393597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31433.014354                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31433.014354                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3283000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3283000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.177024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.177024                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34925.531915                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1500500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438961                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8878.698225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8878.698225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1362500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1362500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8257.575758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       570500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       570500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       543500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603675                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52922253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52922253500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425180                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118520.778325                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118520.778325                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52475730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52475730500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425180                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117520.778325                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117520.778325                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.534362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20459842                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1541089                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.276224                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329844500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.534362                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.891699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891699                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50661985                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50661985                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1279322516000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63559563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12304148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61388708                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26034848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23658071                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6254636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6254636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34682502                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28877062                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        25166                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        25166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103811681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     92474191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        99994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4620278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        84190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4379538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3985962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209507345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4429297664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3945065600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4265728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196628480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3591424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    186378368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2197120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    169573952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936998336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53560863                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247460288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123494048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326832                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113946192     92.27%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8998765      7.29%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  91488      0.07%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 368296      0.30%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  89240      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     67      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123494048                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139904724560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2187421584                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          42294574                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1990059871                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25920160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46250716213                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51910337509                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2307404648                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50212536                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1995387506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784356                       # Number of bytes of host memory used
host_op_rate                                   120309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20592.72                       # Real time elapsed on the host
host_tick_rate                               34772718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463109668                       # Number of instructions simulated
sim_ops                                    2477480763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.716065                       # Number of seconds simulated
sim_ticks                                716064990500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.072339                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91380369                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101452200                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10645835                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126026756                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9179288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9355695                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          176407                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171008699                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       141824                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24255                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10193797                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67414121                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9574124                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5853967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      277179051                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275108829                       # Number of instructions committed
system.cpu0.commit.committedOps             278011474                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1373631446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.202392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.889750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1253537163     91.26%     91.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62497293      4.55%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23540733      1.71%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14469795      1.05%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4787493      0.35%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138607      0.23%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1016335      0.07%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1069903      0.08%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9574124      0.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1373631446                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7518047                       # Number of function calls committed.
system.cpu0.commit.int_insts                263921623                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63826191                       # Number of loads committed
system.cpu0.commit.membars                    4359928                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4360763      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203807057     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63849974     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5887432      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278011474                       # Class of committed instruction
system.cpu0.commit.refs                      69737944                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275108829                       # Number of Instructions Simulated
system.cpu0.committedOps                    278011474                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.187920                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.187920                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            998405731                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               461089                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76406232                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             599078193                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99180059                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                300734281                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10195479                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               405461                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9320225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171008699                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103330229                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1289623415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1640983                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     699732717                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4895                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        29952                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21304790                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.119818                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117525031                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100559657                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.490269                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1417835775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.500888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               970512190     68.45%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               265441721     18.72%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144359091     10.18%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17309835      1.22%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5215375      0.37%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10078845      0.71%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1622021      0.11%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3274564      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1417835775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2161                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1383                       # number of floating regfile writes
system.cpu0.idleCycles                        9406795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10813561                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108664817                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328442                       # Inst execution rate
system.cpu0.iew.exec_refs                   117843529                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7048033                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              169052011                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126554296                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3033508                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6286761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9519805                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          554269554                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110795496                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9591257                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468766100                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1140176                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             60117051                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10195479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             61823967                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1042114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          191131                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          646                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1394                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11354                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62728105                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3608052                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1394                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4898411                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5915150                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                343610570                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454477294                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                259047093                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318430                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455752334                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608888506                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344486182                       # number of integer regfile writes
system.cpu0.ipc                              0.192755                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.192755                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4366424      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352626836     73.72%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32584      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83021      0.02%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                871      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                41      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114179583     23.87%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7066617      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            551      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             478357356                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2341                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4633                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2263                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2593                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1505475                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003147                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 683070     45.37%     45.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    115      0.01%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                793522     52.71%     98.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28654      1.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               34      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             475494066                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2376913903                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454475031                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        830526200                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 543875221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                478357356                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10394333                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      276258083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           862573                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4540366                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130104336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1417835775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.337386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.834174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1142095883     80.55%     80.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          148880792     10.50%     91.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85162192      6.01%     97.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22647509      1.60%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9447816      0.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5736319      0.40%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2729856      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             725606      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             409802      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1417835775                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335162                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6174627                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          991927                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126554296                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9519805                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3381                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1427242570                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4887486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              311078961                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205589027                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5821850                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107418920                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              64706055                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1342146                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765740096                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             577307102                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434336114                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                298803664                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7427456                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10195479                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             81327285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228747092                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2331                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765737765                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     609011466                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3205442                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30609181                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3205442                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1919239722                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1154895905                       # The number of ROB writes
system.cpu0.timesIdled                         345498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  699                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.853954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               84537262                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            93047422                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9297268                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        112755222                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8389859                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8409027                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19168                       # Number of indirect misses.
system.cpu1.branchPred.lookups              155113385                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       132638                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1678                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9065668                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64194954                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9557589                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5793078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      246557861                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259412409                       # Number of instructions committed
system.cpu1.commit.committedOps             262307692                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1225551114                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.214032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.922951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1113994497     90.90%     90.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57229620      4.67%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22274558      1.82%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13571496      1.11%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4326474      0.35%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2589830      0.21%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950640      0.08%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1056410      0.09%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9557589      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1225551114                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7128477                       # Number of function calls committed.
system.cpu1.commit.int_insts                248320575                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60563282                       # Number of loads committed
system.cpu1.commit.membars                    4343229                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4343229      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192940995     73.56%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             54      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60564960     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4458358      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262307692                       # Class of committed instruction
system.cpu1.commit.refs                      65023318                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259412409                       # Number of Instructions Simulated
system.cpu1.committedOps                    262307692                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.877341                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.877341                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            891814698                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               233627                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71668692                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             546734835                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                81448009                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                273967291                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9066253                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               207735                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8365999                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  155113385                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 93664280                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1156746646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1461306                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     632089793                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18595706                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.122596                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          98617736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          92927121                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.499580                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1264662250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.507430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.912591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               858024177     67.85%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               238176913     18.83%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               137736435     10.89%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                15007015      1.19%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3267840      0.26%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7741249      0.61%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1682314      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3025304      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1003      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1264662250                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         580453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9661403                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               102418890                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.346882                       # Inst execution rate
system.cpu1.iew.exec_refs                   109616697                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5250013                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              112188779                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116888671                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2852430                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4929426                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7435263                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          507936562                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            104366684                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8659611                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            438889967                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                746373                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             63893167                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9066253                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             64912258                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       987565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11691                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     56325389                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2975227                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4331295                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5330108                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                320424226                       # num instructions consuming a value
system.cpu1.iew.wb_count                    425155216                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759701                       # average fanout of values written-back
system.cpu1.iew.wb_producers                243426455                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.336027                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     426459287                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               568920518                       # number of integer regfile reads
system.cpu1.int_regfile_writes              322616900                       # number of integer regfile writes
system.cpu1.ipc                              0.205030                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205030                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4343749      0.97%      0.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            330569730     73.86%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  82      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           107374255     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5261666      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             447549578                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1475977                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003298                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 713967     48.37%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                761995     51.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             444681806                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2162126537                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    425155216                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        753565516                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 498010196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                447549578                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9926366                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      245628870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           889154                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4133288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    106219146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1264662250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.353889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.857061                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1008951618     79.78%     79.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          136475748     10.79%     90.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79905990      6.32%     96.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20952205      1.66%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8848409      0.70%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5664636      0.45%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2761495      0.22%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             697743      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             404406      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1264662250                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.353726                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5861957                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          838017                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116888671                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7435263                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    520                       # number of misc regfile reads
system.cpu1.numCycles                      1265242703                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   166673676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              255182925                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194323520                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3799777                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                88642716                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62346120                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1070943                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            696846152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             527465182                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          397389359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                272545003                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7126432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9066253                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76690606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               203065839                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       696846152                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     562534747                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3050280                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26596257                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3052157                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1724855958                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1057175080                       # The number of ROB writes
system.cpu1.timesIdled                           5209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.355088                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               87292594                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96610602                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10264167                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        107247196                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           9123043                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9245852                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          122809                       # Number of indirect misses.
system.cpu2.branchPred.lookups              150128100                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       130905                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1701                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9178824                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61365324                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9657773                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4952763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      222398246                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248973142                       # Number of instructions committed
system.cpu2.commit.committedOps             251448316                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1085023201                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.231745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.960796                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    976775047     90.02%     90.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57497876      5.30%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20721730      1.91%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12393081      1.14%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4264349      0.39%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2246988      0.21%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       491282      0.05%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       975075      0.09%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9657773      0.89%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1085023201                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6536322                       # Number of function calls committed.
system.cpu2.commit.int_insts                238090556                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58188418                       # Number of loads committed
system.cpu2.commit.membars                    3713098                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713098      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185299258     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58190119     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4245689      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251448316                       # Class of committed instruction
system.cpu2.commit.refs                      62435808                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248973142                       # Number of Instructions Simulated
system.cpu2.committedOps                    251448316                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.505403                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.505403                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            740830596                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1089489                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72975129                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             521917448                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84780518                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                279668128                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9179329                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               525131                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6632433                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  150128100                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 93322591                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   1011297827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1427386                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     609910712                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20529344                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.133837                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          99528505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          96415637                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.543726                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1121091004                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.552620                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.919062                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               720920048     64.31%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               238737897     21.30%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134793641     12.02%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12912722      1.15%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2598017      0.23%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6979872      0.62%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1863927      0.17%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2279896      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4984      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1121091004                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         633406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9675427                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97301821                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.370615                       # Inst execution rate
system.cpu2.iew.exec_refs                   103361772                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5056848                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               89501881                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108873102                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2181169                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11454128                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6764599                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          472916569                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98304924                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8382950                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            415728313                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                727757                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             67039016                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9179329                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             67962292                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       973430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11548                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50684684                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2517209                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3829068                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5846359                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295798012                       # num instructions consuming a value
system.cpu2.iew.wb_count                    402490987                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772249                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228429785                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.358815                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     403488857                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               539482466                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304631028                       # number of integer regfile writes
system.cpu2.ipc                              0.221956                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.221956                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3713539      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            314229980     74.09%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  85      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           101097447     23.84%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5070116      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             424111263                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1663414                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003922                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 907069     54.53%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                756317     45.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             422061138                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1971947153                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    402490987                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        694384914                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 465019447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                424111263                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7897122                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      221468253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           970209                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2944359                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89062105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1121091004                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.378302                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.867231                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          874597625     78.01%     78.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132521049     11.82%     89.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79187369      7.06%     96.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18983530      1.69%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7428537      0.66%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5167610      0.46%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2120081      0.19%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             689422      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             395781      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1121091004                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.378089                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5179895                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          795366                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108873102                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6764599                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    441                       # number of misc regfile reads
system.cpu2.numCycles                      1121724410                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   310191042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              244116155                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186630354                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3052110                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92900785                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              61347026                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1047561                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            656216125                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             498090144                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          373629959                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                275986739                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7201718                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9179329                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             74604908                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               186999605                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       656216125                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     424303088                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2342606                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23968447                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2344612                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1549210105                       # The number of ROB reads
system.cpu2.rob.rob_writes                  983885281                       # The number of ROB writes
system.cpu2.timesIdled                           5477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.470400                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               79220733                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            86608054                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          8644842                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         98625927                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           7220777                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        7242799                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           22022                       # Number of indirect misses.
system.cpu3.branchPred.lookups              137116128                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       132397                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1653                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7950790                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58387506                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10798246                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3788463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      208607614                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238720332                       # Number of instructions committed
system.cpu3.commit.committedOps             240613323                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    935382750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.257235                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.049595                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    838610920     89.65%     89.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     49886021      5.33%     94.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17495756      1.87%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11048731      1.18%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4006112      0.43%     98.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2044623      0.22%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       490321      0.05%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1002020      0.11%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10798246      1.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    935382750                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5780278                       # Number of function calls committed.
system.cpu3.commit.int_insts                228125098                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55697224                       # Number of loads committed
system.cpu3.commit.membars                    2839815                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2839815      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178106752     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55698877     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967717      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240613323                       # Class of committed instruction
system.cpu3.commit.refs                      59666594                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238720332                       # Number of Instructions Simulated
system.cpu3.committedOps                    240613323                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.060797                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.060797                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            616413828                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               696328                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            67904473                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             489088892                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                76613322                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                261141804                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7951353                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               354862                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6691594                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  137116128                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 83765618                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    871417168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1399385                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     563594056                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               17290810                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141445                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          88749328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          86441510                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.581388                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         968811901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.589026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.928716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               600480713     61.98%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               216128296     22.31%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               129018820     13.32%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10752932      1.11%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2823913      0.29%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6462658      0.67%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1394711      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1745752      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           968811901                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         582930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             8431072                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91813133                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.407728                       # Inst execution rate
system.cpu3.iew.exec_refs                    98020675                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4772853                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88863457                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103015869                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1675689                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8334420                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6298691                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          448388911                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93247822                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7603255                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            395249598                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                870543                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             65607201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7951353                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             66707593                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       950182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11794                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47318645                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2329321                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           151                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3349510                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       5081562                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                282057674                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382778340                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.774707                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218512124                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.394863                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383798322                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               514042161                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290571156                       # number of integer regfile writes
system.cpu3.ipc                              0.246257                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.246257                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2840303      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            299302615     74.30%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 103      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95924213     23.81%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4785523      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402852853                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1973464                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004899                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1218974     61.77%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                754458     38.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   32      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401986014                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1777481049                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382778340                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        656164597                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 442398877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402852853                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5990034                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      207775588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           989978                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2201571                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     84239745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    968811901                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.415822                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.915020                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          738394018     76.22%     76.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          122207980     12.61%     88.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           74011067      7.64%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18192056      1.88%     98.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7249020      0.75%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5041837      0.52%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2562131      0.26%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             761816      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             391976      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      968811901                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.415571                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4664173                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          846536                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103015869                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6298691                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu3.numCycles                       969394831                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   462521174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              249544764                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179255403                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3119717                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                83686986                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              61132933                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              1022421                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            620490957                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469692110                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353911153                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                258564963                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7365050                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7951353                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             74418146                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174655750                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       620490957                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     294645689                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1819863                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23024185                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1821986                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1373802594                       # The number of ROB reads
system.cpu3.rob.rob_writes                  931984463                       # The number of ROB writes
system.cpu3.timesIdled                           5223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         57117751                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21611219                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84205915                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3263160                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4792785                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     81978735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     163401988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2420077                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       596258                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31199844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27608346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64720478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28204604                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           81739281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5182039                       # Transaction distribution
system.membus.trans_dist::WritebackClean          246                       # Transaction distribution
system.membus.trans_dist::CleanEvict         76254498                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21685                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5908                       # Transaction distribution
system.membus.trans_dist::ReadExReq            192839                       # Transaction distribution
system.membus.trans_dist::ReadExResp           192750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      81739281                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    245333941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              245333941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5575316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5575316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4462                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          81965127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                81965127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            81965127                       # Request fanout histogram
system.membus.respLayer1.occupancy       420896944557                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        206527236389                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    519073361.204013                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1452971244.130737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6275793000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   560862055500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 155202935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     93316176                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        93316176                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     93316176                       # number of overall hits
system.cpu2.icache.overall_hits::total       93316176                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6415                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6415                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6415                       # number of overall misses
system.cpu2.icache.overall_misses::total         6415                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    563513000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    563513000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    563513000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    563513000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     93322591                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     93322591                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     93322591                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     93322591                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 87843.024162                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 87843.024162                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 87843.024162                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 87843.024162                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1541                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    70.045455                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5917                       # number of writebacks
system.cpu2.icache.writebacks::total             5917                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          498                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          498                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          498                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          498                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5917                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5917                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5917                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5917                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    525801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    525801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    525801500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    525801500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5917                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     93316176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       93316176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    563513000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    563513000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     93322591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     93322591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 87843.024162                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 87843.024162                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          498                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5917                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5917                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    525801500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    525801500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88862.852797                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93720345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5949                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15753.966213                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        186651099                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       186651099                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78437430                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78437430                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78437430                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78437430                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16908858                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16908858                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16908858                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16908858                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1820302284954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1820302284954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1820302284954                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1820302284954                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95346288                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95346288                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95346288                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95346288                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177342                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177342                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177342                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177342                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 107653.768513                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107653.768513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 107653.768513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107653.768513                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    100745295                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       473407                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1103171                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6082                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    91.323371                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.837389                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6916953                       # number of writebacks
system.cpu2.dcache.writebacks::total          6916953                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9983382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9983382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9983382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9983382                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6925476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6925476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6925476                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6925476                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 871160351574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 871160351574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 871160351574                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 871160351574                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072635                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072635                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072635                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072635                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6916953                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76735286                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76735286                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15602836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15602836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1676164365500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1676164365500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92338122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92338122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168975                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168975                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107426.904026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107426.904026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8791667                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8791667                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6811169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6811169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 857976535000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 857976535000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 125966.120500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125966.120500                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1702144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1702144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1306022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1306022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 144137919454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 144137919454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.434159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.434159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110364.082270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110364.082270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1191715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1191715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13183816574                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13183816574                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115336.913522                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115336.913522                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1233995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1233995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3945                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3945                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    147826500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    147826500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1237940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1237940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003187                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003187                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37471.863118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37471.863118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3638                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3638                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    137312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    137312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 37743.815283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37743.815283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1608                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1608                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     32274000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     32274000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20070.895522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20070.895522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1590                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1590                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30755000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30755000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19342.767296                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19342.767296                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          372                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            372                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     70503498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     70503498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.781305                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.781305                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 53050.036117                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 53050.036117                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     69174498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     69174498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.781305                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.781305                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 52050.036117                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 52050.036117                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.443084                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87856869                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6925695                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.685639                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.443084                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202572457                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202572457                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    844407706.204380                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2228725456.956312                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8686125500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   484697279000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 231367711500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     83759315                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        83759315                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     83759315                       # number of overall hits
system.cpu3.icache.overall_hits::total       83759315                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6303                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6303                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6303                       # number of overall misses
system.cpu3.icache.overall_misses::total         6303                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    524596000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    524596000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    524596000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    524596000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     83765618                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     83765618                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     83765618                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     83765618                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000075                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000075                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 83229.573219                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 83229.573219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 83229.573219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 83229.573219                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.538462                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5775                       # number of writebacks
system.cpu3.icache.writebacks::total             5775                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          528                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          528                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5775                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5775                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    487590000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    487590000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    487590000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    487590000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5775                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     83759315                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       83759315                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6303                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6303                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    524596000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    524596000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     83765618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     83765618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 83229.573219                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 83229.573219                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          528                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          528                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    487590000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    487590000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 84431.168831                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           84098960                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5807                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14482.342001                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        167537011                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       167537011                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73970198                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73970198                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73970198                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73970198                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16656025                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16656025                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16656025                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16656025                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1770932212467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1770932212467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1770932212467                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1770932212467                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90626223                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90626223                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90626223                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90626223                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.183788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.183788                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.183788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.183788                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 106323.820507                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106323.820507                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 106323.820507                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106323.820507                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     97422311                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       430212                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1071585                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5748                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.914217                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.845511                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6201750                       # number of writebacks
system.cpu3.dcache.writebacks::total          6201750                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10446031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10446031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10446031                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10446031                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6209994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6209994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6209994                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6209994                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 779968043583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 779968043583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 779968043583                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 779968043583                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068523                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068523                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068523                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068523                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6201750                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72236431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72236431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15368582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15368582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1625424271500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1625424271500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87605013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87605013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.175430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105762.800465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105762.800465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9272949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9272949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6095633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6095633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 766642595000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 766642595000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 125769.152277                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 125769.152277                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1733767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1733767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1287443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1287443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 145507940967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 145507940967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.426135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.426135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 113020.880122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113020.880122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1173082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1173082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114361                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114361                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13325448583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13325448583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037853                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037853                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116520.916947                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116520.916947                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3966                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3966                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    154244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    154244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 38891.578417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 38891.578417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          301                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          301                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3665                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3665                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    140814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    140814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003871                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003871                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38421.418827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38421.418827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945025                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945025                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1450                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1450                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     31449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     31449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       946475                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       946475                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 21689.310345                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21689.310345                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     30067500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30067500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 21011.530398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21011.530398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1019500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1019500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          361                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            361                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     66096497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     66096497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.781609                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.781609                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 51158.279412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 51158.279412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     64804497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     64804497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.781609                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.781609                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 50158.279412                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 50158.279412                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.478118                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82091878                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6210174                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.218934                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.478118                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191252593                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191252593                       # Number of data accesses
system.cpu0.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    30170166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24685405.080482                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       205500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    156975000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   713621207000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2443783500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102882985                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102882985                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102882985                       # number of overall hits
system.cpu0.icache.overall_hits::total      102882985                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447244                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447244                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447244                       # number of overall misses
system.cpu0.icache.overall_misses::total       447244                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11032179500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11032179500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11032179500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11032179500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103330229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103330229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103330229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103330229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004328                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004328                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004328                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004328                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24667.026276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24667.026276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24667.026276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24667.026276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.524390                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       403730                       # number of writebacks
system.cpu0.icache.writebacks::total           403730                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43493                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43493                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       403751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       403751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       403751                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       403751                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9892266000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9892266000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9892266000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9892266000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003907                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003907                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.replacements                403730                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102882985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102882985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11032179500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11032179500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103330229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103330229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24667.026276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24667.026276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       403751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       403751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9892266000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9892266000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24500.907738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999734                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103286981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           403784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           255.797607                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999734                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207064210                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207064210                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89528960                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89528960                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89528960                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89528960                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19283947                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19283947                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19283947                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19283947                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1983670755877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1983670755877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1983670755877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1983670755877                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108812907                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108812907                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108812907                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108812907                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177221                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 102866.428531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102866.428531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 102866.428531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102866.428531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    109506254                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       382377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1276536                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5133                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    85.783914                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.493863                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9569577                       # number of writebacks
system.cpu0.dcache.writebacks::total          9569577                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9707933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9707933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9707933                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9707933                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9576014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9576014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9576014                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9576014                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1102131574815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1102131574815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1102131574815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1102131574815                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088004                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9569577                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86550392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86550392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17843267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17843267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1833337138500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1833337138500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104393659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104393659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.170923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 102746.718888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102746.718888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8434960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8434960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9408307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9408307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1087026910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1087026910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 115539.056070                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115539.056070                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2978568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2978568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1440680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1440680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 150333617377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 150333617377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 104349.069451                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104349.069451                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1272973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1272973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167707                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167707                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15104664815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15104664815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90065.798178                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90065.798178                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8993                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8993                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    198248000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    198248000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22044.701434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22044.701434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5413                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5413                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3580                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3580                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    135190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    135190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37762.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37762.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1466656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1466656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     35090500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     35090500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1468243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1468243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22111.216131                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22111.216131                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1574                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1574                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21297.013977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21297.013977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3024                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3024                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     99301994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     99301994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124675                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124675                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32837.960979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32837.960979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     96272994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     96272994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124593                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124593                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31857.377234                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31857.377234                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986736                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102097273                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9576957                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.660722                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986736                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        233156787                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       233156787                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              344247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1187987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              754679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              632182                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              614366                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3536748                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             344247                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1187987                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1103                       # number of overall hits
system.l2.overall_hits::.cpu1.data             754679                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1076                       # number of overall hits
system.l2.overall_hits::.cpu2.data             632182                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1108                       # number of overall hits
system.l2.overall_hits::.cpu3.data             614366                       # number of overall hits
system.l2.overall_hits::total                 3536748                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8372647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7172532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6277276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5579974                       # number of demand (read+write) misses
system.l2.demand_misses::total               27476075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59491                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8372647                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4647                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7172532                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4841                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6277276                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4667                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5579974                       # number of overall misses
system.l2.overall_misses::total              27476075                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5115105917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1061183623785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    467070960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 945271895861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    501753460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 841187885100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    463762949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 751618578777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3605809676809                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5115105917                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1061183623785                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    467070960                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 945271895861                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    501753460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 841187885100                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    463762949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 751618578777                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3605809676809                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          403738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9560634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7927211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6909458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6194340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31012823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         403738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9560634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7927211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6909458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6194340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31012823                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.147351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.808174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.818151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.808139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.900818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.147351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.808174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.818151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.808139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.900818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85981.172228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126744.101810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100510.213041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 131790.544240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103646.655650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134005.241302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99370.676880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 134699.297663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131234.525922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85981.172228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126744.101810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100510.213041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 131790.544240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103646.655650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134005.241302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99370.676880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 134699.297663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131234.525922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           75053290                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4854932                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.459185                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54372947                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5181982                       # number of writebacks
system.l2.writebacks::total                   5181982                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         120795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         112403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         110547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            580                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         130407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              476300                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        120795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        112403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        110547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           580                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        130407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             476300                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8251852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7060129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6166729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5449567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26999775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8251852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7060129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6166729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5449567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     55414483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         82414258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4507215927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 968958539769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    385757463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 865539952278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    404706963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 770614281086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    381302954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 686754147736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3297545904176                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4507215927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 968958539769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    385757463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 865539952278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    404706963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 770614281086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    381302954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 686754147736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5953018561275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9250564465451                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.863107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.892505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.879766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.863107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.892505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.879766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.657425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117423.160252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 122595.486892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124963.214872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 126019.947591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122132.347554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117423.160252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 122595.486892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124963.214872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 126019.947591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107427.124445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112244.709713                       # average overall mshr miss latency
system.l2.replacements                      108864997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5513722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5513722                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           57                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             57                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5513779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5513779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           57                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           57                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24154588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24154588                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          246                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            246                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24154834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24154834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          246                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          246                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     55414483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       55414483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5953018561275                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5953018561275                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107427.124445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107427.124445                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             490                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             590                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6902                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19803                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20493987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     27903982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     13689494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     15405991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     77493454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.921249                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.914430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.918864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.915576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4359.495214                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4042.883512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3293.118595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3810.534504                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3913.217896                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          166                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          126                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          170                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             744                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6620                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3873                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19059                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    101234958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    151362911                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     89151472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     88327447                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    430076788                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.873627                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.883609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.886714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.880227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.881178                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22323.033738                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22864.488066                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22116.465393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22805.950684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22565.548455                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                241                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          918                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          950                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          829                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          767                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3464                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3262999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3244497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3540997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      4085499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14133992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          986                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1015                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          880                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          824                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.935961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.942045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.930825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.934953                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3554.465142                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3415.260000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4271.407720                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5326.595828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4080.251732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           107                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          895                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          926                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          799                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          737                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19572994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19928987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17621494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16975997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     74099472                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.907708                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.912315                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.907955                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.894417                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.906073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21869.267039                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21521.584233                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22054.435544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23033.917232                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22073.122431                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            63788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            26367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            27591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          97658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          80349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          81781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          80399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              340187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13332933249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11875660032                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12040613759                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12133344225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49382551265                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       161446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       107662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       108148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       107990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            485246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.604896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.746308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.756195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.744504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.701061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 136526.789910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 147800.968674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 147229.964894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 150914.118646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145162.958211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35974                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        37534                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        36855                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           150245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        43544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8534488872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7553954522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   7588742906                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7605264901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31282451201                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.357866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.412170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.409134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.403223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 147716.852534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 170229.961059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 171508.642529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 174657.011322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164694.755246                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        344247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             347534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5115105917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    467070960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    501753460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    463762949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6547693286                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       403738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         421180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.147351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.808174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.818151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.808139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85981.172228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100510.213041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103646.655650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99370.676880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88907.656709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          573                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          580                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4507215927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    385757463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    404706963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    381302954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5678983307                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.169756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79428.561736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1124199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       727366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       605815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       586775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3044155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8274989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7092183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6195495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5499575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27062242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1047850690536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 933396235829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 829147271341                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 739485234552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3549879432258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9399188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7819549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6801310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6086350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30106397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.910927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.903592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126628.650568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131609.158397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133830.673956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 134462.251092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131174.624492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80913                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        76429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73013                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        93552                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       323907                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8194076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7015754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6122482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5406023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26738335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 960424050897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 857985997756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 763025538180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 679148882835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3260584469668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.871786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.897207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.900192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.888221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117209.561017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122294.196426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124626.832415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125628.189676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121944.184994                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1353                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          941                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data         1010                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4435                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2628                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2155                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2229                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9161                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     70042817                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     47505865                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     47253876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     57508316                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    222310874                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3981                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3090                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         3239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13596                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.655813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.695469                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.688175                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.673801                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26652.517884                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22044.484919                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 21988.774314                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 25800.052041                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24267.096823                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          836                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          844                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          938                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         3747                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1319                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1305                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31898967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     28403495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     28093469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     27741491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    116137422                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.376539                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.401400                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.422330                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.398580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.398205                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21280.164777                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21534.112964                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21527.562452                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21488.374129                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21451.315478                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999754                       # Cycle average of tags in use
system.l2.tags.total_refs                   115152021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 108873243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.057671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.463420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.111036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.856236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.107220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.878375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.731683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.834866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.450545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594637507                       # Number of tag accesses
system.l2.tags.data_accesses                594637507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3792704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     528199296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     451920640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     394731456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        261568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     348839424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3515383232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5243649984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3792704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       260928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       261568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4575936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331650496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331650496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8253114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7061260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6167679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5450616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     54927863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            81932031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5182039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5182039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5296592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        737641559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           364123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        631116792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           364392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        551250880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           365285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        487161680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4909307505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7322868809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5296592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       364123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       364392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       365285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6390392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      463156977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463156977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      463156977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5296592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       737641559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          364123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       631116792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          364392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       551250880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          365285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       487161680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4909307505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7786025785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5159967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8190998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7032173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6136964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5422064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  54842214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000487861750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            93987674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4882406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    81932031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5182285                       # Number of write requests accepted
system.mem_ctrls.readBursts                  81932031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5182285                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 236122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5060364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4957579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4955440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4858157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4941798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5458541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5557416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5426565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5436478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5376500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5464601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5281530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4794218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4743237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4695958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4687527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            331029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           295159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           293016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4850720671436                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               408479545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6382518965186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59375.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78125.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 55365323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3252290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              81932031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5182285                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1878108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2386155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2401030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2556030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2508726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2589066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2626224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2713796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2744089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3017537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6358956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               18246604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               18135042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                5133135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3449015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2399474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1427955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 754571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 250007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 120389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 147820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 220046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 246745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 254322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 259966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 269239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 269630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 270818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 272097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 273257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 274144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 108196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  76348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  58832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  40715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  35765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  42675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  44707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  43246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  43320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  49189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  54457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  60098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  65162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  69036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  71233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  72350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  73197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  79137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    134                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28238270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.852531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.826794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.071452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10556784     37.38%     37.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10812054     38.29%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1867099      6.61%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2083302      7.38%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1618725      5.73%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       264567      0.94%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       161493      0.57%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       189739      0.67%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684507      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28238270                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     254.535038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.176732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.051971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        123991     38.63%     38.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       103723     32.32%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        34302     10.69%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        20454      6.37%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        13335      4.15%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         7144      2.23%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4603      1.43%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3238      1.01%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2521      0.79%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1888      0.59%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1459      0.45%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1140      0.36%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          829      0.26%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          618      0.19%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          452      0.14%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          372      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          263      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          199      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          141      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559          106      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           81      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           38      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.444323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           309565     96.45%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2908      0.91%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5367      1.67%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2076      0.65%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              720      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              203      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5228538176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15111808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330238464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5243649984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331666240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7301.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       461.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7322.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        60.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  716064986500                       # Total gap between requests
system.mem_ctrls.avgGap                       8219.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3792512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    524223872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    450059072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       260928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    392765696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       261568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    347012096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3509901696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330238464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5296323.728034570813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 732089794.857803463936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 364123.373519403976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 628517073.130109906197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 364391.505605942570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 548505654.110735297203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 365285.279227737919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 484609777.888589560986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4901652423.405274391174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 461185043.789680957794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8253114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7061260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6167679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5450616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     54927863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5182285                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2056330849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 625365719592                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    213815905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 571021043357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    232537882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 513310230784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    208979336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 459316067513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4210794239968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21020766642322                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34699.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75773.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52483.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     80866.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     57036.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     83225.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51132.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     84268.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76660.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4056273.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          99782613840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          53035717020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        289027549860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13262114700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      56525367600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     324516729720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1691710560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       837841803300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1170.063911                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1762808724                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23910900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 690391281776                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         101838648240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          54128517630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        294281240400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13672960020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      56525367600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     323387348250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2642768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       846476850780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1182.122939                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4247491728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23910900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 687906598772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    293816130.281690                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   725329948.189253                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2968417000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   632621209500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83443781000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     93658017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        93658017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     93658017                       # number of overall hits
system.cpu1.icache.overall_hits::total       93658017                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6263                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6263                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6263                       # number of overall misses
system.cpu1.icache.overall_misses::total         6263                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    528117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    528117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    528117499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    528117499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     93664280                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     93664280                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     93664280                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     93664280                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84323.407153                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84323.407153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84323.407153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84323.407153                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          842                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.545455                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5750                       # number of writebacks
system.cpu1.icache.writebacks::total             5750                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          513                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          513                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          513                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          513                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5750                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5750                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    490506499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    490506499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    490506499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    490506499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5750                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     93658017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       93658017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    528117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    528117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     93664280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     93664280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84323.407153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84323.407153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          513                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          513                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    490506499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    490506499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85305.478087                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           94609653                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5782                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16362.790211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        187334310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       187334310                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     83716511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        83716511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     83716511                       # number of overall hits
system.cpu1.dcache.overall_hits::total       83716511                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17463123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17463123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17463123                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17463123                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1870476902091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1870476902091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1870476902091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1870476902091                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101179634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101179634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101179634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101179634                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172595                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172595                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172595                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172595                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107110.102935                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107110.102935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107110.102935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107110.102935                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    103495785                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       408074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1141637                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5345                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.655598                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.346866                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7934223                       # number of writebacks
system.cpu1.dcache.writebacks::total          7934223                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9520366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9520366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9520366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9520366                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7942757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7942757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7942757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7942757                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 978497855723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 978497855723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 978497855723                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 978497855723                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.078502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.078502                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.078502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.078502                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7934223                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81998136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81998136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16170791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16170791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1728031531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1728031531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     98168927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     98168927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106861.286563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106861.286563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8345053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8345053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7825738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7825738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 965353827000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 965353827000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 123356.267102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123356.267102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1718375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1718375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1292332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1292332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 142445371091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 142445371091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110223.511521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110223.511521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1175313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1175313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13144028723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13144028723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038868                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038868                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112323.885207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112323.885207                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1444076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1444076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3986                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3986                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    151099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    151099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1448062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1448062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37907.425991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37907.425991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3679                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3679                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    135857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    135857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36927.833650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36927.833650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1445826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1445826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     36831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     36831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1447593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1447593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20844.086022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20844.086022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20136.103152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20136.103152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     68311997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     68311997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796186                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796186                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 51131.734281                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 51131.734281                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     66975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     66975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796186                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796186                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 50131.734281                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 50131.734281                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964401                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           94583715                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7940003                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.912302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964401                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        216093909                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       216093909                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30573593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10695761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25529872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       103683104                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         89340363                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23543                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29707                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          176                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           486541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          486541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        421194                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30152399                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13596                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13596                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1211220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28724620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23822812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20767042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18621006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93199026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51677952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1224333440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       736000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015131648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       757376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884889792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       739200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793349504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3971614912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       198257318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334686592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        230858846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              201123616     87.12%     87.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28185904     12.21%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 527940      0.23%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 803653      0.35%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 217732      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          230858846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64639872851                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10397321069                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9244644                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9323142439                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8936861                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14374550989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         605792155                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11920993900                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8901824                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
