
*** Running vivado
    with args -log nexys4DDR.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nexys4DDR.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source nexys4DDR.tcl -notrace
Command: synth_design -top nexys4DDR -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 313.078 ; gain = 106.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4DDR' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:22]
INFO: [Synth 8-638] synthesizing module 'receiver_top' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv:23]
	Parameter BAUD bound to: 9600 - type: integer 
	Parameter BAUD16 bound to: 153600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkenb' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 153600 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 651 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb' (1#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'receiver_fsm' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:63]
WARNING: [Synth 8-87] always_comb on 'next_reg' did not result in combinational logic [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:67]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:93]
INFO: [Synth 8-256] done synthesizing module 'receiver_fsm' (2#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'receiver_top' (3#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/dispctl.sv:24]
INFO: [Synth 8-638] synthesizing module 'clkenb__parameterized0' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 100000 - type: integer 
	Parameter DIVBITS bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkenb__parameterized0' (3#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv:20]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/lab01_7_segment.srcs/sources_1/new/counter.sv:16]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/lab01_7_segment.srcs/sources_1/new/counter.sv:16]
WARNING: [Synth 8-350] instance 'THR_B_COUNTER' of module 'counter' requires 5 connections, but only 4 given [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/dispctl.sv:43]
INFO: [Synth 8-638] synthesizing module 'mux8_parm' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:16]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux8_parm' (5#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:16]
INFO: [Synth 8-638] synthesizing module 'mux8_parm__parameterized0' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:16]
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux8_parm__parameterized0' (5#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/mux8_parm.sv:16]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/seven_seg.sv:17]
	Parameter BLANK bound to: 7'b1111111 
	Parameter ZERO bound to: 7'b1000000 
	Parameter ONE bound to: 7'b1111001 
	Parameter TWO bound to: 7'b0100100 
	Parameter THREE bound to: 7'b0110000 
	Parameter FOUR bound to: 7'b0011001 
	Parameter FIVE bound to: 7'b0010010 
	Parameter SIX bound to: 7'b0000010 
	Parameter SEVEN bound to: 7'b1111000 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
INFO: [Synth 8-226] default block is never used [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/seven_seg.sv:42]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (6#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/seven_seg.sv:17]
INFO: [Synth 8-638] synthesizing module 'decoder_3_8_en' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/decoder_3_8_en.sv:17]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_8_en' (7#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/decoder_3_8_en.sv:17]
INFO: [Synth 8-256] done synthesizing module 'dispctl' (8#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/lab01_7_segment/dispctl.sv:24]
WARNING: [Synth 8-689] width (1) of port connection 'd0' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd1' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd3' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd4' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd5' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd6' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'd7' does not match port width (4) of module 'dispctl' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:49]
INFO: [Synth 8-256] done synthesizing module 'nexys4DDR' (9#1) [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 350.293 ; gain = 143.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 350.293 ; gain = 143.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/constrs_1/imports/Lab 1 Reference Code + Requirements Checklist-20170829/nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 653.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver_fsm'
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restart_16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enb" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_reg' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'next_reg' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:67]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                SPUR_CHK |                              001 |                              001
               RECEIVING |                              010 |                              010
                FERR_CHK |                              011 |                              011
               FERR_SEEN |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'receiver_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_reg' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/watsongd/Desktop/491 Labs/DigitalDesign/Lab04/Lab04.srcs/sources_1/new/receiver_fsm.sv:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkenb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 7     
Module clkenb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module decoder_3_8_en 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "U_DISPCTL/U_ANODE_DISPLAY/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U_RECEIVER/U_BAUD_CLK/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_DISPCTL/U_CLKENB/enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "U_DISPCTL/U_DP_MUX/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design nexys4DDR has port DP driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 653.289 ; gain = 446.602

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 653.289 ; gain = 446.602

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    18|
|4     |LUT2   |     5|
|5     |LUT3   |    18|
|6     |LUT4   |    14|
|7     |LUT5   |    24|
|8     |LUT6   |    28|
|9     |MUXF7  |     1|
|10    |FDRE   |    44|
|11    |LD     |    11|
|12    |IBUF   |     3|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------+------+
|      |Instance          |Module                 |Cells |
+------+------------------+-----------------------+------+
|1     |top               |                       |   189|
|2     |  U_DISPCTL       |dispctl                |    74|
|3     |    THR_B_COUNTER |counter                |    14|
|4     |    U_CLKENB      |clkenb__parameterized0 |    60|
|5     |  U_RECEIVER      |receiver_top           |    93|
|6     |    U_BAUD_CLK    |clkenb                 |    27|
|7     |    U_FSM         |receiver_fsm           |    66|
+------+------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 653.289 ; gain = 114.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 653.289 ; gain = 446.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 653.289 ; gain = 420.234
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 653.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 10:50:53 2017...
