# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7106 \
    name A_0_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_0_val \
    op interface \
    ports { A_0_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7107 \
    name A_0_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_1_val \
    op interface \
    ports { A_0_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7108 \
    name A_0_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_2_val \
    op interface \
    ports { A_0_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7109 \
    name A_0_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_3_val \
    op interface \
    ports { A_0_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7110 \
    name A_0_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_4_val \
    op interface \
    ports { A_0_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7111 \
    name A_0_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_5_val \
    op interface \
    ports { A_0_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7112 \
    name A_0_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_6_val \
    op interface \
    ports { A_0_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7113 \
    name A_0_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_7_val \
    op interface \
    ports { A_0_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7114 \
    name A_0_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_8_val \
    op interface \
    ports { A_0_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7115 \
    name A_0_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_9_val \
    op interface \
    ports { A_0_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7116 \
    name A_0_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_10_val \
    op interface \
    ports { A_0_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7117 \
    name A_0_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_11_val \
    op interface \
    ports { A_0_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7118 \
    name A_0_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_12_val \
    op interface \
    ports { A_0_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7119 \
    name A_0_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_13_val \
    op interface \
    ports { A_0_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7120 \
    name A_0_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_14_val \
    op interface \
    ports { A_0_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7121 \
    name A_0_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_15_val \
    op interface \
    ports { A_0_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7122 \
    name A_0_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_16_val \
    op interface \
    ports { A_0_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7123 \
    name A_0_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_17_val \
    op interface \
    ports { A_0_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7124 \
    name A_0_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_18_val \
    op interface \
    ports { A_0_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7125 \
    name A_0_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_19_val \
    op interface \
    ports { A_0_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7126 \
    name A_0_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_20_val \
    op interface \
    ports { A_0_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7127 \
    name A_0_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_21_val \
    op interface \
    ports { A_0_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7128 \
    name A_0_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_22_val \
    op interface \
    ports { A_0_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7129 \
    name A_0_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_23_val \
    op interface \
    ports { A_0_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7130 \
    name A_0_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_24_val \
    op interface \
    ports { A_0_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7131 \
    name A_0_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_25_val \
    op interface \
    ports { A_0_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7132 \
    name A_0_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_26_val \
    op interface \
    ports { A_0_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7133 \
    name A_0_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_27_val \
    op interface \
    ports { A_0_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7134 \
    name A_0_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_28_val \
    op interface \
    ports { A_0_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7135 \
    name A_0_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_29_val \
    op interface \
    ports { A_0_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7136 \
    name A_0_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_30_val \
    op interface \
    ports { A_0_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7137 \
    name A_0_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_0_31_val \
    op interface \
    ports { A_0_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7138 \
    name A_1_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_0_val \
    op interface \
    ports { A_1_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7139 \
    name A_1_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_1_val \
    op interface \
    ports { A_1_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7140 \
    name A_1_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_2_val \
    op interface \
    ports { A_1_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7141 \
    name A_1_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_3_val \
    op interface \
    ports { A_1_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7142 \
    name A_1_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_4_val \
    op interface \
    ports { A_1_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7143 \
    name A_1_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_5_val \
    op interface \
    ports { A_1_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7144 \
    name A_1_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_6_val \
    op interface \
    ports { A_1_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7145 \
    name A_1_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_7_val \
    op interface \
    ports { A_1_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7146 \
    name A_1_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_8_val \
    op interface \
    ports { A_1_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7147 \
    name A_1_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_9_val \
    op interface \
    ports { A_1_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7148 \
    name A_1_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_10_val \
    op interface \
    ports { A_1_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7149 \
    name A_1_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_11_val \
    op interface \
    ports { A_1_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7150 \
    name A_1_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_12_val \
    op interface \
    ports { A_1_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7151 \
    name A_1_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_13_val \
    op interface \
    ports { A_1_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7152 \
    name A_1_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_14_val \
    op interface \
    ports { A_1_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7153 \
    name A_1_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_15_val \
    op interface \
    ports { A_1_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7154 \
    name A_1_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_16_val \
    op interface \
    ports { A_1_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7155 \
    name A_1_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_17_val \
    op interface \
    ports { A_1_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7156 \
    name A_1_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_18_val \
    op interface \
    ports { A_1_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7157 \
    name A_1_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_19_val \
    op interface \
    ports { A_1_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7158 \
    name A_1_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_20_val \
    op interface \
    ports { A_1_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7159 \
    name A_1_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_21_val \
    op interface \
    ports { A_1_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7160 \
    name A_1_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_22_val \
    op interface \
    ports { A_1_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7161 \
    name A_1_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_23_val \
    op interface \
    ports { A_1_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7162 \
    name A_1_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_24_val \
    op interface \
    ports { A_1_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7163 \
    name A_1_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_25_val \
    op interface \
    ports { A_1_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7164 \
    name A_1_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_26_val \
    op interface \
    ports { A_1_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7165 \
    name A_1_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_27_val \
    op interface \
    ports { A_1_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7166 \
    name A_1_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_28_val \
    op interface \
    ports { A_1_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7167 \
    name A_1_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_29_val \
    op interface \
    ports { A_1_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7168 \
    name A_1_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_30_val \
    op interface \
    ports { A_1_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7169 \
    name A_1_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_1_31_val \
    op interface \
    ports { A_1_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7170 \
    name A_2_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_0_val \
    op interface \
    ports { A_2_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7171 \
    name A_2_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_1_val \
    op interface \
    ports { A_2_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7172 \
    name A_2_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_2_val \
    op interface \
    ports { A_2_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7173 \
    name A_2_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_3_val \
    op interface \
    ports { A_2_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7174 \
    name A_2_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_4_val \
    op interface \
    ports { A_2_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7175 \
    name A_2_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_5_val \
    op interface \
    ports { A_2_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7176 \
    name A_2_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_6_val \
    op interface \
    ports { A_2_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7177 \
    name A_2_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_7_val \
    op interface \
    ports { A_2_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7178 \
    name A_2_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_8_val \
    op interface \
    ports { A_2_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7179 \
    name A_2_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_9_val \
    op interface \
    ports { A_2_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7180 \
    name A_2_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_10_val \
    op interface \
    ports { A_2_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7181 \
    name A_2_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_11_val \
    op interface \
    ports { A_2_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7182 \
    name A_2_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_12_val \
    op interface \
    ports { A_2_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7183 \
    name A_2_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_13_val \
    op interface \
    ports { A_2_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7184 \
    name A_2_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_14_val \
    op interface \
    ports { A_2_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7185 \
    name A_2_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_15_val \
    op interface \
    ports { A_2_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7186 \
    name A_2_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_16_val \
    op interface \
    ports { A_2_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7187 \
    name A_2_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_17_val \
    op interface \
    ports { A_2_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7188 \
    name A_2_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_18_val \
    op interface \
    ports { A_2_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7189 \
    name A_2_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_19_val \
    op interface \
    ports { A_2_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7190 \
    name A_2_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_20_val \
    op interface \
    ports { A_2_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7191 \
    name A_2_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_21_val \
    op interface \
    ports { A_2_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7192 \
    name A_2_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_22_val \
    op interface \
    ports { A_2_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7193 \
    name A_2_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_23_val \
    op interface \
    ports { A_2_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7194 \
    name A_2_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_24_val \
    op interface \
    ports { A_2_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7195 \
    name A_2_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_25_val \
    op interface \
    ports { A_2_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7196 \
    name A_2_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_26_val \
    op interface \
    ports { A_2_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7197 \
    name A_2_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_27_val \
    op interface \
    ports { A_2_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7198 \
    name A_2_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_28_val \
    op interface \
    ports { A_2_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7199 \
    name A_2_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_29_val \
    op interface \
    ports { A_2_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7200 \
    name A_2_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_30_val \
    op interface \
    ports { A_2_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7201 \
    name A_2_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_2_31_val \
    op interface \
    ports { A_2_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7202 \
    name A_3_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_0_val \
    op interface \
    ports { A_3_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7203 \
    name A_3_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_1_val \
    op interface \
    ports { A_3_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7204 \
    name A_3_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_2_val \
    op interface \
    ports { A_3_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7205 \
    name A_3_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_3_val \
    op interface \
    ports { A_3_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7206 \
    name A_3_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_4_val \
    op interface \
    ports { A_3_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7207 \
    name A_3_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_5_val \
    op interface \
    ports { A_3_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7208 \
    name A_3_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_6_val \
    op interface \
    ports { A_3_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7209 \
    name A_3_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_7_val \
    op interface \
    ports { A_3_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7210 \
    name A_3_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_8_val \
    op interface \
    ports { A_3_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7211 \
    name A_3_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_9_val \
    op interface \
    ports { A_3_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7212 \
    name A_3_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_10_val \
    op interface \
    ports { A_3_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7213 \
    name A_3_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_11_val \
    op interface \
    ports { A_3_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7214 \
    name A_3_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_12_val \
    op interface \
    ports { A_3_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7215 \
    name A_3_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_13_val \
    op interface \
    ports { A_3_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7216 \
    name A_3_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_14_val \
    op interface \
    ports { A_3_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7217 \
    name A_3_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_15_val \
    op interface \
    ports { A_3_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7218 \
    name A_3_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_16_val \
    op interface \
    ports { A_3_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7219 \
    name A_3_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_17_val \
    op interface \
    ports { A_3_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7220 \
    name A_3_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_18_val \
    op interface \
    ports { A_3_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7221 \
    name A_3_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_19_val \
    op interface \
    ports { A_3_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7222 \
    name A_3_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_20_val \
    op interface \
    ports { A_3_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7223 \
    name A_3_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_21_val \
    op interface \
    ports { A_3_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7224 \
    name A_3_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_22_val \
    op interface \
    ports { A_3_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7225 \
    name A_3_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_23_val \
    op interface \
    ports { A_3_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7226 \
    name A_3_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_24_val \
    op interface \
    ports { A_3_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7227 \
    name A_3_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_25_val \
    op interface \
    ports { A_3_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7228 \
    name A_3_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_26_val \
    op interface \
    ports { A_3_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7229 \
    name A_3_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_27_val \
    op interface \
    ports { A_3_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7230 \
    name A_3_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_28_val \
    op interface \
    ports { A_3_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7231 \
    name A_3_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_29_val \
    op interface \
    ports { A_3_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7232 \
    name A_3_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_30_val \
    op interface \
    ports { A_3_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7233 \
    name A_3_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_3_31_val \
    op interface \
    ports { A_3_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7234 \
    name A_4_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_0_val \
    op interface \
    ports { A_4_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7235 \
    name A_4_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_1_val \
    op interface \
    ports { A_4_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7236 \
    name A_4_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_2_val \
    op interface \
    ports { A_4_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7237 \
    name A_4_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_3_val \
    op interface \
    ports { A_4_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7238 \
    name A_4_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_4_val \
    op interface \
    ports { A_4_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7239 \
    name A_4_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_5_val \
    op interface \
    ports { A_4_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7240 \
    name A_4_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_6_val \
    op interface \
    ports { A_4_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7241 \
    name A_4_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_7_val \
    op interface \
    ports { A_4_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7242 \
    name A_4_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_8_val \
    op interface \
    ports { A_4_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7243 \
    name A_4_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_9_val \
    op interface \
    ports { A_4_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7244 \
    name A_4_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_10_val \
    op interface \
    ports { A_4_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7245 \
    name A_4_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_11_val \
    op interface \
    ports { A_4_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7246 \
    name A_4_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_12_val \
    op interface \
    ports { A_4_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7247 \
    name A_4_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_13_val \
    op interface \
    ports { A_4_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7248 \
    name A_4_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_14_val \
    op interface \
    ports { A_4_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7249 \
    name A_4_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_15_val \
    op interface \
    ports { A_4_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7250 \
    name A_4_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_16_val \
    op interface \
    ports { A_4_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7251 \
    name A_4_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_17_val \
    op interface \
    ports { A_4_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7252 \
    name A_4_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_18_val \
    op interface \
    ports { A_4_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7253 \
    name A_4_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_19_val \
    op interface \
    ports { A_4_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7254 \
    name A_4_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_20_val \
    op interface \
    ports { A_4_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7255 \
    name A_4_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_21_val \
    op interface \
    ports { A_4_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7256 \
    name A_4_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_22_val \
    op interface \
    ports { A_4_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7257 \
    name A_4_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_23_val \
    op interface \
    ports { A_4_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7258 \
    name A_4_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_24_val \
    op interface \
    ports { A_4_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7259 \
    name A_4_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_25_val \
    op interface \
    ports { A_4_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7260 \
    name A_4_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_26_val \
    op interface \
    ports { A_4_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7261 \
    name A_4_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_27_val \
    op interface \
    ports { A_4_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7262 \
    name A_4_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_28_val \
    op interface \
    ports { A_4_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7263 \
    name A_4_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_29_val \
    op interface \
    ports { A_4_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7264 \
    name A_4_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_30_val \
    op interface \
    ports { A_4_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7265 \
    name A_4_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_4_31_val \
    op interface \
    ports { A_4_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7266 \
    name A_5_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_0_val \
    op interface \
    ports { A_5_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7267 \
    name A_5_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_1_val \
    op interface \
    ports { A_5_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7268 \
    name A_5_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_2_val \
    op interface \
    ports { A_5_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7269 \
    name A_5_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_3_val \
    op interface \
    ports { A_5_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7270 \
    name A_5_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_4_val \
    op interface \
    ports { A_5_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7271 \
    name A_5_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_5_val \
    op interface \
    ports { A_5_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7272 \
    name A_5_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_6_val \
    op interface \
    ports { A_5_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7273 \
    name A_5_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_7_val \
    op interface \
    ports { A_5_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7274 \
    name A_5_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_8_val \
    op interface \
    ports { A_5_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7275 \
    name A_5_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_9_val \
    op interface \
    ports { A_5_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7276 \
    name A_5_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_10_val \
    op interface \
    ports { A_5_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7277 \
    name A_5_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_11_val \
    op interface \
    ports { A_5_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7278 \
    name A_5_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_12_val \
    op interface \
    ports { A_5_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7279 \
    name A_5_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_13_val \
    op interface \
    ports { A_5_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7280 \
    name A_5_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_14_val \
    op interface \
    ports { A_5_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7281 \
    name A_5_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_15_val \
    op interface \
    ports { A_5_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7282 \
    name A_5_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_16_val \
    op interface \
    ports { A_5_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7283 \
    name A_5_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_17_val \
    op interface \
    ports { A_5_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7284 \
    name A_5_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_18_val \
    op interface \
    ports { A_5_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7285 \
    name A_5_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_19_val \
    op interface \
    ports { A_5_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7286 \
    name A_5_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_20_val \
    op interface \
    ports { A_5_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7287 \
    name A_5_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_21_val \
    op interface \
    ports { A_5_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7288 \
    name A_5_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_22_val \
    op interface \
    ports { A_5_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7289 \
    name A_5_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_23_val \
    op interface \
    ports { A_5_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7290 \
    name A_5_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_24_val \
    op interface \
    ports { A_5_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7291 \
    name A_5_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_25_val \
    op interface \
    ports { A_5_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7292 \
    name A_5_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_26_val \
    op interface \
    ports { A_5_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7293 \
    name A_5_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_27_val \
    op interface \
    ports { A_5_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7294 \
    name A_5_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_28_val \
    op interface \
    ports { A_5_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7295 \
    name A_5_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_29_val \
    op interface \
    ports { A_5_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7296 \
    name A_5_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_30_val \
    op interface \
    ports { A_5_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7297 \
    name A_5_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_5_31_val \
    op interface \
    ports { A_5_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7298 \
    name A_6_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_0_val \
    op interface \
    ports { A_6_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7299 \
    name A_6_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_1_val \
    op interface \
    ports { A_6_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7300 \
    name A_6_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_2_val \
    op interface \
    ports { A_6_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7301 \
    name A_6_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_3_val \
    op interface \
    ports { A_6_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7302 \
    name A_6_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_4_val \
    op interface \
    ports { A_6_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7303 \
    name A_6_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_5_val \
    op interface \
    ports { A_6_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7304 \
    name A_6_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_6_val \
    op interface \
    ports { A_6_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7305 \
    name A_6_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_7_val \
    op interface \
    ports { A_6_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7306 \
    name A_6_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_8_val \
    op interface \
    ports { A_6_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7307 \
    name A_6_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_9_val \
    op interface \
    ports { A_6_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7308 \
    name A_6_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_10_val \
    op interface \
    ports { A_6_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7309 \
    name A_6_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_11_val \
    op interface \
    ports { A_6_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7310 \
    name A_6_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_12_val \
    op interface \
    ports { A_6_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7311 \
    name A_6_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_13_val \
    op interface \
    ports { A_6_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7312 \
    name A_6_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_14_val \
    op interface \
    ports { A_6_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7313 \
    name A_6_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_15_val \
    op interface \
    ports { A_6_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7314 \
    name A_6_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_16_val \
    op interface \
    ports { A_6_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7315 \
    name A_6_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_17_val \
    op interface \
    ports { A_6_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7316 \
    name A_6_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_18_val \
    op interface \
    ports { A_6_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7317 \
    name A_6_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_19_val \
    op interface \
    ports { A_6_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7318 \
    name A_6_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_20_val \
    op interface \
    ports { A_6_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7319 \
    name A_6_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_21_val \
    op interface \
    ports { A_6_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7320 \
    name A_6_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_22_val \
    op interface \
    ports { A_6_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7321 \
    name A_6_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_23_val \
    op interface \
    ports { A_6_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7322 \
    name A_6_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_24_val \
    op interface \
    ports { A_6_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7323 \
    name A_6_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_25_val \
    op interface \
    ports { A_6_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7324 \
    name A_6_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_26_val \
    op interface \
    ports { A_6_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7325 \
    name A_6_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_27_val \
    op interface \
    ports { A_6_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7326 \
    name A_6_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_28_val \
    op interface \
    ports { A_6_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7327 \
    name A_6_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_29_val \
    op interface \
    ports { A_6_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7328 \
    name A_6_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_30_val \
    op interface \
    ports { A_6_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7329 \
    name A_6_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_6_31_val \
    op interface \
    ports { A_6_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7330 \
    name A_7_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_0_val \
    op interface \
    ports { A_7_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7331 \
    name A_7_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_1_val \
    op interface \
    ports { A_7_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7332 \
    name A_7_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_2_val \
    op interface \
    ports { A_7_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7333 \
    name A_7_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_3_val \
    op interface \
    ports { A_7_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7334 \
    name A_7_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_4_val \
    op interface \
    ports { A_7_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7335 \
    name A_7_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_5_val \
    op interface \
    ports { A_7_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7336 \
    name A_7_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_6_val \
    op interface \
    ports { A_7_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7337 \
    name A_7_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_7_val \
    op interface \
    ports { A_7_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7338 \
    name A_7_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_8_val \
    op interface \
    ports { A_7_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7339 \
    name A_7_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_9_val \
    op interface \
    ports { A_7_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7340 \
    name A_7_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_10_val \
    op interface \
    ports { A_7_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7341 \
    name A_7_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_11_val \
    op interface \
    ports { A_7_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7342 \
    name A_7_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_12_val \
    op interface \
    ports { A_7_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7343 \
    name A_7_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_13_val \
    op interface \
    ports { A_7_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7344 \
    name A_7_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_14_val \
    op interface \
    ports { A_7_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7345 \
    name A_7_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_15_val \
    op interface \
    ports { A_7_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7346 \
    name A_7_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_16_val \
    op interface \
    ports { A_7_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7347 \
    name A_7_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_17_val \
    op interface \
    ports { A_7_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7348 \
    name A_7_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_18_val \
    op interface \
    ports { A_7_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7349 \
    name A_7_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_19_val \
    op interface \
    ports { A_7_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7350 \
    name A_7_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_20_val \
    op interface \
    ports { A_7_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7351 \
    name A_7_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_21_val \
    op interface \
    ports { A_7_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7352 \
    name A_7_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_22_val \
    op interface \
    ports { A_7_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7353 \
    name A_7_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_23_val \
    op interface \
    ports { A_7_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7354 \
    name A_7_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_24_val \
    op interface \
    ports { A_7_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7355 \
    name A_7_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_25_val \
    op interface \
    ports { A_7_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7356 \
    name A_7_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_26_val \
    op interface \
    ports { A_7_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7357 \
    name A_7_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_27_val \
    op interface \
    ports { A_7_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7358 \
    name A_7_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_28_val \
    op interface \
    ports { A_7_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7359 \
    name A_7_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_29_val \
    op interface \
    ports { A_7_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7360 \
    name A_7_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_30_val \
    op interface \
    ports { A_7_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7361 \
    name A_7_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_7_31_val \
    op interface \
    ports { A_7_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7362 \
    name A_8_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_0_val \
    op interface \
    ports { A_8_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7363 \
    name A_8_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_1_val \
    op interface \
    ports { A_8_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7364 \
    name A_8_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_2_val \
    op interface \
    ports { A_8_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7365 \
    name A_8_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_3_val \
    op interface \
    ports { A_8_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7366 \
    name A_8_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_4_val \
    op interface \
    ports { A_8_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7367 \
    name A_8_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_5_val \
    op interface \
    ports { A_8_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7368 \
    name A_8_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_6_val \
    op interface \
    ports { A_8_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7369 \
    name A_8_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_7_val \
    op interface \
    ports { A_8_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7370 \
    name A_8_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_8_val \
    op interface \
    ports { A_8_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7371 \
    name A_8_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_9_val \
    op interface \
    ports { A_8_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7372 \
    name A_8_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_10_val \
    op interface \
    ports { A_8_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7373 \
    name A_8_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_11_val \
    op interface \
    ports { A_8_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7374 \
    name A_8_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_12_val \
    op interface \
    ports { A_8_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7375 \
    name A_8_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_13_val \
    op interface \
    ports { A_8_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7376 \
    name A_8_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_14_val \
    op interface \
    ports { A_8_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7377 \
    name A_8_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_15_val \
    op interface \
    ports { A_8_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7378 \
    name A_8_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_16_val \
    op interface \
    ports { A_8_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7379 \
    name A_8_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_17_val \
    op interface \
    ports { A_8_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7380 \
    name A_8_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_18_val \
    op interface \
    ports { A_8_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7381 \
    name A_8_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_19_val \
    op interface \
    ports { A_8_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7382 \
    name A_8_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_20_val \
    op interface \
    ports { A_8_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7383 \
    name A_8_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_21_val \
    op interface \
    ports { A_8_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7384 \
    name A_8_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_22_val \
    op interface \
    ports { A_8_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7385 \
    name A_8_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_23_val \
    op interface \
    ports { A_8_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7386 \
    name A_8_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_24_val \
    op interface \
    ports { A_8_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7387 \
    name A_8_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_25_val \
    op interface \
    ports { A_8_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7388 \
    name A_8_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_26_val \
    op interface \
    ports { A_8_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7389 \
    name A_8_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_27_val \
    op interface \
    ports { A_8_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7390 \
    name A_8_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_28_val \
    op interface \
    ports { A_8_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7391 \
    name A_8_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_29_val \
    op interface \
    ports { A_8_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7392 \
    name A_8_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_30_val \
    op interface \
    ports { A_8_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7393 \
    name A_8_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_8_31_val \
    op interface \
    ports { A_8_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7394 \
    name A_9_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_0_val \
    op interface \
    ports { A_9_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7395 \
    name A_9_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_1_val \
    op interface \
    ports { A_9_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7396 \
    name A_9_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_2_val \
    op interface \
    ports { A_9_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7397 \
    name A_9_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_3_val \
    op interface \
    ports { A_9_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7398 \
    name A_9_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_4_val \
    op interface \
    ports { A_9_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7399 \
    name A_9_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_5_val \
    op interface \
    ports { A_9_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7400 \
    name A_9_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_6_val \
    op interface \
    ports { A_9_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7401 \
    name A_9_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_7_val \
    op interface \
    ports { A_9_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7402 \
    name A_9_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_8_val \
    op interface \
    ports { A_9_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7403 \
    name A_9_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_9_val \
    op interface \
    ports { A_9_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7404 \
    name A_9_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_10_val \
    op interface \
    ports { A_9_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7405 \
    name A_9_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_11_val \
    op interface \
    ports { A_9_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7406 \
    name A_9_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_12_val \
    op interface \
    ports { A_9_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7407 \
    name A_9_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_13_val \
    op interface \
    ports { A_9_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7408 \
    name A_9_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_14_val \
    op interface \
    ports { A_9_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7409 \
    name A_9_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_15_val \
    op interface \
    ports { A_9_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7410 \
    name A_9_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_16_val \
    op interface \
    ports { A_9_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7411 \
    name A_9_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_17_val \
    op interface \
    ports { A_9_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7412 \
    name A_9_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_18_val \
    op interface \
    ports { A_9_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7413 \
    name A_9_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_19_val \
    op interface \
    ports { A_9_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7414 \
    name A_9_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_20_val \
    op interface \
    ports { A_9_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7415 \
    name A_9_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_21_val \
    op interface \
    ports { A_9_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7416 \
    name A_9_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_22_val \
    op interface \
    ports { A_9_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7417 \
    name A_9_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_23_val \
    op interface \
    ports { A_9_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7418 \
    name A_9_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_24_val \
    op interface \
    ports { A_9_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7419 \
    name A_9_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_25_val \
    op interface \
    ports { A_9_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7420 \
    name A_9_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_26_val \
    op interface \
    ports { A_9_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7421 \
    name A_9_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_27_val \
    op interface \
    ports { A_9_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7422 \
    name A_9_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_28_val \
    op interface \
    ports { A_9_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7423 \
    name A_9_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_29_val \
    op interface \
    ports { A_9_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7424 \
    name A_9_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_30_val \
    op interface \
    ports { A_9_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7425 \
    name A_9_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_9_31_val \
    op interface \
    ports { A_9_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7426 \
    name A_10_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_0_val \
    op interface \
    ports { A_10_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7427 \
    name A_10_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_1_val \
    op interface \
    ports { A_10_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7428 \
    name A_10_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_2_val \
    op interface \
    ports { A_10_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7429 \
    name A_10_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_3_val \
    op interface \
    ports { A_10_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7430 \
    name A_10_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_4_val \
    op interface \
    ports { A_10_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7431 \
    name A_10_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_5_val \
    op interface \
    ports { A_10_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7432 \
    name A_10_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_6_val \
    op interface \
    ports { A_10_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7433 \
    name A_10_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_7_val \
    op interface \
    ports { A_10_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7434 \
    name A_10_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_8_val \
    op interface \
    ports { A_10_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7435 \
    name A_10_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_9_val \
    op interface \
    ports { A_10_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7436 \
    name A_10_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_10_val \
    op interface \
    ports { A_10_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7437 \
    name A_10_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_11_val \
    op interface \
    ports { A_10_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7438 \
    name A_10_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_12_val \
    op interface \
    ports { A_10_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7439 \
    name A_10_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_13_val \
    op interface \
    ports { A_10_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7440 \
    name A_10_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_14_val \
    op interface \
    ports { A_10_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7441 \
    name A_10_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_15_val \
    op interface \
    ports { A_10_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7442 \
    name A_10_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_16_val \
    op interface \
    ports { A_10_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7443 \
    name A_10_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_17_val \
    op interface \
    ports { A_10_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7444 \
    name A_10_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_18_val \
    op interface \
    ports { A_10_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7445 \
    name A_10_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_19_val \
    op interface \
    ports { A_10_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7446 \
    name A_10_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_20_val \
    op interface \
    ports { A_10_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7447 \
    name A_10_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_21_val \
    op interface \
    ports { A_10_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7448 \
    name A_10_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_22_val \
    op interface \
    ports { A_10_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7449 \
    name A_10_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_23_val \
    op interface \
    ports { A_10_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7450 \
    name A_10_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_24_val \
    op interface \
    ports { A_10_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7451 \
    name A_10_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_25_val \
    op interface \
    ports { A_10_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7452 \
    name A_10_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_26_val \
    op interface \
    ports { A_10_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7453 \
    name A_10_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_27_val \
    op interface \
    ports { A_10_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7454 \
    name A_10_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_28_val \
    op interface \
    ports { A_10_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7455 \
    name A_10_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_29_val \
    op interface \
    ports { A_10_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7456 \
    name A_10_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_30_val \
    op interface \
    ports { A_10_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7457 \
    name A_10_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_10_31_val \
    op interface \
    ports { A_10_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7458 \
    name A_11_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_0_val \
    op interface \
    ports { A_11_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7459 \
    name A_11_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_1_val \
    op interface \
    ports { A_11_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7460 \
    name A_11_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_2_val \
    op interface \
    ports { A_11_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7461 \
    name A_11_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_3_val \
    op interface \
    ports { A_11_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7462 \
    name A_11_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_4_val \
    op interface \
    ports { A_11_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7463 \
    name A_11_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_5_val \
    op interface \
    ports { A_11_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7464 \
    name A_11_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_6_val \
    op interface \
    ports { A_11_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7465 \
    name A_11_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_7_val \
    op interface \
    ports { A_11_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7466 \
    name A_11_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_8_val \
    op interface \
    ports { A_11_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7467 \
    name A_11_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_9_val \
    op interface \
    ports { A_11_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7468 \
    name A_11_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_10_val \
    op interface \
    ports { A_11_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7469 \
    name A_11_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_11_val \
    op interface \
    ports { A_11_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7470 \
    name A_11_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_12_val \
    op interface \
    ports { A_11_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7471 \
    name A_11_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_13_val \
    op interface \
    ports { A_11_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7472 \
    name A_11_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_14_val \
    op interface \
    ports { A_11_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7473 \
    name A_11_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_15_val \
    op interface \
    ports { A_11_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7474 \
    name A_11_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_16_val \
    op interface \
    ports { A_11_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7475 \
    name A_11_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_17_val \
    op interface \
    ports { A_11_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7476 \
    name A_11_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_18_val \
    op interface \
    ports { A_11_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7477 \
    name A_11_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_19_val \
    op interface \
    ports { A_11_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7478 \
    name A_11_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_20_val \
    op interface \
    ports { A_11_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7479 \
    name A_11_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_21_val \
    op interface \
    ports { A_11_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7480 \
    name A_11_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_22_val \
    op interface \
    ports { A_11_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7481 \
    name A_11_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_23_val \
    op interface \
    ports { A_11_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7482 \
    name A_11_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_24_val \
    op interface \
    ports { A_11_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7483 \
    name A_11_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_25_val \
    op interface \
    ports { A_11_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7484 \
    name A_11_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_26_val \
    op interface \
    ports { A_11_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7485 \
    name A_11_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_27_val \
    op interface \
    ports { A_11_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7486 \
    name A_11_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_28_val \
    op interface \
    ports { A_11_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7487 \
    name A_11_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_29_val \
    op interface \
    ports { A_11_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7488 \
    name A_11_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_30_val \
    op interface \
    ports { A_11_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7489 \
    name A_11_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_11_31_val \
    op interface \
    ports { A_11_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7490 \
    name A_12_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_0_val \
    op interface \
    ports { A_12_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7491 \
    name A_12_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_1_val \
    op interface \
    ports { A_12_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7492 \
    name A_12_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_2_val \
    op interface \
    ports { A_12_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7493 \
    name A_12_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_3_val \
    op interface \
    ports { A_12_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7494 \
    name A_12_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_4_val \
    op interface \
    ports { A_12_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7495 \
    name A_12_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_5_val \
    op interface \
    ports { A_12_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7496 \
    name A_12_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_6_val \
    op interface \
    ports { A_12_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7497 \
    name A_12_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_7_val \
    op interface \
    ports { A_12_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7498 \
    name A_12_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_8_val \
    op interface \
    ports { A_12_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7499 \
    name A_12_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_9_val \
    op interface \
    ports { A_12_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7500 \
    name A_12_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_10_val \
    op interface \
    ports { A_12_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7501 \
    name A_12_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_11_val \
    op interface \
    ports { A_12_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7502 \
    name A_12_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_12_val \
    op interface \
    ports { A_12_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7503 \
    name A_12_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_13_val \
    op interface \
    ports { A_12_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7504 \
    name A_12_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_14_val \
    op interface \
    ports { A_12_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7505 \
    name A_12_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_15_val \
    op interface \
    ports { A_12_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7506 \
    name A_12_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_16_val \
    op interface \
    ports { A_12_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7507 \
    name A_12_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_17_val \
    op interface \
    ports { A_12_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7508 \
    name A_12_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_18_val \
    op interface \
    ports { A_12_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7509 \
    name A_12_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_19_val \
    op interface \
    ports { A_12_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7510 \
    name A_12_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_20_val \
    op interface \
    ports { A_12_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7511 \
    name A_12_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_21_val \
    op interface \
    ports { A_12_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7512 \
    name A_12_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_22_val \
    op interface \
    ports { A_12_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7513 \
    name A_12_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_23_val \
    op interface \
    ports { A_12_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7514 \
    name A_12_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_24_val \
    op interface \
    ports { A_12_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7515 \
    name A_12_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_25_val \
    op interface \
    ports { A_12_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7516 \
    name A_12_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_26_val \
    op interface \
    ports { A_12_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7517 \
    name A_12_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_27_val \
    op interface \
    ports { A_12_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7518 \
    name A_12_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_28_val \
    op interface \
    ports { A_12_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7519 \
    name A_12_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_29_val \
    op interface \
    ports { A_12_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7520 \
    name A_12_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_30_val \
    op interface \
    ports { A_12_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7521 \
    name A_12_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_12_31_val \
    op interface \
    ports { A_12_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7522 \
    name A_13_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_0_val \
    op interface \
    ports { A_13_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7523 \
    name A_13_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_1_val \
    op interface \
    ports { A_13_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7524 \
    name A_13_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_2_val \
    op interface \
    ports { A_13_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7525 \
    name A_13_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_3_val \
    op interface \
    ports { A_13_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7526 \
    name A_13_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_4_val \
    op interface \
    ports { A_13_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7527 \
    name A_13_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_5_val \
    op interface \
    ports { A_13_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7528 \
    name A_13_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_6_val \
    op interface \
    ports { A_13_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7529 \
    name A_13_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_7_val \
    op interface \
    ports { A_13_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7530 \
    name A_13_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_8_val \
    op interface \
    ports { A_13_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7531 \
    name A_13_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_9_val \
    op interface \
    ports { A_13_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7532 \
    name A_13_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_10_val \
    op interface \
    ports { A_13_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7533 \
    name A_13_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_11_val \
    op interface \
    ports { A_13_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7534 \
    name A_13_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_12_val \
    op interface \
    ports { A_13_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7535 \
    name A_13_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_13_val \
    op interface \
    ports { A_13_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7536 \
    name A_13_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_14_val \
    op interface \
    ports { A_13_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7537 \
    name A_13_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_15_val \
    op interface \
    ports { A_13_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7538 \
    name A_13_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_16_val \
    op interface \
    ports { A_13_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7539 \
    name A_13_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_17_val \
    op interface \
    ports { A_13_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7540 \
    name A_13_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_18_val \
    op interface \
    ports { A_13_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7541 \
    name A_13_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_19_val \
    op interface \
    ports { A_13_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7542 \
    name A_13_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_20_val \
    op interface \
    ports { A_13_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7543 \
    name A_13_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_21_val \
    op interface \
    ports { A_13_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7544 \
    name A_13_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_22_val \
    op interface \
    ports { A_13_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7545 \
    name A_13_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_23_val \
    op interface \
    ports { A_13_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7546 \
    name A_13_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_24_val \
    op interface \
    ports { A_13_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7547 \
    name A_13_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_25_val \
    op interface \
    ports { A_13_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7548 \
    name A_13_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_26_val \
    op interface \
    ports { A_13_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7549 \
    name A_13_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_27_val \
    op interface \
    ports { A_13_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7550 \
    name A_13_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_28_val \
    op interface \
    ports { A_13_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7551 \
    name A_13_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_29_val \
    op interface \
    ports { A_13_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7552 \
    name A_13_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_30_val \
    op interface \
    ports { A_13_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7553 \
    name A_13_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_13_31_val \
    op interface \
    ports { A_13_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7554 \
    name A_14_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_0_val \
    op interface \
    ports { A_14_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7555 \
    name A_14_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_1_val \
    op interface \
    ports { A_14_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7556 \
    name A_14_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_2_val \
    op interface \
    ports { A_14_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7557 \
    name A_14_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_3_val \
    op interface \
    ports { A_14_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7558 \
    name A_14_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_4_val \
    op interface \
    ports { A_14_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7559 \
    name A_14_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_5_val \
    op interface \
    ports { A_14_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7560 \
    name A_14_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_6_val \
    op interface \
    ports { A_14_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7561 \
    name A_14_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_7_val \
    op interface \
    ports { A_14_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7562 \
    name A_14_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_8_val \
    op interface \
    ports { A_14_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7563 \
    name A_14_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_9_val \
    op interface \
    ports { A_14_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7564 \
    name A_14_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_10_val \
    op interface \
    ports { A_14_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7565 \
    name A_14_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_11_val \
    op interface \
    ports { A_14_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7566 \
    name A_14_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_12_val \
    op interface \
    ports { A_14_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7567 \
    name A_14_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_13_val \
    op interface \
    ports { A_14_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7568 \
    name A_14_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_14_val \
    op interface \
    ports { A_14_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7569 \
    name A_14_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_15_val \
    op interface \
    ports { A_14_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7570 \
    name A_14_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_16_val \
    op interface \
    ports { A_14_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7571 \
    name A_14_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_17_val \
    op interface \
    ports { A_14_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7572 \
    name A_14_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_18_val \
    op interface \
    ports { A_14_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7573 \
    name A_14_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_19_val \
    op interface \
    ports { A_14_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7574 \
    name A_14_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_20_val \
    op interface \
    ports { A_14_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7575 \
    name A_14_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_21_val \
    op interface \
    ports { A_14_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7576 \
    name A_14_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_22_val \
    op interface \
    ports { A_14_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7577 \
    name A_14_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_23_val \
    op interface \
    ports { A_14_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7578 \
    name A_14_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_24_val \
    op interface \
    ports { A_14_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7579 \
    name A_14_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_25_val \
    op interface \
    ports { A_14_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7580 \
    name A_14_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_26_val \
    op interface \
    ports { A_14_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7581 \
    name A_14_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_27_val \
    op interface \
    ports { A_14_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7582 \
    name A_14_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_28_val \
    op interface \
    ports { A_14_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7583 \
    name A_14_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_29_val \
    op interface \
    ports { A_14_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7584 \
    name A_14_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_30_val \
    op interface \
    ports { A_14_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7585 \
    name A_14_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_14_31_val \
    op interface \
    ports { A_14_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7586 \
    name A_15_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_0_val \
    op interface \
    ports { A_15_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7587 \
    name A_15_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_1_val \
    op interface \
    ports { A_15_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7588 \
    name A_15_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_2_val \
    op interface \
    ports { A_15_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7589 \
    name A_15_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_3_val \
    op interface \
    ports { A_15_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7590 \
    name A_15_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_4_val \
    op interface \
    ports { A_15_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7591 \
    name A_15_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_5_val \
    op interface \
    ports { A_15_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7592 \
    name A_15_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_6_val \
    op interface \
    ports { A_15_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7593 \
    name A_15_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_7_val \
    op interface \
    ports { A_15_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7594 \
    name A_15_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_8_val \
    op interface \
    ports { A_15_8_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7595 \
    name A_15_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_9_val \
    op interface \
    ports { A_15_9_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7596 \
    name A_15_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_10_val \
    op interface \
    ports { A_15_10_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7597 \
    name A_15_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_11_val \
    op interface \
    ports { A_15_11_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7598 \
    name A_15_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_12_val \
    op interface \
    ports { A_15_12_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7599 \
    name A_15_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_13_val \
    op interface \
    ports { A_15_13_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7600 \
    name A_15_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_14_val \
    op interface \
    ports { A_15_14_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7601 \
    name A_15_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_15_val \
    op interface \
    ports { A_15_15_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7602 \
    name A_15_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_16_val \
    op interface \
    ports { A_15_16_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7603 \
    name A_15_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_17_val \
    op interface \
    ports { A_15_17_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7604 \
    name A_15_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_18_val \
    op interface \
    ports { A_15_18_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7605 \
    name A_15_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_19_val \
    op interface \
    ports { A_15_19_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7606 \
    name A_15_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_20_val \
    op interface \
    ports { A_15_20_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7607 \
    name A_15_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_21_val \
    op interface \
    ports { A_15_21_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7608 \
    name A_15_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_22_val \
    op interface \
    ports { A_15_22_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7609 \
    name A_15_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_23_val \
    op interface \
    ports { A_15_23_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7610 \
    name A_15_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_24_val \
    op interface \
    ports { A_15_24_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7611 \
    name A_15_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_25_val \
    op interface \
    ports { A_15_25_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7612 \
    name A_15_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_26_val \
    op interface \
    ports { A_15_26_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7613 \
    name A_15_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_27_val \
    op interface \
    ports { A_15_27_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7614 \
    name A_15_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_28_val \
    op interface \
    ports { A_15_28_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7615 \
    name A_15_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_29_val \
    op interface \
    ports { A_15_29_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7616 \
    name A_15_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_30_val \
    op interface \
    ports { A_15_30_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7617 \
    name A_15_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A_15_31_val \
    op interface \
    ports { A_15_31_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7618 \
    name col_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_col_val \
    op interface \
    ports { col_val { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7619 \
    name B_1_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_0_val \
    op interface \
    ports { B_1_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7620 \
    name B_1_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_1_val \
    op interface \
    ports { B_1_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7621 \
    name B_1_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_2_val \
    op interface \
    ports { B_1_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7622 \
    name B_1_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_3_val \
    op interface \
    ports { B_1_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7623 \
    name B_1_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_4_val \
    op interface \
    ports { B_1_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7624 \
    name B_1_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_5_val \
    op interface \
    ports { B_1_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7625 \
    name B_1_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_6_val \
    op interface \
    ports { B_1_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7626 \
    name B_1_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_1_7_val \
    op interface \
    ports { B_1_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7627 \
    name B_2_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_0_val \
    op interface \
    ports { B_2_0_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7628 \
    name B_2_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_1_val \
    op interface \
    ports { B_2_1_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7629 \
    name B_2_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_2_val \
    op interface \
    ports { B_2_2_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7630 \
    name B_2_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_3_val \
    op interface \
    ports { B_2_3_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7631 \
    name B_2_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_4_val \
    op interface \
    ports { B_2_4_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7632 \
    name B_2_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_5_val \
    op interface \
    ports { B_2_5_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7633 \
    name B_2_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_6_val \
    op interface \
    ports { B_2_6_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7634 \
    name B_2_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_2_7_val \
    op interface \
    ports { B_2_7_val { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 12 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


