##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for KEY_1(0)_PAD
		4.6::Critical Path Report for UART_LINUX_0_IntClock
		4.7::Critical Path Report for UART_STIM_0_IntClock
		4.8::Critical Path Report for UART_STIM_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LINUX_0_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (UART_LINUX_0_IntClock:R vs. UART_LINUX_0_IntClock:R)
		5.5::Critical Path Report for (UART_STIM_0_IntClock:R vs. UART_STIM_0_IntClock:R)
		5.6::Critical Path Report for (UART_STIM_1_IntClock:R vs. UART_STIM_1_IntClock:R)
		5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.8::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.10::Critical Path Report for (KEY_1(0)_PAD:R vs. KEY_1(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_SAR_1_theACLK          | N/A                    | Target: 1.60 MHz    | 
Clock: ADC_SAR_1_theACLK(routed)  | N/A                    | Target: 1.60 MHz    | 
Clock: ADC_SAR_2_theACLK          | N/A                    | Target: 1.60 MHz    | 
Clock: ADC_SAR_2_theACLK(routed)  | N/A                    | Target: 1.60 MHz    | 
Clock: Clock_1                    | Frequency: 69.87 MHz   | Target: 0.01 MHz    | 
Clock: Clock_2                    | Frequency: 43.23 MHz   | Target: 0.01 MHz    | 
Clock: Clock_3                    | Frequency: 68.06 MHz   | Target: 0.01 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 56.27 MHz   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz   | 
Clock: CyILO                      | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                      | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz   | 
Clock: CyScBoostClk               | N/A                    | Target: 12.00 MHz   | 
Clock: KEY_1(0)_PAD               | Frequency: 100.64 MHz  | Target: 100.00 MHz  | 
Clock: UART_LINUX_0_IntClock      | Frequency: 51.80 MHz   | Target: 0.46 MHz    | 
Clock: UART_STIM_0_IntClock       | Frequency: 53.27 MHz   | Target: 0.46 MHz    | 
Clock: UART_STIM_1_IntClock       | Frequency: 50.30 MHz   | Target: 0.46 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                1e+008           99985687    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                1e+008           99976870    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3                Clock_3                1e+008           99985307    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                41666.7          23895       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3                41666.7          27512       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_LINUX_0_IntClock  41666.7          25198       N/A              N/A         N/A              N/A         N/A              N/A         
KEY_1(0)_PAD           KEY_1(0)_PAD           10000            64          N/A              N/A         N/A              N/A         N/A              N/A         
UART_LINUX_0_IntClock  UART_LINUX_0_IntClock  2.16667e+006     2147360     N/A              N/A         N/A              N/A         N/A              N/A         
UART_STIM_0_IntClock   UART_STIM_0_IntClock   2.16667e+006     2147893     N/A              N/A         N/A              N/A         N/A              N/A         
UART_STIM_1_IntClock   UART_STIM_1_IntClock   2.16667e+006     2146785     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase        
----------------  ------------  ----------------------  
KEY_2(0)_PAD      2829          KEY_1(0)_PAD:R          
SAIO_0(0)_PAD:in  24345         UART_STIM_1_IntClock:R  
SDIO_0(0)_PAD:in  26618         UART_STIM_0_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase         
-----------------------  ------------  -----------------------  
BUZZER(0)_PAD            23908         Clock_1:R                
LED_B(0)_PAD             39973         KEY_1(0)_PAD:R           
LED_G(0)_PAD             39420         KEY_1(0)_PAD:R           
LED_R(0)_PAD             43046         KEY_1(0)_PAD:R           
MODX_1_TXD(0)_PAD        31130         Clock_2:R                
MODX_2_TXD(0)_PAD        30113         Clock_2:R                
MODX_3_TXD(0)_PAD        30489         Clock_2:R                
SAIO_1(0)_PAD            31959         UART_STIM_1_IntClock:R   
SDIO_1(0)_PAD            30059         UART_STIM_0_IntClock:R   
UART_LINUX_0_TXD(0)_PAD  46472         UART_LINUX_0_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 69.87 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99985687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13813
-------------------------------------   ----- 
End-of-path arrival time (ps)           13813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell160    1250   1250  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell50     6953   8203  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell50     3350  11553  99985687  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell13   2260  13813  99985687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell13       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 43.23 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99976870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell14  10920  12170  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell14   3350  15520  99976870  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2250  17770  99976870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 68.06 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 99985307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_is_active/main_2  macrocell1    3970   5220  99985307  RISE       1
AMuxHw_1_Decoder_is_active/q       macrocell1    3350   8570  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell56   2613  11183  99985307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.27 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14301
-------------------------------------   ----- 
End-of-path arrival time (ps)           14301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5657   8653  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  12003  23895  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  14301  23895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for KEY_1(0)_PAD
******************************************
Clock: KEY_1(0)_PAD
Frequency: 100.64 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_0/q
Path End       : LED_BUS_2/main_2
Capture Clock  : LED_BUS_2/clock_0
Path slack     : 64p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        6426
-------------------------------------   ----- 
End-of-path arrival time (ps)           22987
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_0/q       macrocell65   1250  17811     64  RISE       1
LED_BUS_2/main_2  macrocell63   5176  22987     64  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_LINUX_0_IntClock
***************************************************
Clock: UART_LINUX_0_IntClock
Frequency: 51.80 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147360p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q                      macrocell130     1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/main_1           macrocell35      3975   5225  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/q                macrocell35      3350   8575  2147360  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   4542  13117  2147360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_STIM_0_IntClock
**************************************************
Clock: UART_STIM_0_IntClock
Frequency: 53.27 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13414
-------------------------------------   ----- 
End-of-path arrival time (ps)           13414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q     macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell30    6499   7749  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell30    3350  11099  2147893  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell     2315  13414  2147893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for UART_STIM_1_IntClock
**************************************************
Clock: UART_STIM_1_IntClock
Frequency: 50.30 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q     macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell46    7604   8854  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell46    3350  12204  2146785  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell     2318  14522  2146785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LINUX_0_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12998
-------------------------------------   ----- 
End-of-path arrival time (ps)           12998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb                          iocell55         1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_postpoll\/main_0         macrocell39      6225   7339  25198  RISE       1
\UART_LINUX_0:BUART:rx_postpoll\/q              macrocell39      3350  10689  25198  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2309  12998  25198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 27512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0        macrocell56    2613  10645  27512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14301
-------------------------------------   ----- 
End-of-path arrival time (ps)           14301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5657   8653  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  12003  23895  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  14301  23895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (UART_LINUX_0_IntClock:R vs. UART_LINUX_0_IntClock:R)
***********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147360p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q                      macrocell130     1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/main_1           macrocell35      3975   5225  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/q                macrocell35      3350   8575  2147360  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   4542  13117  2147360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1


5.5::Critical Path Report for (UART_STIM_0_IntClock:R vs. UART_STIM_0_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13414
-------------------------------------   ----- 
End-of-path arrival time (ps)           13414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q     macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell30    6499   7749  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell30    3350  11099  2147893  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell     2315  13414  2147893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_STIM_1_IntClock:R vs. UART_STIM_1_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q     macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell46    7604   8854  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell46    3350  12204  2146785  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell     2318  14522  2146785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.7::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99985687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13813
-------------------------------------   ----- 
End-of-path arrival time (ps)           13813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell160    1250   1250  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell50     6953   8203  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell50     3350  11553  99985687  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell13   2260  13813  99985687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell13       0      0  RISE       1


5.8::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 99985307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_is_active/main_2  macrocell1    3970   5220  99985307  RISE       1
AMuxHw_1_Decoder_is_active/q       macrocell1    3350   8570  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell56   2613  11183  99985307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1


5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99976870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell14  10920  12170  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell14   3350  15520  99976870  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2250  17770  99976870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.10::Critical Path Report for (KEY_1(0)_PAD:R vs. KEY_1(0)_PAD:R)
******************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_0/q
Path End       : LED_BUS_2/main_2
Capture Clock  : LED_BUS_2/clock_0
Path slack     : 64p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        6426
-------------------------------------   ----- 
End-of-path arrival time (ps)           22987
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_0/q       macrocell65   1250  17811     64  RISE       1
LED_BUS_2/main_2  macrocell63   5176  22987     64  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_0/q
Path End       : LED_BUS_2/main_2
Capture Clock  : LED_BUS_2/clock_0
Path slack     : 64p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        6426
-------------------------------------   ----- 
End-of-path arrival time (ps)           22987
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_0/q       macrocell65   1250  17811     64  RISE       1
LED_BUS_2/main_2  macrocell63   5176  22987     64  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_0/q
Path End       : LED_BUS_1/main_1
Capture Clock  : LED_BUS_1/clock_0
Path slack     : 64p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        6426
-------------------------------------   ----- 
End-of-path arrival time (ps)           22987
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_0/q       macrocell65   1250  17811     64  RISE       1
LED_BUS_1/main_1  macrocell64   5176  22987     64  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_1/clock_0                                 macrocell64   8745  16561  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_0/q
Path End       : LED_BUS_0/main_0
Capture Clock  : LED_BUS_0/clock_0
Path slack     : 64p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        6426
-------------------------------------   ----- 
End-of-path arrival time (ps)           22987
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_0/q       macrocell65   1250  17811     64  RISE       1
LED_BUS_0/main_0  macrocell65   5176  22987     64  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_0/clock_0                                 macrocell65   8745  16561  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_1/q
Path End       : LED_BUS_2/main_1
Capture Clock  : LED_BUS_2/clock_0
Path slack     : 1540p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        4950
-------------------------------------   ----- 
End-of-path arrival time (ps)           21510
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_1/clock_0                                 macrocell64   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_1/q       macrocell64   1250  17811   1540  RISE       1
LED_BUS_2/main_1  macrocell63   3700  21510   1540  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_1/q
Path End       : LED_BUS_1/main_0
Capture Clock  : LED_BUS_1/clock_0
Path slack     : 1540p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        4950
-------------------------------------   ----- 
End-of-path arrival time (ps)           21510
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_1/clock_0                                 macrocell64   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_1/q       macrocell64   1250  17811   1540  RISE       1
LED_BUS_1/main_0  macrocell64   3700  21510   1540  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_1/clock_0                                 macrocell64   8745  16561  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LED_BUS_2/q
Path End       : LED_BUS_2/main_0
Capture Clock  : LED_BUS_2/clock_0
Path slack     : 1930p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       16561
+ Cycle adjust (KEY_1(0)_PAD:R#1 vs. KEY_1(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           23051

Launch Clock Arrival Time                       0
+ Clock path delay                      16561
+ Data path delay                        4560
-------------------------------------   ----- 
End-of-path arrival time (ps)           21120
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
LED_BUS_2/q       macrocell63   1250  17811   1930  RISE       1
LED_BUS_2/main_0  macrocell63   3310  21120   1930  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
KEY_1(0)_PAD                                      Basic_Setup      0      0  RISE       1
KEY_1(0)/pad_in                                   iocell41         0      0  RISE       1
KEY_1(0)/fb                                       iocell41      7816   7816  RISE       1
LED_BUS_2/clock_0                                 macrocell63   8745  16561  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14301
-------------------------------------   ----- 
End-of-path arrival time (ps)           14301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell52        2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell23     5657   8653  23895  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell23     3350  12003  23895  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2298  14301  23895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24144p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell49        2485   2485  24144  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell7      5926   8411  24144  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell7      3350  11761  24144  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  14052  24144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25079p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13118
-------------------------------------   ----- 
End-of-path arrival time (ps)           13118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                               iocell51        2051   2051  25079  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/main_0         macrocell15     5460   7511  25079  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/q              macrocell15     3350  10861  25079  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2257  13118  25079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25198p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12998
-------------------------------------   ----- 
End-of-path arrival time (ps)           12998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb                          iocell55         1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_postpoll\/main_0         macrocell39      6225   7339  25198  RISE       1
\UART_LINUX_0:BUART:rx_postpoll\/q              macrocell39      3350  10689  25198  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2309  12998  25198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 26960p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11197
-------------------------------------   ----- 
End-of-path arrival time (ps)           11197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell52       2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_5  macrocell105   8201  11197  26960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 27512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0        macrocell56    2613  10645  27512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 27512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0        macrocell57    2613  10645  27512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell57         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 27512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_0        macrocell58    2613  10645  27512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell58         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_6/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_6/clock_0
Path slack     : 27512p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_6/main_0        macrocell61    2613  10645  27512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_6/clock_0                         macrocell61         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 27521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0        macrocell55    2603  10636  27521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell55         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_4/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_4/clock_0
Path slack     : 27521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_4/main_0        macrocell59    2603  10636  27521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_4/clock_0                         macrocell59         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_5/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_5/clock_0
Path slack     : 27521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_5/main_0        macrocell60    2603  10636  27521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_5/clock_0                         macrocell60         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_one_hot_7/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_7/clock_0
Path slack     : 27521p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10636
-------------------------------------   ----- 
End-of-path arrival time (ps)           10636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_is_active/main_3        macrocell1     2632   4682  27512  RISE       1
AMuxHw_1_Decoder_is_active/q             macrocell1     3350   8032  27512  RISE       1
AMuxHw_1_Decoder_one_hot_7/main_0        macrocell62    2603  10636  27521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_7/clock_0                         macrocell62         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 27524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_0        macrocell168   2915  10633  27524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell168        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 27524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_0        macrocell169   2915  10633  27524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell169        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_4/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_4/clock_0
Path slack     : 27524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_4/main_0        macrocell171   2915  10633  27524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_4/clock_0                         macrocell171        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_5/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_5/clock_0
Path slack     : 27524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_5/main_0        macrocell172   2915  10633  27524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_5/clock_0                         macrocell172        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 27552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_0        macrocell167   2887  10605  27552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell167        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 27552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_0        macrocell170   2887  10605  27552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell170        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_6/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_6/clock_0
Path slack     : 27552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_6/main_0        macrocell173   2887  10605  27552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_6/clock_0                         macrocell173        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_one_hot_7/main_0
Capture Clock  : AMuxHw_2_Decoder_one_hot_7/clock_0
Path slack     : 27552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_is_active/main_3        macrocell51    2318   4368  27524  RISE       1
AMuxHw_2_Decoder_is_active/q             macrocell51    3350   7718  27524  RISE       1
AMuxHw_2_Decoder_one_hot_7/main_0        macrocell174   2887  10605  27552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_7/clock_0                         macrocell174        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 27885p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10272
-------------------------------------   ----- 
End-of-path arrival time (ps)           10272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell52       2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_5  macrocell102   7276  10272  27885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 27885p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10272
-------------------------------------   ----- 
End-of-path arrival time (ps)           10272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                        iocell52       2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_5  macrocell110   7276  10272  27885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 29504p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell52       2996   2996  23895  RISE       1
MODIN9_1/main_2   macrocell108   5657   8653  29504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 29504p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell52       2996   2996  23895  RISE       1
MODIN9_0/main_2   macrocell109   5657   8653  29504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_last\/clock_0
Path slack     : 29504p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                    iocell52       2996   2996  23895  RISE       1
\UART_MODX_2:BUART:rx_last\/main_0  macrocell111   5657   8653  29504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell49      2485   2485  24144  RISE       1
MODIN1_1/main_0   macrocell78   5926   8411  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell49      2485   2485  24144  RISE       1
MODIN1_0/main_0   macrocell79   5926   8411  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 30179p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb                  iocell55       1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_5  macrocell134   6863   7977  30179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 30179p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb                   iocell55       1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_5  macrocell142   6863   7977  30179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 30632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell51      2051   2051  25079  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_1  macrocell87   5474   7525  30632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 30632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                        iocell51      2051   2051  25079  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_1  macrocell95   5474   7525  30632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_last\/clock_0
Path slack     : 30632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7525
-------------------------------------   ---- 
End-of-path arrival time (ps)           7525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                    iocell51      2051   2051  25079  RISE       1
\UART_MODX_0:BUART:rx_last\/main_0  macrocell96   5474   7525  30632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell51      2051   2051  25079  RISE       1
MODIN5_1/main_0   macrocell93   5460   7511  30646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell51      2051   2051  25079  RISE       1
MODIN5_0/main_0   macrocell94   5460   7511  30646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell49      2485   2485  24144  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_0  macrocell75   5010   7495  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_last\/clock_0
Path slack     : 30661p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                    iocell49      2485   2485  24144  RISE       1
\UART_MODX_1:BUART:rx_last\/main_0  macrocell81   5010   7495  30661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell49      2485   2485  24144  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_0  macrocell72   4991   7476  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7476
-------------------------------------   ---- 
End-of-path arrival time (ps)           7476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell49            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                        iocell49      2485   2485  24144  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_0  macrocell80   4991   7476  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 30704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb                  iocell55       1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_5  macrocell137   6339   7453  30704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : \UART_LINUX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_last\/clock_0
Path slack     : 30704p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb               iocell55       1114   1114  25198  RISE       1
\UART_LINUX_0:BUART:rx_last\/main_0  macrocell143   6339   7453  30704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_last\/clock_0                       macrocell143        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 30782p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell51            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell51      2051   2051  25079  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_1  macrocell90   5324   7375  30782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : MODIN17_1/main_2
Capture Clock  : MODIN17_1/clock_0
Path slack     : 30817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                model name    delay     AT  slack  edge  Fanout
----------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb  iocell55       1114   1114  25198  RISE       1
MODIN17_1/main_2        macrocell140   6225   7339  30817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LINUX_0_RXD(0)/fb
Path End       : MODIN17_0/main_2
Capture Clock  : MODIN17_0/clock_0
Path slack     : 30817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_LINUX_0_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LINUX_0_RXD(0)/in_clock                                iocell55            0      0  RISE       1

Data path
pin name                model name    delay     AT  slack  edge  Fanout
----------------------  ------------  -----  -----  -----  ----  ------
UART_LINUX_0_RXD(0)/fb  iocell55       1114   1114  25198  RISE       1
MODIN17_0/main_2        macrocell141   6225   7339  30817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 32692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  27512  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0         macrocell53    3415   5465  32692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_1
Path End       : AMuxHw_2_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_2_Decoder_old_id_1/clock_0
Path slack     : 32897p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27524  RISE       1
AMuxHw_2_Decoder_old_id_1/main_0         macrocell165   3210   5260  32897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 33785p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  27823  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0         macrocell54    2321   4371  33785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_2_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_2_Decoder_old_id_0/clock_0
Path slack     : 33791p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  27526  RISE       1
AMuxHw_2_Decoder_old_id_0/main_0         macrocell166   2315   4365  33791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_2
Path End       : AMuxHw_1_Decoder_old_id_2/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_2/clock_0
Path slack     : 33792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  27829  RISE       1
AMuxHw_1_Decoder_old_id_2/main_0         macrocell52    2315   4365  33792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_2:Sync:ctrl_reg\/control_2
Path End       : AMuxHw_2_Decoder_old_id_2/main_0
Capture Clock  : AMuxHw_2_Decoder_old_id_2/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_3:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_2:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_2:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  27530  RISE       1
AMuxHw_2_Decoder_old_id_2/main_0         macrocell164   2312   4362  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q     macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell46    7604   8854  2146785  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell46    3350  12204  2146785  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell     2318  14522  2146785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147360p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q                      macrocell130     1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/main_1           macrocell35      3975   5225  2147360  RISE       1
\UART_LINUX_0:BUART:counter_load_not\/q                macrocell35      3350   8575  2147360  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   4542  13117  2147360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13414
-------------------------------------   ----- 
End-of-path arrival time (ps)           13414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q     macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_0  macrocell30    6499   7749  2147893  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell30    3350  11099  2147893  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell     2315  13414  2147893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148289p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q     macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_counter_load\/main_0  macrocell38    6171   7421  2148289  RISE       1
\UART_LINUX_0:BUART:rx_counter_load\/q       macrocell38    3350  10771  2148289  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/load   count7cell     2247  13018  2148289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149172p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                      macrocell146     1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_1           macrocell43      4410   5660  2149172  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell43      3350   9010  2149172  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   2294  11304  2149172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxSts\/clock
Path slack     : 2149326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16841
-------------------------------------   ----- 
End-of-path arrival time (ps)           16841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  2149326  RISE       1
\UART_STIM_1:BUART:tx_status_0\/main_3                 macrocell44      3821   7401  2149326  RISE       1
\UART_STIM_1:BUART:tx_status_0\/q                      macrocell44      3350  10751  2149326  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/status_0                 statusicell11    6089  16841  2149326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/clock                        statusicell11       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                      macrocell114     1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_1           macrocell27      3595   4845  2149990  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell27      3350   8195  2149990  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2292  10487  2149990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q                macrocell118     1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   9340  10590  2150067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LINUX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxSts\/clock
Path slack     : 2150142p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16024
-------------------------------------   ----- 
End-of-path arrival time (ps)           16024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2150142  RISE       1
\UART_LINUX_0:BUART:rx_status_4\/main_1                 macrocell40      2892   6472  2150142  RISE       1
\UART_LINUX_0:BUART:rx_status_4\/q                      macrocell40      3350   9822  2150142  RISE       1
\UART_LINUX_0:BUART:sRX:RxSts\/status_4                 statusicell10    6202  16024  2150142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxSts\/clock
Path slack     : 2150838p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15329
-------------------------------------   ----- 
End-of-path arrival time (ps)           15329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2150838  RISE       1
\UART_STIM_0:BUART:tx_status_0\/main_3                 macrocell28      6104   9684  2150838  RISE       1
\UART_STIM_0:BUART:tx_status_0\/q                      macrocell28      3350  13034  2150838  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/status_0                 statusicell7     2296  15329  2150838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q         macrocell117     1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   7487   8737  2151920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LINUX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LINUX_0:BUART:sTX:TxSts\/clock
Path slack     : 2152245p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13922
-------------------------------------   ----- 
End-of-path arrival time (ps)           13922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152245  RISE       1
\UART_LINUX_0:BUART:tx_status_0\/main_3                 macrocell36      4684   8264  2152245  RISE       1
\UART_LINUX_0:BUART:tx_status_0\/q                      macrocell36      3350  11614  2152245  RISE       1
\UART_LINUX_0:BUART:sTX:TxSts\/status_0                 statusicell9     2308  13922  2152245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 2152496p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13670
-------------------------------------   ----- 
End-of-path arrival time (ps)           13670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2152496  RISE       1
\UART_STIM_0:BUART:rx_status_4\/main_1                 macrocell32      4424   8004  2152496  RISE       1
\UART_STIM_0:BUART:rx_status_4\/q                      macrocell32      3350  11354  2152496  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_4                 statusicell8     2317  13670  2152496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2152576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q         macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_1  macrocell119   9331  10581  2152576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2152576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_1  macrocell120   9331  10581  2152576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2152576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_2  macrocell121   9331  10581  2152576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152694p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q         macrocell149     1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell18   6713   7963  2152694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3470
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
MODIN13_1/q                                    macrocell124     1250   1250  2152892  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/main_1         macrocell31      2787   4037  2152892  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/q              macrocell31      3350   7387  2152892  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2918  10304  2152892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3470
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10277
-------------------------------------   ----- 
End-of-path arrival time (ps)           10277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q              macrocell156     1250   1250  2152920  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/main_1         macrocell47      2790   4040  2152920  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/q              macrocell47      3350   7390  2152920  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2887  10277  2152920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153241p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q         macrocell133     1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   6166   7416  2153241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2154150p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154150  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_9         macrocell134   7067   9007  2154150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2154150p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154150  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_6       macrocell135   7067   9007  2154150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2154150p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154150  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_6         macrocell136   7067   9007  2154150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2154156p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154150  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_8         macrocell137   7061   9001  2154156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                macrocell114     1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   5241   6491  2154166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154249p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q                macrocell129     1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   5157   6407  2154249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                macrocell145     1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell16   5130   6380  2154276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2154303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8854
-------------------------------------   ---- 
End-of-path arrival time (ps)           8854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_1    macrocell153   7604   8854  2154303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8854
-------------------------------------   ---- 
End-of-path arrival time (ps)           8854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q        macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_0  macrocell155   7604   8854  2154303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell155        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2154323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_1    macrocell150   7584   8834  2154323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_0  macrocell151   7584   8834  2154323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2154323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_0    macrocell152   7584   8834  2154323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2154323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell149        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell149   1250   1250  2146785  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_1   macrocell158   7584   8834  2154323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2154428p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_0  macrocell119   7479   8729  2154428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2154428p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_0    macrocell120   7479   8729  2154428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2154428p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_1    macrocell121   7479   8729  2154428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154496p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q                macrocell134     1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   4910   6160  2154496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q  macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_0    macrocell134   7278   8528  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q  macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_0  macrocell135   7278   8528  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q  macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_0    macrocell136   7278   8528  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2154628p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q  macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_0   macrocell142   7278   8528  2154628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 2154726p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  2154726  RISE       1
\UART_STIM_1:BUART:rx_status_4\/main_1                 macrocell48      2240   5820  2154726  RISE       1
\UART_STIM_1:BUART:rx_status_4\/q                      macrocell48      3350   9170  2154726  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_4                 statusicell12    2270  11441  2154726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell12       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2154892p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152245  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_3                  macrocell130     4684   8264  2154892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                macrocell113     1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   4512   5762  2154895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2154922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2150838  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_3                  macrocell114     4655   8235  2154922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154933p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                macrocell146     1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell16   4474   5724  2154933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155087p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q          macrocell122     1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4320   5570  2155087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155339p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q                macrocell150     1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell18   4067   5317  2155339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155390p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2151043  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   5076   5266  2155390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2155408p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_1    macrocell118   6499   7749  2155408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155408p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q        macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_0  macrocell123   6499   7749  2155408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell123        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2155408p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell117   1250   1250  2147893  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_1   macrocell126   6499   7749  2155408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155606p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  2152018  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell16   4861   5051  2155606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2155736p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q  macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_0    macrocell137   6171   7421  2155736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LINUX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155736p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/clock_0             macrocell133        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_ctrl_mark_last\/q        macrocell133   1250   1250  2148289  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/main_0  macrocell139   6171   7421  2155736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0            macrocell139        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2155755p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  2149326  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_3                  macrocell146     3821   7401  2155755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155884p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q          macrocell154     1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell18   3523   4773  2155884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2156137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_2  macrocell118   5770   7020  2156137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q               macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_1  macrocell123   5770   7020  2156137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell123        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2156137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q        macrocell118   1250   1250  2148622  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_2  macrocell126   5770   7020  2156137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156192p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q          macrocell138     1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   3215   4465  2156192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148830  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4200   4390  2156267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156331p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q                macrocell130     1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3075   4325  2156331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LINUX_0:BUART:txn\/main_3
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2156467p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/clock                datapathcell13      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156467  RISE       1
\UART_LINUX_0:BUART:txn\/main_3                macrocell128     2320   6690  2156467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_0:BUART:txn\/main_3
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156471p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2156471  RISE       1
\UART_STIM_0:BUART:txn\/main_3                macrocell112     2316   6686  2156471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_1:BUART:txn\/main_3
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2156495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell16   4370   4370  2156495  RISE       1
\UART_STIM_1:BUART:txn\/main_3                macrocell144     2292   6662  2156495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:txn\/main_2
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q  macrocell114   1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:txn\/main_2    macrocell112   5261   6511  2156646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:txn\/main_1
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2156748p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q  macrocell129   1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:txn\/main_1    macrocell128   5159   6409  2156748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:txn\/main_1
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2156785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q  macrocell145   1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:txn\/main_1    macrocell144   5122   6372  2156785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:txn\/main_1
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q  macrocell113   1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:txn\/main_1    macrocell112   5074   6324  2156833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2156998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156998  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_8         macrocell118   4219   6159  2156998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q   macrocell122   1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_2  macrocell119   4902   6152  2157004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2157004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_2   macrocell120   4902   6152  2157004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2157004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_3   macrocell121   4902   6152  2157004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156998  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_5       macrocell119   4088   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156998  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_5         macrocell120   4088   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156998  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_7         macrocell121   4088   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2157210p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q  macrocell138   1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_2   macrocell134   4697   5947  2157210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157210p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q   macrocell138   1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_2  macrocell135   4697   5947  2157210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2157210p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q  macrocell138   1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_2   macrocell136   4697   5947  2157210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2157210p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q  macrocell138   1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_2  macrocell142   4697   5947  2157210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2157217p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_bitclk_enable\/q  macrocell138   1250   1250  2156192  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_2   macrocell137   4690   5940  2157217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:txn\/main_4
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2157228p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q  macrocell147   1250   1250  2151278  RISE       1
\UART_STIM_1:BUART:txn\/main_4    macrocell144   4679   5929  2157228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_bitclk\/q
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2157374p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_bitclk\/q        macrocell132   1250   1250  2157374  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_5  macrocell130   4532   5782  2157374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2157454p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q       macrocell129   1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_0  macrocell130   4452   5702  2157454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LINUX_0:BUART:tx_bitclk\/clock_0
Path slack     : 2157454p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q      macrocell129   1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/main_0  macrocell132   4452   5702  2157454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2157483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell145   1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_0  macrocell146   4424   5674  2157483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q      macrocell145   1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_0  macrocell148   4424   5674  2157483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2157497p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell146   1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_1  macrocell145   4410   5660  2157497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2157497p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell146   1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_1  macrocell147   4410   5660  2157497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2157695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_4  macrocell150   4212   5462  2157695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q         macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_3  macrocell151   4212   5462  2157695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2157695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_3  macrocell152   4212   5462  2157695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2157695p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q        macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_4  macrocell158   4212   5462  2157695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_2  macrocell150   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q         macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_1  macrocell151   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_1  macrocell152   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q        macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_2  macrocell158   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2157742p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell114   1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_1  macrocell114   4164   5414  2157742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2157742p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q      macrocell114   1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_1  macrocell116   4164   5414  2157742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2157788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell147   1250   1250  2151278  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_4  macrocell146   4118   5368  2157788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q      macrocell147   1250   1250  2151278  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_3  macrocell148   4118   5368  2157788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157820  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_7       macrocell119   3397   5337  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157820  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_7         macrocell120   3397   5337  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2157820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157820  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_9         macrocell121   3397   5337  2157820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157833  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_6       macrocell119   3384   5324  2157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2157833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157833  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_6         macrocell120   3384   5324  2157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2157833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157833  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_8         macrocell121   3384   5324  2157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2157913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q       macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_1  macrocell134   3994   5244  2157913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q         macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_1  macrocell135   3994   5244  2157913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2157913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q       macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_1  macrocell136   3994   5244  2157913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2157913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q        macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_1  macrocell142   3994   5244  2157913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_load_fifo\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157919p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_load_fifo\/q            macrocell135     1250   1250  2152319  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4368   5618  2157919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxShifter:u0\/clock                datapathcell15      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2157927p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q       macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_3  macrocell134   3980   5230  2157927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157927p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q         macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_3  macrocell135   3980   5230  2157927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2157927p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q       macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_3  macrocell136   3980   5230  2157927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2157927p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q        macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_3  macrocell142   3980   5230  2157927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q       macrocell130   1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_1  macrocell129   3975   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q       macrocell130   1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_1  macrocell131   3975   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_bitclk\/q
Path End       : \UART_LINUX_0:BUART:txn\/main_6
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2157948p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_bitclk\/q  macrocell132   1250   1250  2157374  RISE       1
\UART_LINUX_0:BUART:txn\/main_6   macrocell128   3958   5208  2157948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_load_fifo\/q            macrocell151     1250   1250  2155505  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell18   4331   5581  2157956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell18      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2158015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell146   1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_1  macrocell146   3891   5141  2158015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q      macrocell146   1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_1  macrocell148   3891   5141  2158015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_bitclk\/q
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2158031p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_bitclk\/q        macrocell132   1250   1250  2157374  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_5  macrocell129   3876   5126  2158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_bitclk\/q
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2158031p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_bitclk\/q        macrocell132   1250   1250  2157374  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_5  macrocell131   3876   5126  2158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2158069p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148830  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_2               macrocell130     4897   5087  2158069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LINUX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LINUX_0:BUART:tx_bitclk\/clock_0
Path slack     : 2158069p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148830  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/main_2                macrocell132     4897   5087  2158069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2158191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell148   1250   1250  2158191  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_5  macrocell145   3716   4966  2158191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2158191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell148   1250   1250  2158191  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_5  macrocell147   3716   4966  2158191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:txn\/main_4
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2158207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q  macrocell115   1250   1250  2150807  RISE       1
\UART_STIM_0:BUART:txn\/main_4    macrocell112   3700   4950  2158207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158249p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_4  macrocell153   3658   4908  2158249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158249p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q               macrocell152   1250   1250  2150730  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_2  macrocell155   3658   4908  2158249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell155        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_2  macrocell153   3621   4871  2158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q               macrocell150   1250   1250  2150767  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_1  macrocell155   3621   4871  2158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell155        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2158312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell114   1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_1  macrocell113   3595   4845  2158312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2158312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell114   1250   1250  2149990  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_1  macrocell115   3595   4845  2158312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_2\/q
Path End       : \UART_LINUX_0:BUART:txn\/main_4
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2158323p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_2\/q  macrocell131   1250   1250  2148699  RISE       1
\UART_LINUX_0:BUART:txn\/main_4    macrocell128   3584   4834  2158323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:txn\/main_6
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q  macrocell116   1250   1250  2158327  RISE       1
\UART_STIM_0:BUART:txn\/main_6   macrocell112   3580   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_2\/q
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2158333p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_2\/q       macrocell131   1250   1250  2148699  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_4  macrocell130   3574   4824  2158333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_2\/q
Path End       : \UART_LINUX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LINUX_0:BUART:tx_bitclk\/clock_0
Path slack     : 2158333p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_2\/q      macrocell131   1250   1250  2148699  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/main_3  macrocell132   3574   4824  2158333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LINUX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158379  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/main_1   macrocell138   2838   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_1/main_1
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158379  RISE       1
MODIN17_1/main_1                               macrocell140   2838   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_0/main_1
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158379  RISE       1
MODIN17_0/main_1                               macrocell141   2838   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LINUX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158395p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158395  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/main_2   macrocell138   2822   4762  2158395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LINUX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158400p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158400  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/main_0   macrocell138   2816   4756  2158400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_bitclk_enable\/clock_0              macrocell138        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_1/main_0
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158400p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158400  RISE       1
MODIN17_1/main_0                               macrocell140   2816   4756  2158400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_0/main_0
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158400p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158400  RISE       1
MODIN17_0/main_0                               macrocell141   2816   4756  2158400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158412  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_6         macrocell153   2804   4744  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158412  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_6         macrocell150   2795   4735  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158412  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_5       macrocell151   2795   4735  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158412  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_5         macrocell152   2795   4735  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:txn\/main_2
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q  macrocell146   1250   1250  2149172  RISE       1
\UART_STIM_1:BUART:txn\/main_2    macrocell144   3482   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2158459p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q       macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_3  macrocell137   3448   4698  2158459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_3\/q
Path End       : \UART_LINUX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158459p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_3\/q               macrocell136   1250   1250  2151012  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/main_2  macrocell139   3448   4698  2158459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0            macrocell139        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q       macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_1  macrocell137   3444   4694  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_0\/q
Path End       : \UART_LINUX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_0\/q               macrocell134   1250   1250  2151016  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/main_1  macrocell139   3444   4694  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0            macrocell139        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158493  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_10        macrocell134   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158493  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_7       macrocell135   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158493  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_7         macrocell136   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2158508p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158493  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_9         macrocell137   2709   4649  2158508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158548p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157820  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_10        macrocell118   2668   4608  2158548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158577p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157833  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_9         macrocell118   2640   4580  2158577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158592  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_8         macrocell150   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158592  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_7       macrocell151   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158592  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_7         macrocell152   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158595p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158595  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_7         macrocell150   2622   4562  2158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158595p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158595  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_6       macrocell151   2622   4562  2158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158595p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158595  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_6         macrocell152   2622   4562  2158595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158601p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158592  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_8         macrocell153   2616   4556  2158601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158595  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_7         macrocell153   2613   4553  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158661  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_8         macrocell134   2556   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158661  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_5       macrocell135   2556   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158661  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_5         macrocell136   2556   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2158668p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158661  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_7         macrocell137   2549   4489  2158668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  2152018  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_2               macrocell146     4296   4486  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  2152018  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_2                macrocell148     4296   4486  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_5  macrocell118   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q               macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_3  macrocell123   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell123        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q        macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_5  macrocell126   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_4  macrocell118   3223   4473  2158684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q               macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_2  macrocell123   3223   4473  2158684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell123        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q        macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_4  macrocell126   3223   4473  2158684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2158719p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                             macrocell140   1250   1250  2153990  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_6  macrocell134   3187   4437  2158719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2158719p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                              macrocell140   1250   1250  2153990  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_6  macrocell142   3187   4437  2158719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2158722p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                             macrocell141   1250   1250  2153993  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_7  macrocell134   3185   4435  2158722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2158722p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                              macrocell141   1250   1250  2153993  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_7  macrocell142   3185   4435  2158722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2158802p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2151043  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_2               macrocell114     4164   4354  2158802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2158802p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2151043  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_2                macrocell116     4164   4354  2158802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LINUX_0:BUART:tx_state_0\/clock_0
Path slack     : 2158837p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q       macrocell130   1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/main_1  macrocell130   3070   4320  2158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LINUX_0:BUART:tx_bitclk\/clock_0
Path slack     : 2158837p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q      macrocell130   1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/main_1  macrocell132   3070   4320  2158837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_bitclk\/clock_0                     macrocell132        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158888  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_0   macrocell154   2329   4269  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158888  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_1        macrocell156   2329   4269  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2158888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158888  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_1        macrocell157   2329   4269  2158888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_2   macrocell154   2322   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158900  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_1   macrocell154   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158900  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_2        macrocell156   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2158900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158900  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_2        macrocell157   2317   4257  2158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158905  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_2   macrocell122   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_1   macrocell122   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
MODIN13_1/main_2                              macrocell124   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
MODIN13_0/main_2                              macrocell125   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158909  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_0   macrocell122   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158909  RISE       1
MODIN13_1/main_1                              macrocell124   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158909  RISE       1
MODIN13_0/main_1                              macrocell125   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_0\/q
Path End       : \UART_LINUX_0:BUART:txn\/main_2
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2158963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_0\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_0\/q  macrocell130   1250   1250  2147360  RISE       1
\UART_LINUX_0:BUART:txn\/main_2    macrocell128   2943   4193  2158963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell154   1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_3   macrocell150   2931   4181  2158975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q   macrocell154   1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_2  macrocell151   2931   4181  2158975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell154   1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_2   macrocell152   2931   4181  2158975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2158975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell154   1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_3  macrocell158   2931   4181  2158975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell154        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell154   1250   1250  2155884  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_3   macrocell153   2930   4180  2158976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2158989p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell116   1250   1250  2158327  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_5  macrocell113   2918   4168  2158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2158989p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell116   1250   1250  2158327  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_5  macrocell115   2918   4168  2158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2158994p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell113   1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_0  macrocell113   2913   4163  2158994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2158994p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell113   1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_0  macrocell115   2913   4163  2158994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2158995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell116   1250   1250  2158327  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_5  macrocell114   2912   4162  2158995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2158996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell113   1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_0  macrocell114   2911   4161  2158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2158996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q      macrocell113   1250   1250  2150672  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_0  macrocell116   2911   4161  2158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LINUX_0:BUART:txn\/main_5
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2159103p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159103  RISE       1
\UART_LINUX_0:BUART:txn\/main_5                      macrocell128     3864   4054  2159103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2159116p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell156   1250   1250  2152920  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_3  macrocell156   2790   4040  2159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:txn\/main_6
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q  macrocell148   1250   1250  2158191  RISE       1
\UART_STIM_1:BUART:txn\/main_6   macrocell144   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell148        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell148   1250   1250  2158191  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_5  macrocell146   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell146        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell124   1250   1250  2152892  RISE       1
MODIN13_1/main_3  macrocell124   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell157   1250   1250  2152939  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_10  macrocell150   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell157   1250   1250  2152939  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_7  macrocell158   2785   4035  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2159129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell115   1250   1250  2150807  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_3  macrocell113   2777   4027  2159129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2159129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell115   1250   1250  2150807  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_3  macrocell115   2777   4027  2159129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell157   1250   1250  2152939  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_4  macrocell156   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell157   1250   1250  2152939  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_3  macrocell157   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell157        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell115   1250   1250  2150807  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_4  macrocell114   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q      macrocell115   1250   1250  2150807  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_3  macrocell116   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                            macrocell124   1250   1250  2152892  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_6  macrocell118   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                             macrocell124   1250   1250  2152892  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_6  macrocell126   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q      macrocell156   1250   1250  2152920  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_9  macrocell150   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2159142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell156   1250   1250  2152920  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_6  macrocell158   2765   4015  2159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_2\/q
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_2\/q       macrocell131   1250   1250  2148699  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_3  macrocell129   2635   3885  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_2\/q
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_2\/q       macrocell131   1250   1250  2148699  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_3  macrocell131   2635   3885  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_3   macrocell118   2629   3879  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell122   1250   1250  2155087  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_3  macrocell126   2629   3879  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                            macrocell125   1250   1250  2153086  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_7  macrocell118   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                             macrocell125   1250   1250  2153086  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_7  macrocell126   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell125   1250   1250  2153086  RISE       1
MODIN13_1/main_4  macrocell124   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell124        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell125   1250   1250  2153086  RISE       1
MODIN13_0/main_3  macrocell125   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_5  macrocell150   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell150        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q         macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_4  macrocell151   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell151        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_4  macrocell152   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell152        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q        macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_5  macrocell158   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_5  macrocell153   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q               macrocell153   1250   1250  2151803  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_3  macrocell155   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell155        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2151043  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_2               macrocell113     3601   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2151043  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_2               macrocell115     3601   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q       macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_4  macrocell137   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q               macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/main_3  macrocell139   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_stop1_reg\/clock_0            macrocell139        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LINUX_0:BUART:rx_state_0\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q       macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/main_4  macrocell134   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_0\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LINUX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q         macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/main_4  macrocell135   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_load_fifo\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LINUX_0:BUART:rx_state_3\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q       macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/main_4  macrocell136   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_3\/clock_0                    macrocell136        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_state_2\/q
Path End       : \UART_LINUX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LINUX_0:BUART:rx_status_3\/clock_0
Path slack     : 2159382p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_state_2\/q        macrocell137   1250   1250  2151934  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/main_4  macrocell142   2525   3775  2159382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2159403p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148830  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_2               macrocell129     3564   3754  2159403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2159403p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148830  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_2               macrocell131     3564   3754  2159403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2159589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_last\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_last\/q          macrocell127   1250   1250  2159589  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_6  macrocell121   2318   3568  2159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:txn\/q
Path End       : \UART_STIM_0:BUART:txn\/main_0
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:txn\/q       macrocell112   1250   1250  2159599  RISE       1
\UART_STIM_0:BUART:txn\/main_0  macrocell112   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell145   1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_0  macrocell145   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell145   1250   1250  2151053  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_0  macrocell147   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2159602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell147   1250   1250  2151278  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_3  macrocell145   2304   3554  2159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2159602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell147   1250   1250  2151278  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_3  macrocell147   2304   3554  2159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q         macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_4  macrocell119   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_4  macrocell120   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell121   1250   1250  2151168  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_5  macrocell121   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q         macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_3  macrocell119   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_3  macrocell120   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell120   1250   1250  2151169  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_4  macrocell121   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q       macrocell129   1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_0  macrocell129   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:tx_state_1\/q
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:tx_state_1\/q       macrocell129   1250   1250  2149035  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_0  macrocell131   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : MODIN17_1/main_3
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q       macrocell140   1250   1250  2153990  RISE       1
MODIN17_1/main_3  macrocell140   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:txn\/q
Path End       : \UART_LINUX_0:BUART:txn\/main_0
Capture Clock  : \UART_LINUX_0:BUART:txn\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:txn\/q       macrocell128   1250   1250  2159610  RISE       1
\UART_LINUX_0:BUART:txn\/main_0  macrocell128   2296   3546  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:txn\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_1/main_4
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell141   1250   1250  2153993  RISE       1
MODIN17_1/main_4  macrocell140   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell140        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_0/main_3
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell141   1250   1250  2153993  RISE       1
MODIN17_0/main_3  macrocell141   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell141        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:txn\/q
Path End       : \UART_STIM_1:BUART:txn\/main_0
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:txn\/q       macrocell144   1250   1250  2159617  RISE       1
\UART_STIM_1:BUART:txn\/main_0  macrocell144   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_last\/clock_0                        macrocell159        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_last\/q          macrocell159   1250   1250  2159617  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_9  macrocell153   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_last\/q
Path End       : \UART_LINUX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LINUX_0:BUART:rx_state_2\/clock_0
Path slack     : 2159650p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_last\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_last\/q          macrocell143   1250   1250  2159650  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/main_6  macrocell137   2257   3507  2159650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_state_2\/clock_0                    macrocell137        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_load_fifo\/q            macrocell119     1250   1250  2154339  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   2631   3881  2159656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:txn\/main_5
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2159738p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3418
-------------------------------------   ---- 
End-of-path arrival time (ps)           3418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2159738  RISE       1
\UART_STIM_0:BUART:txn\/main_5                      macrocell112     3228   3418  2159738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:txn\/main_5
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2159769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3387
-------------------------------------   ---- 
End-of-path arrival time (ps)           3387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  2159769  RISE       1
\UART_STIM_1:BUART:txn\/main_5                      macrocell144     3197   3387  2159769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LINUX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LINUX_0:BUART:tx_state_1\/clock_0
Path slack     : 2160030p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159103  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/main_4               macrocell129     2937   3127  2160030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_1\/clock_0                    macrocell129        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LINUX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LINUX_0:BUART:tx_state_2\/clock_0
Path slack     : 2160030p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159103  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/main_4               macrocell131     2937   3127  2160030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:tx_state_2\/clock_0                    macrocell131        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2160342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  2152018  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_2               macrocell145     2624   2814  2160342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2160342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  2152018  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_2               macrocell147     2624   2814  2160342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2160656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  2159769  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_4               macrocell145     2311   2501  2160656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell145        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2160656p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  2159769  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_4               macrocell147     2311   2501  2160656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell147        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2160668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2488
-------------------------------------   ---- 
End-of-path arrival time (ps)           2488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2159738  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_4               macrocell113     2298   2488  2160668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2160668p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2488
-------------------------------------   ---- 
End-of-path arrival time (ps)           2488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2159738  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_4               macrocell115     2298   2488  2160668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_status_3\/q
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 2161269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_status_3\/q       macrocell126   1250   1250  2161269  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_3  statusicell8   3648   4898  2161269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LINUX_0:BUART:rx_status_3\/q
Path End       : \UART_LINUX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LINUX_0:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_LINUX_0_IntClock:R#1 vs. UART_LINUX_0_IntClock:R#2)   2166667
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:rx_status_3\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LINUX_0:BUART:rx_status_3\/q       macrocell142    1250   1250  2162045  RISE       1
\UART_LINUX_0:BUART:sRX:RxSts\/status_3  statusicell10   2872   4122  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LINUX_0:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_status_3\/q
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 2162057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell158        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_status_3\/q       macrocell158    1250   1250  2162057  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_3  statusicell12   2860   4110  2162057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell12       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99976870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell14  10920  12170  99976870  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell14   3350  15520  99976870  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2250  17770  99976870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99978055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16585
-------------------------------------   ----- 
End-of-path arrival time (ps)           16585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell6    9675  10925  99978055  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell6    3350  14275  99978055  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2310  16585  99978055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99978101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15709
-------------------------------------   ----- 
End-of-path arrival time (ps)           15709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                      macrocell67     1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:counter_load_not\/main_0           macrocell3      8174   9424  99978101  RISE       1
\UART_MODX_1:BUART:counter_load_not\/q                macrocell3      3350  12774  99978101  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2935  15709  99978101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99980661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13979
-------------------------------------   ----- 
End-of-path arrival time (ps)           13979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell22   7055   8305  99980661  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell22   3350  11655  99980661  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2324  13979  99980661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12756
-------------------------------------   ----- 
End-of-path arrival time (ps)           12756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q                      macrocell100    1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:counter_load_not\/main_3           macrocell19     4490   5740  99981054  RISE       1
\UART_MODX_2:BUART:counter_load_not\/q                macrocell19     3350   9090  99981054  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   3666  12756  99981054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99981163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12827
-------------------------------------   ----- 
End-of-path arrival time (ps)           12827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6  11577  12827  99981163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99981696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12114
-------------------------------------   ----- 
End-of-path arrival time (ps)           12114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                      macrocell83     1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:counter_load_not\/main_0           macrocell11     4597   5847  99981696  RISE       1
\UART_MODX_0:BUART:counter_load_not\/q                macrocell11     3350   9197  99981696  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2918  12114  99981696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxSts\/clock
Path slack     : 99982514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16986
-------------------------------------   ----- 
End-of-path arrival time (ps)           16986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99982514  RISE       1
\UART_MODX_0:BUART:tx_status_0\/main_3                 macrocell12     4170   7750  99982514  RISE       1
\UART_MODX_0:BUART:tx_status_0\/q                      macrocell12     3350  11100  99982514  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/status_0                 statusicell3    5886  16986  99982514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99982516p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11474
-------------------------------------   ----- 
End-of-path arrival time (ps)           11474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9  10224  11474  99982516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99983414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16086
-------------------------------------   ----- 
End-of-path arrival time (ps)           16086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99983414  RISE       1
\UART_MODX_1:BUART:rx_status_4\/main_1                 macrocell8      2885   6465  99983414  RISE       1
\UART_MODX_1:BUART:rx_status_4\/q                      macrocell8      3350   9815  99983414  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_4                 statusicell2    6271  16086  99983414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99983657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_0    macrocell87  11583  12833  99983657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99983657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_0  macrocell88  11583  12833  99983657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99983657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12833
-------------------------------------   ----- 
End-of-path arrival time (ps)           12833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_0   macrocell95  11583  12833  99983657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99983718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15782
-------------------------------------   ----- 
End-of-path arrival time (ps)           15782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  99983718  RISE       1
\UART_MODX_0:BUART:rx_status_4\/main_1                 macrocell16     4353   7933  99983718  RISE       1
\UART_MODX_0:BUART:rx_status_4\/q                      macrocell16     3350  11283  99983718  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_4                 statusicell4    4499  15782  99983718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxSts\/clock
Path slack     : 99984224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15276
-------------------------------------   ----- 
End-of-path arrival time (ps)           15276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q        macrocell67    1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:tx_status_0\/main_0  macrocell4     8353   9603  99984224  RISE       1
\UART_MODX_1:BUART:tx_status_0\/q       macrocell4     3350  12953  99984224  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/status_0  statusicell1   2323  15276  99984224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99984320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12170
-------------------------------------   ----- 
End-of-path arrival time (ps)           12170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_0    macrocell89  10920  12170  99984320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99984320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12170
-------------------------------------   ----- 
End-of-path arrival time (ps)           12170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_0    macrocell90  10920  12170  99984320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99984320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12170
-------------------------------------   ----- 
End-of-path arrival time (ps)           12170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_0  macrocell92  10920  12170  99984320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell92         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99984378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                macrocell67     1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   8362   9612  99984378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99985006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_1    macrocell72  10234  11484  99985006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99985006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_0  macrocell73  10234  11484  99985006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99985006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_0    macrocell74  10234  11484  99985006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99985006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_1   macrocell80  10234  11484  99985006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99985565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_1    macrocell75   9675  10925  99985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99985565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_0  macrocell77   9675  10925  99985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  99976870  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7061   8311  99985679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99985687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13813
-------------------------------------   ----- 
End-of-path arrival time (ps)           13813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell160    1250   1250  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell50     6953   8203  99985687  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell50     3350  11553  99985687  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell13   2260  13813  99985687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell13       0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99985720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell160     1250   1250  99985687  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell19   6970   8220  99985720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxSts\/clock
Path slack     : 99986434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986434  RISE       1
\UART_MODX_2:BUART:tx_status_0\/main_3                 macrocell20     3828   7408  99986434  RISE       1
\UART_MODX_2:BUART:tx_status_0\/q                      macrocell20     3350  10758  99986434  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/status_0                 statusicell5    2308  13066  99986434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99986887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell67   1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_0  macrocell68   8353   9603  99986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99986887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q      macrocell67   1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_0  macrocell70   8353   9603  99986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:txn\/main_1
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99987066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q  macrocell67   1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:txn\/main_1    macrocell66   8174   9424  99987066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99987091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell70   1250   1250  99987091  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_5  macrocell67   8149   9399  99987091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99987091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell70   1250   1250  99987091  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_5  macrocell69   8149   9399  99987091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99987263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_0    macrocell104   7977   9227  99987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99987263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_0    macrocell105   7977   9227  99987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99987263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_0  macrocell107   7977   9227  99987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell107        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99987341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell19   2290   2290  99987341  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell19   4309   6599  99987341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q                macrocell72     1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5323   6573  99987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99987808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell68   1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_1  macrocell67   7432   8682  99987808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99987808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell68   1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_1  macrocell69   7432   8682  99987808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99987910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                macrocell83     1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4830   6080  99987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99987934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  99987934  RISE       1
\UART_MODX_2:BUART:rx_status_4\/main_1                 macrocell24     2309   5889  99987934  RISE       1
\UART_MODX_2:BUART:rx_status_4\/q                      macrocell24     3350   9239  99987934  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_4                 statusicell6    2326  11566  99987934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 99988013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1

Data path
pin name                              model name      delay     AT     slack  edge  Fanout
------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell19   2510   2510  99988013  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell161     5967   8477  99988013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell161        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99988013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1

Data path
pin name                              model name      delay     AT     slack  edge  Fanout
------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell19   2510   2510  99988013  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell162     5967   8477  99988013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell162        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_927/main_1
Capture Clock  : Net_927/clock_0
Path slack     : 99988013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell19      0      0  RISE       1

Data path
pin name                              model name      delay     AT     slack  edge  Fanout
------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell19   2510   2510  99988013  RISE       1
Net_927/main_1                        macrocell163     5967   8477  99988013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_927/clock_0                                            macrocell163        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                macrocell84     1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4646   5896  99988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q                macrocell87     1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4574   5824  99988166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99988177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell69   1250   1250  99979265  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_4  macrocell68   7063   8313  99988177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99988177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q      macrocell69   1250   1250  99979265  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_3  macrocell70   7063   8313  99988177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99988185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_0    macrocell102   7055   8305  99988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99988185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_0  macrocell103   7055   8305  99988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99988185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell71    1250   1250  99976870  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_0   macrocell110   7055   8305  99988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:txn\/main_4
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99988230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q  macrocell69   1250   1250  99979265  RISE       1
\UART_MODX_1:BUART:txn\/main_4    macrocell66   7010   8260  99988230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99988254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99988254  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_7         macrocell104   6296   8236  99988254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99988254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99988254  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_9         macrocell105   6296   8236  99988254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:txn\/main_4
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99988273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8217
-------------------------------------   ---- 
End-of-path arrival time (ps)           8217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q  macrocell100   1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:txn\/main_4    macrocell97    6967   8217  99988273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99982940  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5329   5519  99988471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q                macrocell98     1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4106   5356  99988634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:txn\/main_6
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99988656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q  macrocell86   1250   1250  99988656  RISE       1
\UART_MODX_0:BUART:txn\/main_6   macrocell82   6584   7834  99988656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99988664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell86   1250   1250  99988656  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_5  macrocell84   6576   7826  99988664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99988711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell70   1250   1250  99987091  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_5  macrocell68   6529   7779  99988711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99988740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99982514  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_3                  macrocell84     4170   7750  99988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983821  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5029   5219  99988771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                macrocell99     1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3876   5126  99988864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                macrocell68     1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3719   4969  99989021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989082p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99986434  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_3                  macrocell99     3828   7408  99989082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99989097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99982940  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_2               macrocell67     7203   7393  99989097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99989097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99982940  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_2               macrocell69     7203   7393  99989097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 99989165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  99989165  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell160   6115   7325  99989165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_0:BUART:txn\/main_3
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  99989186  RISE       1
\UART_MODX_0:BUART:txn\/main_3                macrocell82     2934   7304  99989186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q          macrocell106    1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3514   4764  99989226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99989304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell67   1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_0  macrocell67   5936   7186  99989304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99989304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell67   1250   1250  99978101  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_0  macrocell69   5936   7186  99989304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99989316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99989316  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_4               macrocell67     6984   7174  99989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99989316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99989316  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_4               macrocell69     6984   7174  99989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q                macrocell102    1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3391   4641  99989349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99989428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986765  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_3                  macrocell68     3482   7062  99989428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell100   1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_4  macrocell99    5620   6870  99989620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99989620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q      macrocell100   1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_3  macrocell101   5620   6870  99989620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q          macrocell91     1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3020   4270  99989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99989724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_4  macrocell104   5516   6766  99989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99989724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_4  macrocell105   5516   6766  99989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99989724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q               macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_3  macrocell107   5516   6766  99989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell107        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99989751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell86   1250   1250  99988656  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_5  macrocell83   5489   6739  99989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99989751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell86   1250   1250  99988656  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_5  macrocell85   5489   6739  99989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_2:BUART:txn\/main_3
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99989798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  99989798  RISE       1
\UART_MODX_2:BUART:txn\/main_3                macrocell97     2322   6692  99989798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_1:BUART:txn\/main_3
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  99989805  RISE       1
\UART_MODX_1:BUART:txn\/main_3                macrocell66     2315   6685  99989805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell84   1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_1  macrocell83   5216   6466  99990024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell84   1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_1  macrocell85   5216   6466  99990024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q      macrocell84   1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_1  macrocell86   5216   6466  99990024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:txn\/main_1
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99990125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q  macrocell98   1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:txn\/main_1    macrocell97   5115   6365  99990125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_4  macrocell102   5031   6281  99990209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q         macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_4  macrocell103   5031   6281  99990209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q        macrocell105   1250   1250  99982684  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_4  macrocell110   5031   6281  99990209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:txn\/main_4
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990343p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q  macrocell85   1250   1250  99981950  RISE       1
\UART_MODX_0:BUART:txn\/main_4    macrocell82   4897   6147  99990343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell83   1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_0  macrocell83   4844   6094  99990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell83   1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_0  macrocell85   4844   6094  99990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99990396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q      macrocell83   1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_0  macrocell86   4844   6094  99990396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                             macrocell109   1250   1250  99986427  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_7  macrocell102   4828   6078  99990412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                              macrocell109   1250   1250  99986427  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_7  macrocell110   4828   6078  99990412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2300   3550  99990440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_status_3\/q
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99990613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_status_3\/q       macrocell80    1250   1250  99990613  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_3  statusicell2   7637   8887  99990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:txn\/main_1
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99990632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q  macrocell83   1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:txn\/main_1    macrocell82   4608   5858  99990632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell83   1250   1250  99981696  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_0  macrocell84   4597   5847  99990643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99990650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell68   1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_1  macrocell68   4590   5840  99990650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99990650p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q      macrocell68   1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_1  macrocell70   4590   5840  99990650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:txn\/main_2
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q  macrocell68   1250   1250  99981698  RISE       1
\UART_MODX_1:BUART:txn\/main_2    macrocell66   4576   5826  99990664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_2  macrocell87   4570   5820  99990670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99990670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q         macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_1  macrocell88   4570   5820  99990670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q        macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_2  macrocell95   4570   5820  99990670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 99990699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_1  macrocell167   4541   5791  99990699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell167        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 99990699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_1  macrocell170   4541   5791  99990699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell170        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_6/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_6/clock_0
Path slack     : 99990699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_6/main_1  macrocell173   4541   5791  99990699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_6/clock_0                         macrocell173        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_7/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_7/clock_0
Path slack     : 99990699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_7/main_1  macrocell174   4541   5791  99990699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_7/clock_0                         macrocell174        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 99990718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell55   4522   5772  99990718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell55         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_4/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_4/clock_0
Path slack     : 99990718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_4/main_2  macrocell59   4522   5772  99990718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_4/clock_0                         macrocell59         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_5/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_5/clock_0
Path slack     : 99990718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_5/main_2  macrocell60   4522   5772  99990718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_5/clock_0                         macrocell60         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_7/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_7/clock_0
Path slack     : 99990718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_7/main_2  macrocell62   4522   5772  99990718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_7/clock_0                         macrocell62         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                             macrocell108   1250   1250  99986448  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_6  macrocell102   4510   5760  99990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                              macrocell108   1250   1250  99986448  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_6  macrocell110   4510   5760  99990730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99990750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell100   1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_3  macrocell98    4490   5740  99990750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99990750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell100   1250   1250  99981054  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_3  macrocell100   4490   5740  99990750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99990888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99981854  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   2912   3102  99990888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell85   1250   1250  99981950  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_4  macrocell84   4343   5593  99990897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99988254  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_10        macrocell102   3605   5545  99990945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  99988254  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_7       macrocell103   3605   5545  99990945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99990988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99981854  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_2               macrocell99     5312   5502  99990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99990988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99981854  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_2                macrocell101    5312   5502  99990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell98   1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_0  macrocell99   4180   5430  99991060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q      macrocell98    1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_0  macrocell101   4180   5430  99991060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_2  macrocell168   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell168        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_2  macrocell169   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell169        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_4/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_4/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_4/main_2  macrocell171   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_4/clock_0                         macrocell171        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_5/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_5/clock_0
Path slack     : 99991103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_5/main_2  macrocell172   4137   5387  99991103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_5/clock_0                         macrocell172        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991111  RISE       1
MODIN9_1/main_0                               macrocell108   3439   5379  99991111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991111p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991111  RISE       1
MODIN9_0/main_0                               macrocell109   3439   5379  99991111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_load_fifo\/q            macrocell103    1250   1250  99988708  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4417   5667  99991203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_load_fifo\/q            macrocell73     1250   1250  99984322  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4385   5635  99991235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                             macrocell94   1250   1250  99986211  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_7  macrocell87   4001   5251  99991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                              macrocell94   1250   1250  99986211  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_7  macrocell95   4001   5251  99991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983821  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_2               macrocell83     5009   5199  99991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983821  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_2               macrocell85     5009   5199  99991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991291p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983821  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_2                macrocell86     5009   5199  99991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991311  RISE       1
MODIN9_1/main_1                               macrocell108   3239   5179  99991311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991311  RISE       1
MODIN9_0/main_1                               macrocell109   3239   5179  99991311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:txn\/main_6
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99991312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q  macrocell70   1250   1250  99987091  RISE       1
\UART_MODX_1:BUART:txn\/main_6   macrocell66   3928   5178  99991312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:txn\/main_2
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q  macrocell99   1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:txn\/main_2    macrocell97   3893   5143  99991347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991359  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_6         macrocell104   3191   5131  99991359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991359  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_8         macrocell105   3191   5131  99991359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_1  macrocell89   3879   5129  99991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_2  macrocell90   3879   5129  99991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q               macrocell87   1250   1250  99983911  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_1  macrocell92   3879   5129  99991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell92         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991361  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_5         macrocell104   3189   5129  99991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991361  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_7         macrocell105   3189   5129  99991361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 99991384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_1  macrocell168   3856   5106  99991384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell168        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 99991384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_1  macrocell169   3856   5106  99991384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell169        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_4/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_4/clock_0
Path slack     : 99991384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_4/main_1  macrocell171   3856   5106  99991384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_4/clock_0                         macrocell171        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_2/q
Path End       : AMuxHw_2_Decoder_one_hot_5/main_1
Capture Clock  : AMuxHw_2_Decoder_one_hot_5/clock_0
Path slack     : 99991384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_2/clock_0                          macrocell164        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_2/q        macrocell164   1250   1250  99985741  RISE       1
AMuxHw_2_Decoder_one_hot_5/main_1  macrocell172   3856   5106  99991384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_5/clock_0                         macrocell172        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell69   1250   1250  99979265  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_3  macrocell67   3783   5033  99991457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell69   1250   1250  99979265  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_3  macrocell69   3783   5033  99991457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_927/main_0
Capture Clock  : Net_927/clock_0
Path slack     : 99991491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell160        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell160   1250   1250  99985687  RISE       1
Net_927/main_0                   macrocell163   3749   4999  99991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_927/clock_0                                            macrocell163        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:txn\/main_6
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q  macrocell101   1250   1250  99991532  RISE       1
\UART_MODX_2:BUART:txn\/main_6   macrocell97    3708   4958  99991532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99981854  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_2               macrocell98     4750   4940  99991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991550p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99981854  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_2               macrocell100    4750   4940  99991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_2  macrocell75   3669   4919  99991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q               macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_1  macrocell77   3669   4919  99991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_last\/q          macrocell111   1250   1250  99991581  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_6  macrocell105   3659   4909  99991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell98   1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_0  macrocell98   3623   4873  99991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell98    1250   1250  99981921  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_0  macrocell100   3623   4873  99991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991636  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_0   macrocell76   2914   4854  99991636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991636  RISE       1
MODIN1_1/main_1                               macrocell78   2914   4854  99991636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991636  RISE       1
MODIN1_0/main_1                               macrocell79   2914   4854  99991636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991639  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_2   macrocell76   2911   4851  99991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991656  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_1   macrocell76   2894   4834  99991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99991656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991656  RISE       1
MODIN1_1/main_2                               macrocell78   2894   4834  99991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99991656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991656  RISE       1
MODIN1_0/main_2                               macrocell79   2894   4834  99991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell56   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell57   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell57         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_2  macrocell58   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell58         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_6/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_6/clock_0
Path slack     : 99991663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell53   1250   1250  99985307  RISE       1
AMuxHw_1_Decoder_one_hot_6/main_2  macrocell61   3577   4827  99991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_6/clock_0                         macrocell61         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_1  macrocell104   3524   4774  99991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_1  macrocell105   3524   4774  99991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99991716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q               macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_1  macrocell107   3524   4774  99991716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell107        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991736  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_8         macrocell75   2814   4754  99991736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991749  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_10        macrocell72   2801   4741  99991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991749  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_7       macrocell73   2801   4741  99991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991749  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_7         macrocell74   2801   4741  99991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991736  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_9         macrocell72   2797   4737  99991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991736  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_6       macrocell73   2797   4737  99991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991736  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_6         macrocell74   2797   4737  99991753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991749  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_9         macrocell75   2796   4736  99991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991757  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_8         macrocell72   2793   4733  99991757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991757  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_5       macrocell73   2793   4733  99991757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991757  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_5         macrocell74   2793   4733  99991757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991757  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_7         macrocell75   2792   4732  99991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell94   1250   1250  99986211  RISE       1
MODIN5_1/main_4  macrocell93   3461   4711  99991779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell94   1250   1250  99986211  RISE       1
MODIN5_0/main_3  macrocell94   3461   4711  99991779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell78   1250   1250  99987025  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_6  macrocell72   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell78   1250   1250  99987025  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_6  macrocell80   3422   4672  99991818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell79   1250   1250  99987035  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_7  macrocell72   3412   4662  99991828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell79   1250   1250  99987035  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_7  macrocell80   3412   4662  99991828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_3  macrocell102   3403   4653  99991837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99991837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q         macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_3  macrocell103   3403   4653  99991837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q        macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_3  macrocell110   3403   4653  99991837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_2   macrocell104   3401   4651  99991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99991839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_2   macrocell105   3401   4651  99991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991848  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_8         macrocell87   2702   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991848  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_5       macrocell88   2702   4642  99991848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_3   macrocell72   3388   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_2  macrocell73   3388   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_2   macrocell74   3388   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_3  macrocell80   3388   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991848  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_5         macrocell89   2698   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991848  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_7         macrocell90   2698   4638  99991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99991865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  99990440  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_3   macrocell75   3375   4625  99991865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99982940  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_2               macrocell68     4386   4576  99991914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99982940  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_2                macrocell70     4386   4576  99991914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  99991111  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_0   macrocell106   2632   4572  99991918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991965  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_10        macrocell87   2585   4525  99991965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991965  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_7       macrocell88   2585   4525  99991965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991965  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_7         macrocell89   2578   4518  99991972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991965  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_9         macrocell90   2578   4518  99991972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_2  macrocell72   3267   4517  99991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99991973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q         macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_1  macrocell73   3267   4517  99991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99991973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_1  macrocell74   3267   4517  99991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q        macrocell72   1250   1250  99984062  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_2  macrocell80   3267   4517  99991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_9         macrocell87   2567   4507  99991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_6       macrocell88   2567   4507  99991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_6         macrocell89   2557   4497  99991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991983  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_8         macrocell90   2557   4497  99991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_1/clock_0
Path slack     : 99992021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_1/main_3  macrocell168   3219   4469  99992021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_1/clock_0                         macrocell168        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_2/clock_0
Path slack     : 99992021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_2/main_3  macrocell169   3219   4469  99992021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_2/clock_0                         macrocell169        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_4/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_4/clock_0
Path slack     : 99992021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_4/main_3  macrocell171   3219   4469  99992021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_4/clock_0                         macrocell171        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_5/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_5/clock_0
Path slack     : 99992021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_5/main_3  macrocell172   3219   4469  99992021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_5/clock_0                         macrocell172        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99992026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell162        0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell162    1250   1250  99992026  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell13   6224   7474  99992026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell13       0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT     slack  edge  Fanout
---------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell109   1250   1250  99986427  RISE       1
MODIN9_1/main_4  macrocell108   3205   4455  99992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99992035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT     slack  edge  Fanout
---------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell109   1250   1250  99986427  RISE       1
MODIN9_0/main_3  macrocell109   3205   4455  99992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_3  macrocell167   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell167        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_3  macrocell170   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell170        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_6/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_6/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_6/main_3  macrocell173   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_6/clock_0                         macrocell173        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_0/q
Path End       : AMuxHw_2_Decoder_one_hot_7/main_3
Capture Clock  : AMuxHw_2_Decoder_one_hot_7/clock_0
Path slack     : 99992044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_0/clock_0                          macrocell166        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_0/q        macrocell166   1250   1250  99986678  RISE       1
AMuxHw_2_Decoder_one_hot_7/main_3  macrocell174   3196   4446  99992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_7/clock_0                         macrocell174        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT     slack  edge  Fanout
---------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell108   1250   1250  99986448  RISE       1
MODIN9_1/main_3  macrocell108   3184   4434  99992056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 99992124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell56   3116   4366  99992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 99992124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell57   3116   4366  99992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell57         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 99992124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_3  macrocell58   3116   4366  99992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell58         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_6/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_6/clock_0
Path slack     : 99992124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_6/main_3  macrocell61   3116   4366  99992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_6/clock_0                         macrocell61         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 99992141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell56   3099   4349  99992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                         macrocell56         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 99992141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell57   3099   4349  99992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                         macrocell57         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_3/clock_0
Path slack     : 99992141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_3/main_1  macrocell58   3099   4349  99992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_3/clock_0                         macrocell58         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_6/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_6/clock_0
Path slack     : 99992141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_6/main_1  macrocell61   3099   4349  99992141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_6/clock_0                         macrocell61         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  99992226  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_2   macrocell106   2324   4264  99992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_3   macrocell87   3010   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q   macrocell91   1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_2  macrocell88   3010   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_3  macrocell95   3010   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991359  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_9         macrocell102   2317   4257  99992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  99991359  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_6       macrocell103   2317   4257  99992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991361  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_8         macrocell102   2315   4255  99992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  99991361  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_5       macrocell103   2315   4255  99992235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  99991311  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_1   macrocell106   2310   4250  99992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 99992262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell55   2978   4228  99992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell55         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_4/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_4/clock_0
Path slack     : 99992262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_4/main_3  macrocell59   2978   4228  99992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_4/clock_0                         macrocell59         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_5/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_5/clock_0
Path slack     : 99992262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_5/main_3  macrocell60   2978   4228  99992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_5/clock_0                         macrocell60         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_7/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_7/clock_0
Path slack     : 99992262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell54   1250   1250  99986158  RISE       1
AMuxHw_1_Decoder_one_hot_7/main_3  macrocell62   2978   4228  99992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_7/clock_0                         macrocell62         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992294  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_1   macrocell91   2256   4196  99992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992294  RISE       1
MODIN5_1/main_2                               macrocell93   2256   4196  99992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992294  RISE       1
MODIN5_0/main_2                               macrocell94   2256   4196  99992294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell55   2944   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                         macrocell55         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_4/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_4/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_4/main_1  macrocell59   2944   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_4/clock_0                         macrocell59         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_5/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_5/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_5/main_1  macrocell60   2944   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_5/clock_0                         macrocell60         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_2/q
Path End       : AMuxHw_1_Decoder_one_hot_7/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_7/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_2/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
AMuxHw_1_Decoder_old_id_2/q        macrocell52   1250   1250  99986176  RISE       1
AMuxHw_1_Decoder_one_hot_7/main_1  macrocell62   2944   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_7/clock_0                         macrocell62         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99992301  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_2   macrocell91   2249   4189  99992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992304  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_0   macrocell91   2246   4186  99992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992304  RISE       1
MODIN5_1/main_1                               macrocell93   2246   4186  99992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992304  RISE       1
MODIN5_0/main_1                               macrocell94   2246   4186  99992304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_2   macrocell89   2872   4122  99992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  99989720  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_3   macrocell90   2872   4122  99992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:txn\/main_5
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99989316  RISE       1
\UART_MODX_1:BUART:txn\/main_5                      macrocell66     3898   4088  99992402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell99   1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_1  macrocell99   2805   4055  99992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q      macrocell99    1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_1  macrocell101   2805   4055  99992435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell99   1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_1  macrocell98   2799   4049  99992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell99    1250   1250  99982745  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_1  macrocell100   2799   4049  99992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell84   1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_1  macrocell84   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell101   1250   1250  99991532  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_5  macrocell99    2791   4041  99992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:txn\/main_2
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q  macrocell84   1250   1250  99983501  RISE       1
\UART_MODX_0:BUART:txn\/main_2    macrocell82   2782   4032  99992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_4  macrocell72   2778   4028  99992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q         macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_3  macrocell73   2778   4028  99992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_3  macrocell74   2778   4028  99992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q        macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_4  macrocell80   2778   4028  99992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell101   1250   1250  99991532  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_5  macrocell98    2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell101   1250   1250  99991532  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_5  macrocell100   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_4  macrocell75   2763   4013  99992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q               macrocell74   1250   1250  99984967  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_2  macrocell77   2763   4013  99992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992490  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_4               macrocell98     3810   4000  99992490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992490  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_4               macrocell100    3810   4000  99992490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99992492  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_4               macrocell83     3808   3998  99992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99992492  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_4               macrocell85     3808   3998  99992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_3  macrocell89   2686   3936  99992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_4  macrocell90   2686   3936  99992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q               macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_2  macrocell92   2686   3936  99992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell92         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_4  macrocell87   2674   3924  99992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q         macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_3  macrocell88   2674   3924  99992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q        macrocell89   1250   1250  99985104  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_4  macrocell95   2674   3924  99992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_3  macrocell104   2620   3870  99992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_3  macrocell105   2620   3870  99992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q               macrocell104   1250   1250  99984313  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_2  macrocell107   2620   3870  99992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell107        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell85   1250   1250  99981950  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_3  macrocell83   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell85   1250   1250  99981950  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_3  macrocell85   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q      macrocell85   1250   1250  99981950  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_3  macrocell86   2619   3869  99992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell78   1250   1250  99987025  RISE       1
MODIN1_1/main_3  macrocell78   2614   3864  99992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_1  macrocell102   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q         macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_1  macrocell103   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q        macrocell102   1250   1250  99985109  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_1  macrocell110   2607   3857  99992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_2   macrocell102   2606   3856  99992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell102        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q   macrocell106   1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_2  macrocell103   2606   3856  99992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell103        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell106   1250   1250  99989226  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_2  macrocell110   2606   3856  99992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell79   1250   1250  99987035  RISE       1
MODIN1_1/main_4  macrocell78   2604   3854  99992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell79   1250   1250  99987035  RISE       1
MODIN1_0/main_3  macrocell79   2604   3854  99992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_5  macrocell72   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q         macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_4  macrocell73   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_4  macrocell74   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q        macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_5  macrocell80   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_5  macrocell75   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q               macrocell75   1250   1250  99985135  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_3  macrocell77   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_4  macrocell89   2535   3785  99992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_5  macrocell90   2535   3785  99992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q               macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_3  macrocell92   2535   3785  99992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell92         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_5  macrocell87   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q         macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_4  macrocell88   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q        macrocell90   1250   1250  99985255  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_5  macrocell95   2534   3784  99992706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell93   1250   1250  99987140  RISE       1
MODIN5_1/main_3  macrocell93   2532   3782  99992708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                             macrocell93   1250   1250  99987140  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_6  macrocell87   2530   3780  99992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell87         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                              macrocell93   1250   1250  99987140  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_6  macrocell95   2530   3780  99992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3721
-------------------------------------   ---- 
End-of-path arrival time (ps)           3721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983821  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_2               macrocell84     3531   3721  99992769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell84         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:txn\/q
Path End       : \UART_MODX_1:BUART:txn\/main_0
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:txn\/q       macrocell66   1250   1250  99992941  RISE       1
\UART_MODX_1:BUART:txn\/main_0  macrocell66   2299   3549  99992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_last\/q          macrocell81   1250   1250  99992945  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_6  macrocell75   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:txn\/q
Path End       : \UART_MODX_0:BUART:txn\/main_0
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:txn\/q       macrocell82   1250   1250  99992945  RISE       1
\UART_MODX_0:BUART:txn\/main_0  macrocell82   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_0/clock_0
Path slack     : 99992949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_0/main_2  macrocell167   2291   3541  99992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_0/clock_0                         macrocell167        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_3/clock_0
Path slack     : 99992949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_3/main_2  macrocell170   2291   3541  99992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_3/clock_0                         macrocell170        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_6/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_6/clock_0
Path slack     : 99992949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_6/main_2  macrocell173   2291   3541  99992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_6/clock_0                         macrocell173        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_2_Decoder_old_id_1/q
Path End       : AMuxHw_2_Decoder_one_hot_7/main_2
Capture Clock  : AMuxHw_2_Decoder_one_hot_7/clock_0
Path slack     : 99992949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_old_id_1/clock_0                          macrocell165        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
AMuxHw_2_Decoder_old_id_1/q        macrocell165   1250   1250  99985770  RISE       1
AMuxHw_2_Decoder_one_hot_7/main_2  macrocell174   2291   3541  99992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
AMuxHw_2_Decoder_one_hot_7/clock_0                         macrocell174        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:txn\/q
Path End       : \UART_MODX_2:BUART:txn\/main_0
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:txn\/q       macrocell97   1250   1250  99992952  RISE       1
\UART_MODX_2:BUART:txn\/main_0  macrocell97   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99992982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell161        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell161   1250   1250  99992982  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell162   2258   3508  99992982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell162        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99993004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_last\/q          macrocell96   1250   1250  99993004  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_6  macrocell90   2236   3486  99993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99993079p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_load_fifo\/q            macrocell88     1250   1250  99985614  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2541   3791  99993079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:txn\/main_5
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99993403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3087
-------------------------------------   ---- 
End-of-path arrival time (ps)           3087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99992492  RISE       1
\UART_MODX_0:BUART:txn\/main_5                      macrocell82     2897   3087  99993403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:txn\/main_5
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99993415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3075
-------------------------------------   ---- 
End-of-path arrival time (ps)           3075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99992490  RISE       1
\UART_MODX_2:BUART:txn\/main_5                      macrocell97     2885   3075  99993415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_status_3\/q
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99994631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell95         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_status_3\/q       macrocell95    1250   1250  99994631  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_3  statusicell4   3619   4869  99994631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_status_3\/q
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99995355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell110        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_status_3\/q       macrocell110   1250   1250  99995355  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_3  statusicell6   2895   4145  99995355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

