<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1015" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1015{left:69px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.09px;}
#t2_1015{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1015{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1015{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1015{left:70px;bottom:1083px;letter-spacing:0.18px;}
#t6_1015{left:360px;bottom:428px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1015{left:70px;bottom:315px;letter-spacing:0.13px;}
#t8_1015{left:70px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t9_1015{left:70px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_1015{left:70px;bottom:259px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_1015{left:70px;bottom:236px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_1015{left:70px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_1015{left:70px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1015{left:70px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1015{left:70px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tg_1015{left:70px;bottom:146px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_1015{left:70px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1015{left:70px;bottom:112px;letter-spacing:-0.14px;}
#tj_1015{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tk_1015{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tl_1015{left:341px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tm_1015{left:401px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_1015{left:401px;bottom:1050px;letter-spacing:-0.12px;}
#to_1015{left:401px;bottom:1034px;letter-spacing:-0.15px;}
#tp_1015{left:474px;bottom:1065px;letter-spacing:-0.12px;}
#tq_1015{left:474px;bottom:1050px;letter-spacing:-0.12px;}
#tr_1015{left:474px;bottom:1034px;letter-spacing:-0.17px;}
#ts_1015{left:555px;bottom:1065px;letter-spacing:-0.12px;}
#tt_1015{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#tu_1015{left:75px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_1015{left:341px;bottom:1011px;}
#tw_1015{left:401px;bottom:1011px;letter-spacing:-0.12px;}
#tx_1015{left:474px;bottom:1011px;letter-spacing:-0.15px;}
#ty_1015{left:555px;bottom:1011px;letter-spacing:-0.12px;}
#tz_1015{left:555px;bottom:995px;letter-spacing:-0.11px;}
#t10_1015{left:555px;bottom:978px;letter-spacing:-0.11px;}
#t11_1015{left:75px;bottom:955px;letter-spacing:-0.11px;}
#t12_1015{left:75px;bottom:938px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_1015{left:341px;bottom:955px;}
#t14_1015{left:401px;bottom:955px;letter-spacing:-0.13px;}
#t15_1015{left:474px;bottom:955px;letter-spacing:-0.15px;}
#t16_1015{left:555px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_1015{left:555px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t18_1015{left:75px;bottom:915px;letter-spacing:-0.12px;}
#t19_1015{left:75px;bottom:898px;letter-spacing:-0.14px;}
#t1a_1015{left:341px;bottom:915px;}
#t1b_1015{left:401px;bottom:915px;letter-spacing:-0.12px;}
#t1c_1015{left:474px;bottom:915px;letter-spacing:-0.15px;}
#t1d_1015{left:555px;bottom:915px;letter-spacing:-0.11px;}
#t1e_1015{left:555px;bottom:898px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1f_1015{left:75px;bottom:875px;letter-spacing:-0.12px;}
#t1g_1015{left:75px;bottom:858px;letter-spacing:-0.14px;}
#t1h_1015{left:341px;bottom:875px;}
#t1i_1015{left:401px;bottom:875px;}
#t1j_1015{left:410px;bottom:882px;}
#t1k_1015{left:416px;bottom:875px;letter-spacing:-0.14px;}
#t1l_1015{left:71px;bottom:530px;letter-spacing:-0.14px;}
#t1m_1015{left:70px;bottom:511px;letter-spacing:-0.12px;}
#t1n_1015{left:474px;bottom:875px;letter-spacing:-0.17px;}
#t1o_1015{left:555px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_1015{left:555px;bottom:859px;letter-spacing:-0.11px;}
#t1q_1015{left:555px;bottom:842px;letter-spacing:-0.11px;}
#t1r_1015{left:75px;bottom:819px;letter-spacing:-0.12px;}
#t1s_1015{left:75px;bottom:802px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_1015{left:341px;bottom:819px;}
#t1u_1015{left:401px;bottom:819px;letter-spacing:-0.11px;}
#t1v_1015{left:474px;bottom:819px;letter-spacing:-0.18px;}
#t1w_1015{left:555px;bottom:819px;letter-spacing:-0.12px;}
#t1x_1015{left:555px;bottom:802px;letter-spacing:-0.12px;}
#t1y_1015{left:555px;bottom:785px;letter-spacing:-0.13px;}
#t1z_1015{left:75px;bottom:762px;letter-spacing:-0.12px;}
#t20_1015{left:75px;bottom:745px;letter-spacing:-0.14px;}
#t21_1015{left:341px;bottom:762px;}
#t22_1015{left:401px;bottom:762px;letter-spacing:-0.09px;}
#t23_1015{left:418px;bottom:769px;}
#t24_1015{left:70px;bottom:490px;letter-spacing:-0.11px;}
#t25_1015{left:474px;bottom:762px;letter-spacing:-0.18px;}
#t26_1015{left:555px;bottom:762px;letter-spacing:-0.12px;}
#t27_1015{left:555px;bottom:745px;letter-spacing:-0.12px;}
#t28_1015{left:555px;bottom:729px;letter-spacing:-0.13px;}
#t29_1015{left:75px;bottom:706px;letter-spacing:-0.12px;}
#t2a_1015{left:75px;bottom:689px;letter-spacing:-0.14px;}
#t2b_1015{left:341px;bottom:706px;}
#t2c_1015{left:401px;bottom:706px;letter-spacing:-0.12px;}
#t2d_1015{left:474px;bottom:706px;letter-spacing:-0.17px;}
#t2e_1015{left:555px;bottom:706px;letter-spacing:-0.12px;}
#t2f_1015{left:555px;bottom:689px;letter-spacing:-0.11px;}
#t2g_1015{left:555px;bottom:672px;letter-spacing:-0.11px;}
#t2h_1015{left:75px;bottom:649px;letter-spacing:-0.12px;}
#t2i_1015{left:75px;bottom:632px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_1015{left:341px;bottom:649px;}
#t2k_1015{left:401px;bottom:649px;letter-spacing:-0.11px;}
#t2l_1015{left:474px;bottom:649px;letter-spacing:-0.17px;}
#t2m_1015{left:555px;bottom:649px;letter-spacing:-0.12px;}
#t2n_1015{left:555px;bottom:632px;letter-spacing:-0.12px;}
#t2o_1015{left:555px;bottom:616px;letter-spacing:-0.13px;}
#t2p_1015{left:75px;bottom:593px;letter-spacing:-0.12px;}
#t2q_1015{left:75px;bottom:576px;letter-spacing:-0.14px;}
#t2r_1015{left:341px;bottom:593px;}
#t2s_1015{left:401px;bottom:593px;letter-spacing:-0.12px;}
#t2t_1015{left:436px;bottom:599px;}
#t2u_1015{left:474px;bottom:593px;letter-spacing:-0.17px;}
#t2v_1015{left:555px;bottom:593px;letter-spacing:-0.12px;}
#t2w_1015{left:555px;bottom:576px;letter-spacing:-0.12px;}
#t2x_1015{left:555px;bottom:559px;letter-spacing:-0.13px;}
#t2y_1015{left:85px;bottom:407px;letter-spacing:-0.14px;}
#t2z_1015{left:156px;bottom:407px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t30_1015{left:285px;bottom:407px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t31_1015{left:434px;bottom:407px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t32_1015{left:588px;bottom:407px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t33_1015{left:742px;bottom:407px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t34_1015{left:99px;bottom:383px;}
#t35_1015{left:180px;bottom:383px;letter-spacing:-0.1px;}
#t36_1015{left:273px;bottom:383px;letter-spacing:-0.13px;}
#t37_1015{left:426px;bottom:383px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t38_1015{left:604px;bottom:383px;letter-spacing:-0.15px;}
#t39_1015{left:763px;bottom:383px;letter-spacing:-0.1px;}
#t3a_1015{left:99px;bottom:358px;}
#t3b_1015{left:151px;bottom:358px;letter-spacing:-0.12px;}
#t3c_1015{left:273px;bottom:358px;letter-spacing:-0.13px;}
#t3d_1015{left:426px;bottom:358px;letter-spacing:-0.12px;}
#t3e_1015{left:604px;bottom:358px;letter-spacing:-0.15px;}
#t3f_1015{left:763px;bottom:358px;letter-spacing:-0.13px;}

.s1_1015{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1015{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1015{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1015{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1015{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1015{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1015{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1015{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1015{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1015" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1015Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1015" style="-webkit-user-select: none;"><object width="935" height="1210" data="1015/1015.svg" type="image/svg+xml" id="pdf1015" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1015" class="t s1_1015">PEXTRB/PEXTRD/PEXTRQ—Extract Byte/Dword/Qword </span>
<span id="t2_1015" class="t s2_1015">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1015" class="t s1_1015">Vol. 2B </span><span id="t4_1015" class="t s1_1015">4-281 </span>
<span id="t5_1015" class="t s3_1015">PEXTRB/PEXTRD/PEXTRQ—Extract Byte/Dword/Qword </span>
<span id="t6_1015" class="t s4_1015">Instruction Operand Encoding </span>
<span id="t7_1015" class="t s4_1015">Description </span>
<span id="t8_1015" class="t s5_1015">Extract a byte/dword/qword integer value from the source XMM register at a byte/dword/qword offset determined </span>
<span id="t9_1015" class="t s5_1015">from imm8[3:0]. The destination can be a register or byte/dword/qword memory location. If the destination is a </span>
<span id="ta_1015" class="t s5_1015">register, the upper bits of the register are zero extended. </span>
<span id="tb_1015" class="t s5_1015">In legacy non-VEX encoded version and if the destination operand is a register, the default operand size in 64-bit </span>
<span id="tc_1015" class="t s5_1015">mode for PEXTRB/PEXTRD is 64 bits, the bits above the least significant byte/dword data are filled with zeros. </span>
<span id="td_1015" class="t s5_1015">PEXTRQ is not encodable in non-64-bit modes and requires REX.W in 64-bit mode. </span>
<span id="te_1015" class="t s5_1015">Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the </span>
<span id="tf_1015" class="t s5_1015">instruction will #UD. In EVEX.128 encoded versions, EVEX.vvvv is reserved and must be 1111b, EVEX.L”L must be </span>
<span id="tg_1015" class="t s5_1015">0, otherwise the instruction will #UD. If the destination operand is a register, the default operand size in 64-bit </span>
<span id="th_1015" class="t s5_1015">mode for VPEXTRB/VPEXTRD is 64 bits, the bits above the least significant byte/word/dword data are filled with </span>
<span id="ti_1015" class="t s5_1015">zeros. </span>
<span id="tj_1015" class="t s6_1015">Opcode/ </span>
<span id="tk_1015" class="t s6_1015">Instruction </span>
<span id="tl_1015" class="t s6_1015">Op/ En </span><span id="tm_1015" class="t s6_1015">64/32 bit </span>
<span id="tn_1015" class="t s6_1015">Mode </span>
<span id="to_1015" class="t s6_1015">Support </span>
<span id="tp_1015" class="t s6_1015">CPUID </span>
<span id="tq_1015" class="t s6_1015">Feature </span>
<span id="tr_1015" class="t s6_1015">Flag </span>
<span id="ts_1015" class="t s6_1015">Description </span>
<span id="tt_1015" class="t s7_1015">66 0F 3A 14 /r ib </span>
<span id="tu_1015" class="t s7_1015">PEXTRB reg/m8, xmm2, imm8 </span>
<span id="tv_1015" class="t s7_1015">A </span><span id="tw_1015" class="t s7_1015">V/V </span><span id="tx_1015" class="t s7_1015">SSE4_1 </span><span id="ty_1015" class="t s7_1015">Extract a byte integer value from xmm2 at the </span>
<span id="tz_1015" class="t s7_1015">source byte offset specified by imm8 into reg or </span>
<span id="t10_1015" class="t s7_1015">m8. The upper bits of r32 or r64 are zeroed. </span>
<span id="t11_1015" class="t s7_1015">66 0F 3A 16 /r ib </span>
<span id="t12_1015" class="t s7_1015">PEXTRD r/m32, xmm2, imm8 </span>
<span id="t13_1015" class="t s7_1015">A </span><span id="t14_1015" class="t s7_1015">V/V </span><span id="t15_1015" class="t s7_1015">SSE4_1 </span><span id="t16_1015" class="t s7_1015">Extract a dword integer value from xmm2 at the </span>
<span id="t17_1015" class="t s7_1015">source dword offset specified by imm8 into r/m32. </span>
<span id="t18_1015" class="t s7_1015">66 REX.W 0F 3A 16 /r ib </span>
<span id="t19_1015" class="t s7_1015">PEXTRQ r/m64, xmm2, imm8 </span>
<span id="t1a_1015" class="t s7_1015">A </span><span id="t1b_1015" class="t s7_1015">V/N.E. </span><span id="t1c_1015" class="t s7_1015">SSE4_1 </span><span id="t1d_1015" class="t s7_1015">Extract a qword integer value from xmm2 at the </span>
<span id="t1e_1015" class="t s7_1015">source qword offset specified by imm8 into r/m64. </span>
<span id="t1f_1015" class="t s7_1015">VEX.128.66.0F3A.W0 14 /r ib </span>
<span id="t1g_1015" class="t s7_1015">VPEXTRB reg/m8, xmm2, imm8 </span>
<span id="t1h_1015" class="t s7_1015">A </span><span id="t1i_1015" class="t s7_1015">V </span>
<span id="t1j_1015" class="t s8_1015">1 </span>
<span id="t1k_1015" class="t s7_1015">/V </span>
<span id="t1l_1015" class="t s9_1015">NOTES: </span>
<span id="t1m_1015" class="t s7_1015">1. In 64-bit mode, VEX.W1 is ignored for VPEXTRB (similar to legacy REX.W=1 prefix in PEXTRB). </span>
<span id="t1n_1015" class="t s7_1015">AVX </span><span id="t1o_1015" class="t s7_1015">Extract a byte integer value from xmm2 at the </span>
<span id="t1p_1015" class="t s7_1015">source byte offset specified by imm8 into reg or </span>
<span id="t1q_1015" class="t s7_1015">m8. The upper bits of r64/r32 is filled with zeros. </span>
<span id="t1r_1015" class="t s7_1015">VEX.128.66.0F3A.W0 16 /r ib </span>
<span id="t1s_1015" class="t s7_1015">VPEXTRD r32/m32, xmm2, imm8 </span>
<span id="t1t_1015" class="t s7_1015">A </span><span id="t1u_1015" class="t s7_1015">V/V </span><span id="t1v_1015" class="t s7_1015">AVX </span><span id="t1w_1015" class="t s7_1015">Extract a dword integer value from xmm2 at the </span>
<span id="t1x_1015" class="t s7_1015">source dword offset specified by imm8 into </span>
<span id="t1y_1015" class="t s7_1015">r32/m32. </span>
<span id="t1z_1015" class="t s7_1015">VEX.128.66.0F3A.W1 16 /r ib </span>
<span id="t20_1015" class="t s7_1015">VPEXTRQ r64/m64, xmm2, imm8 </span>
<span id="t21_1015" class="t s7_1015">A </span><span id="t22_1015" class="t s7_1015">V/I </span>
<span id="t23_1015" class="t s8_1015">2 </span>
<span id="t24_1015" class="t s7_1015">2. VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used. </span>
<span id="t25_1015" class="t s7_1015">AVX </span><span id="t26_1015" class="t s7_1015">Extract a qword integer value from xmm2 at the </span>
<span id="t27_1015" class="t s7_1015">source dword offset specified by imm8 into </span>
<span id="t28_1015" class="t s7_1015">r64/m64. </span>
<span id="t29_1015" class="t s7_1015">EVEX.128.66.0F3A.WIG 14 /r ib </span>
<span id="t2a_1015" class="t s7_1015">VPEXTRB reg/m8, xmm2, imm8 </span>
<span id="t2b_1015" class="t s7_1015">B </span><span id="t2c_1015" class="t s7_1015">V/V </span><span id="t2d_1015" class="t s7_1015">AVX512BW </span><span id="t2e_1015" class="t s7_1015">Extract a byte integer value from xmm2 at the </span>
<span id="t2f_1015" class="t s7_1015">source byte offset specified by imm8 into reg or </span>
<span id="t2g_1015" class="t s7_1015">m8. The upper bits of r64/r32 is filled with zeros. </span>
<span id="t2h_1015" class="t s7_1015">EVEX.128.66.0F3A.W0 16 /r ib </span>
<span id="t2i_1015" class="t s7_1015">VPEXTRD r32/m32, xmm2, imm8 </span>
<span id="t2j_1015" class="t s7_1015">B </span><span id="t2k_1015" class="t s7_1015">V/V </span><span id="t2l_1015" class="t s7_1015">AVX512DQ </span><span id="t2m_1015" class="t s7_1015">Extract a dword integer value from xmm2 at the </span>
<span id="t2n_1015" class="t s7_1015">source dword offset specified by imm8 into </span>
<span id="t2o_1015" class="t s7_1015">r32/m32. </span>
<span id="t2p_1015" class="t s7_1015">EVEX.128.66.0F3A.W1 16 /r ib </span>
<span id="t2q_1015" class="t s7_1015">VPEXTRQ r64/m64, xmm2, imm8 </span>
<span id="t2r_1015" class="t s7_1015">B </span><span id="t2s_1015" class="t s7_1015">V/N.E. </span>
<span id="t2t_1015" class="t s8_1015">2 </span>
<span id="t2u_1015" class="t s7_1015">AVX512DQ </span><span id="t2v_1015" class="t s7_1015">Extract a qword integer value from xmm2 at the </span>
<span id="t2w_1015" class="t s7_1015">source dword offset specified by imm8 into </span>
<span id="t2x_1015" class="t s7_1015">r64/m64. </span>
<span id="t2y_1015" class="t s6_1015">Op/En </span><span id="t2z_1015" class="t s6_1015">Tuple Type </span><span id="t30_1015" class="t s6_1015">Operand 1 </span><span id="t31_1015" class="t s6_1015">Operand 2 </span><span id="t32_1015" class="t s6_1015">Operand 3 </span><span id="t33_1015" class="t s6_1015">Operand 4 </span>
<span id="t34_1015" class="t s7_1015">A </span><span id="t35_1015" class="t s7_1015">N/A </span><span id="t36_1015" class="t s7_1015">ModRM:r/m (w) </span><span id="t37_1015" class="t s7_1015">ModRM:reg (r) </span><span id="t38_1015" class="t s7_1015">imm8 </span><span id="t39_1015" class="t s7_1015">N/A </span>
<span id="t3a_1015" class="t s7_1015">B </span><span id="t3b_1015" class="t s7_1015">Tuple1 Scalar </span><span id="t3c_1015" class="t s7_1015">ModRM:r/m (w) </span><span id="t3d_1015" class="t s7_1015">ModRM:reg (r) </span><span id="t3e_1015" class="t s7_1015">imm8 </span><span id="t3f_1015" class="t s7_1015">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
