/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  reg [3:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  reg [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[89] ? in_data[53] : in_data[10];
  assign celloutsig_1_11z = ~in_data[127];
  assign celloutsig_1_12z = celloutsig_1_0z | celloutsig_1_4z;
  reg [4:0] _03_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_7z;
  assign out_data[4:0] = _03_;
  assign celloutsig_0_3z = in_data[32:17] >= { in_data[12:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[34:19] >= { in_data[81:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[127:116] >= in_data[172:161];
  assign celloutsig_1_8z = celloutsig_1_1z[13:2] >= celloutsig_1_1z[12:1];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } > { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[103:102], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } > { in_data[123:117], celloutsig_1_4z };
  assign celloutsig_1_3z = { celloutsig_1_1z[9:6], celloutsig_1_0z } <= celloutsig_1_1z[7:3];
  assign celloutsig_1_9z = { celloutsig_1_1z[9:5], celloutsig_1_4z, celloutsig_1_5z } && { celloutsig_1_1z[4:0], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_10z[3:0] && celloutsig_1_10z[4:1];
  assign celloutsig_1_0z = ! in_data[150:122];
  assign celloutsig_1_19z = { celloutsig_1_1z[10:3], celloutsig_1_17z } * { celloutsig_1_1z[11:8], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_7z[4:2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z } * { in_data[26:20], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[44:42] * { in_data[53:52], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[88] & celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_0z & celloutsig_0_6z;
  assign celloutsig_1_2z = celloutsig_1_1z[8] & in_data[178];
  assign celloutsig_0_4z = ^ { in_data[61:52], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } >>> in_data[101:96];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[90:89], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 16'h0000;
    else if (!clkin_data[96]) celloutsig_1_1z = { in_data[144:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_14z) | (in_data[110] & celloutsig_1_14z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_3z) | (celloutsig_1_1z[0] & celloutsig_1_1z[7]));
  assign { out_data[131:128], out_data[104:96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
