Information: Updating design information... (UID-85)
Warning: Design 'BitBlade' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : BitBlade
Version: N-2017.09-SP3
Date   : Mon Oct 25 02:24:20 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: BitBlade_column_13/PE_reg_11/PE_sum_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BitBlade_column_13/acc_reg/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BitBlade           1000000               saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J97_9
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J36_9
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J61_7
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J67_0
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BitBlade_column_13/PE_reg_11/PE_sum_out_reg[1]/CLK (DFFSSRX1_HVT)
                                                          0.00 #     0.00 r
  BitBlade_column_13/PE_reg_11/PE_sum_out_reg[1]/QN (DFFSSRX1_HVT)
                                                          0.16       0.16 f
  U112907/Y (INVX1_HVT)                                   0.05       0.21 r
  U146828/Y (AND2X1_HVT)                                  0.08       0.30 r
  add_13_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/B[1] (BitBlade_DW01_add_J97_9)
                                                          0.00       0.30 r
  add_13_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U191/Y (OR2X2_HVT)
                                                          0.08       0.38 r
  add_13_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U177/Y (NAND2X0_HVT)
                                                          0.07       0.46 f
  add_13_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U232/Y (XNOR2X2_HVT)
                                                          0.14       0.60 f
  add_13_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/SUM[1] (BitBlade_DW01_add_J97_9)
                                                          0.00       0.60 f
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/B[1] (BitBlade_DW01_add_J36_9)
                                                          0.00       0.60 f
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U180/Y (NOR2X0_HVT)
                                                          0.11       0.70 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U223/Y (OA22X1_HVT)
                                                          0.09       0.80 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U227/Y (OA22X1_HVT)
                                                          0.13       0.92 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U208/Y (OAI22X1_HVT)
                                                          0.12       1.04 f
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U155/Y (AOI21X1_HVT)
                                                          0.12       1.16 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U235/Y (OA21X1_HVT)
                                                          0.11       1.27 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U236/Y (INVX2_HVT)
                                                          0.04       1.30 f
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U220/Y (AO21X1_HVT)
                                                          0.11       1.42 f
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U193/Y (XOR3X1_HVT)
                                                          0.11       1.53 r
  add_3_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/SUM[8] (BitBlade_DW01_add_J36_9)
                                                          0.00       1.53 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/B[8] (BitBlade_DW01_add_J61_7)
                                                          0.00       1.53 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U203/Y (OR2X1_HVT)
                                                          0.10       1.63 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U175/Y (INVX2_HVT)
                                                          0.03       1.66 f
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U173/Y (NOR2X2_HVT)
                                                          0.11       1.77 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U102/Y (AOI21X1_HVT)
                                                          0.13       1.90 f
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U218/Y (OA21X1_HVT)
                                                          0.08       1.98 f
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U219/Y (INVX1_HVT)
                                                          0.03       2.01 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U68/Y (AOI21X1_HVT)
                                                          0.14       2.15 f
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U193/Y (OAI221X1_HVT)
                                                          0.14       2.30 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U227/Y (AO22X1_HVT)
                                                          0.09       2.39 r
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U167/Y (XOR3X1_HVT)
                                                          0.12       2.51 f
  add_2_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/SUM[18] (BitBlade_DW01_add_J61_7)
                                                          0.00       2.51 f
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/A[18] (BitBlade_DW01_add_J67_0)
                                                          0.00       2.51 f
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U160/Y (OR2X1_HVT)
                                                          0.08       2.59 f
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U195/Y (INVX1_HVT)
                                                          0.03       2.61 r
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U194/Y (OA21X1_HVT)
                                                          0.09       2.70 r
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U202/Y (INVX1_HVT)
                                                          0.03       2.73 f
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U10/Y (AOI21X1_HVT)
                                                          0.09       2.82 r
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U247/Y (OA21X1_HVT)
                                                          0.09       2.91 r
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/U161/Y (XOR3X1_HVT)
                                                          0.10       3.01 f
  add_0_root_add_0_root_BitBlade_column_13/accumulator_shift/add_25_15/SUM[19] (BitBlade_DW01_add_J67_0)
                                                          0.00       3.01 f
  U145275/Y (AND2X1_HVT)                                  0.07       3.08 f
  BitBlade_column_13/acc_reg/acc_out_reg[19]/D (DFFASX1_HVT)
                                                          0.00       3.08 f
  data arrival time                                                  3.08

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  BitBlade_column_13/acc_reg/acc_out_reg[19]/CLK (DFFASX1_HVT)
                                                          0.00       3.00 r
  library setup time                                     -0.08       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
