# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do DATAPATH_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:02 on May 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v 
# -- Compiling module UC
# 
# Top level modules:
# 	UC
# End time: 14:16:02 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:02 on May 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v 
# -- Compiling module UC_tb
# 
# Top level modules:
# 	UC_tb
# End time: 14:16:02 on May 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  UC_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" UC_tb 
# Start time: 14:16:04 on May 07,2020
# Loading work.UC_tb
# Loading work.UC
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v(27)
#    Time: 40 ns  Iteration: 0  Instance: /UC_tb
# Break in Module UC_tb at C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v line 27
# End time: 14:27:57 on May 07,2020, Elapsed time: 0:11:53
# Errors: 0, Warnings: 0
