Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Nov 26 20:07:14 2023
| Host         : AryanLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Modes_control_sets_placed.rpt
| Design       : Modes
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   482 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              33 |           33 |
| No           | Yes                   | No                     |              63 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  timeVal_reg[9]_LDC_i_1_n_0  |               | timeVal_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[8]_LDC_i_1_n_0  |               | timeVal_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[7]_LDC_i_1_n_0  |               | timeVal_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Bval_reg[1]_LDC_i_1_n_0     |               | Bval_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Bval_reg[2]_LDC_i_1_n_0     |               | Bval_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Bval_reg[3]_LDC_i_1_n_0     |               | Bval_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Aval_reg[2]_LDC_i_1_n_0     |               | Aval_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Aval_reg[1]_LDC_i_1_n_0     |               | Aval_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Aval_reg[0]_LDC_i_1_n_0     |               | Aval_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Aval_reg[3]_LDC_i_1_n_0     |               | Aval_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  Bval_reg[0]_LDC_i_1_n_0     |               | Bval_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  timeVal_reg[4]_LDC_i_1_n_0  |               | timeVal_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[1]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[2]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[2]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[3]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[2]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[1]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[0]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[1]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[0]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[3]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Aval_reg[3]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | Bval_reg[0]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | reset_IBUF                  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              |               | timeVal_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  slow_clk2_BUFG              | timeVal       | timeVal_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[0]_LDC_i_1_n_0  |               | timeVal_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[10]_LDC_i_1_n_0 |               | timeVal_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  timeVal_reg[12]_LDC_i_1_n_0 |               | timeVal_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  timeVal_reg[13]_LDC_i_1_n_0 |               | timeVal_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  timeVal_reg[1]_LDC_i_1_n_0  |               | timeVal_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[11]_LDC_i_1_n_0 |               | timeVal_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  timeVal_reg[2]_LDC_i_1_n_0  |               | timeVal_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[5]_LDC_i_1_n_0  |               | timeVal_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[6]_LDC_i_1_n_0  |               | timeVal_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  timeVal_reg[3]_LDC_i_1_n_0  |               | timeVal_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cl1/CLK                     |               | reset_IBUF                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG               |               | reset_IBUF                  |               11 |             41 |         3.73 |
+------------------------------+---------------+-----------------------------+------------------+----------------+--------------+


