#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr  4 00:17:40 2025
# Process ID: 21712
# Current directory: C:/workspace/rubik/project_rubik
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9968 C:\workspace\rubik\project_rubik\project_rubik.xpr
# Log file: C:/workspace/rubik/project_rubik/vivado.log
# Journal file: C:/workspace/rubik/project_rubik\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/rubik/project_rubik/project_rubik.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/mateo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/mateo/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2019/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design1_processing_system7_0_0
design1_rst_ps7_0_50M_0
design1_axi_smc_0

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 743.305 ; gain = 137.680
open_bd_design {C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:module_ref:rubik_resolver:1.0 - rubik_resolver_0
Adding component instance block -- xilinx.com:module_ref:memory_reader:1.0 - memory_reader_0
Successfully read diagram <design1> from BD file <C:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/design1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.051 ; gain = 23.945
update_compile_order -fileset sources_1
