module top_module( 
    input [2:0] in,
    output [1:0] out );
    always @(*) begin
    out = 2'b00;
        for(int i =0;i<$bits(in);i++) begin
            out = out+in[i]; 
        end
    
    end 
endmodule
