INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GAO/Desktop/Computer-Orgnization-ARM-/Project/2.ALU/ALU.srcs/sim_1/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
