m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VerilogCode/shift_reg/sim
T_opt
!s110 1712048644
V9@f5d?I@Jo<[G[7F;J=C43
Z1 04 12 4 work tb_edge_test fast 0
=1-4ccc6a382129-660bca04-9b-6e94
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2020.4;71
R0
T_opt1
!s110 1712049732
V:3UZB4Cz22ZfBgCN=YIYO2
R1
=1-4ccc6a382129-660bce44-e5-960c
o-quiet -auto_acc_if_foreign -work work +acc
R2
n@_opt1
R3
vedge_test
Z4 !s110 1712049721
!i10b 1
!s100 8]L9MNB2XLYlMXQ[K:M4F0
Z5 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5McU45JKk9`Sc=hj6o1Dj0
Z6 dD:/VerilogCode/edge_test/sim
w1712047380
8D:/VerilogCode/edge_test/rtl/edge_test.v
FD:/VerilogCode/edge_test/rtl/edge_test.v
!i122 14
L0 1 26
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2020.4;71
r1
!s85 0
31
Z9 !s108 1712049721.000000
!s107 D:/VerilogCode/edge_test/rtl/edge_test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VerilogCode/edge_test/rtl/edge_test.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_edge_test
R4
!i10b 1
!s100 C1c=1^Pc7jzQRW`_l3Hd92
R5
I3kb`E9NQeO2<KnKdgm5gf0
R6
w1712049718
8D:/VerilogCode/edge_test/sim/tb/tb_edge_test.v
FD:/VerilogCode/edge_test/sim/tb/tb_edge_test.v
!i122 13
L0 3 35
R7
R8
r1
!s85 0
31
R9
!s107 D:/VerilogCode/edge_test/sim/tb/tb_edge_test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VerilogCode/edge_test/sim/tb/tb_edge_test.v|
!i113 0
R10
R2
