<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/impl/gwsynthesis/pong_pt1_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul  3 14:18:25 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>240</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>222</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>235.816(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>153.374(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>990.764</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
<td>vectOut[0][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.043</td>
<td>9.180</td>
</tr>
<tr>
<td>2</td>
<td>991.854</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
<td>vectOut[1][5]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.052</td>
<td>8.174</td>
</tr>
<tr>
<td>3</td>
<td>992.055</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
<td>vectOut[1][2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.026</td>
<td>7.873</td>
</tr>
<tr>
<td>4</td>
<td>992.265</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>vectOut[1][2]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>7.356</td>
</tr>
<tr>
<td>5</td>
<td>992.265</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>vectOut[0][0]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>7.356</td>
</tr>
<tr>
<td>6</td>
<td>993.480</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>6.211</td>
</tr>
<tr>
<td>7</td>
<td>993.480</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>6.211</td>
</tr>
<tr>
<td>8</td>
<td>993.526</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>6.156</td>
</tr>
<tr>
<td>9</td>
<td>993.912</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>5.758</td>
</tr>
<tr>
<td>10</td>
<td>993.912</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>5.758</td>
</tr>
<tr>
<td>11</td>
<td>993.912</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>5.758</td>
</tr>
<tr>
<td>12</td>
<td>994.111</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.565</td>
</tr>
<tr>
<td>13</td>
<td>994.227</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>5.440</td>
</tr>
<tr>
<td>14</td>
<td>994.303</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.372</td>
</tr>
<tr>
<td>15</td>
<td>994.303</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.372</td>
</tr>
<tr>
<td>16</td>
<td>994.303</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.372</td>
</tr>
<tr>
<td>17</td>
<td>994.312</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>5.372</td>
</tr>
<tr>
<td>18</td>
<td>994.408</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>5.250</td>
</tr>
<tr>
<td>19</td>
<td>994.449</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>5.235</td>
</tr>
<tr>
<td>20</td>
<td>994.449</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>5.235</td>
</tr>
<tr>
<td>21</td>
<td>994.629</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>5.045</td>
</tr>
<tr>
<td>22</td>
<td>994.629</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>5.045</td>
</tr>
<tr>
<td>23</td>
<td>994.629</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>5.045</td>
</tr>
<tr>
<td>24</td>
<td>994.629</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>5.045</td>
</tr>
<tr>
<td>25</td>
<td>994.870</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>4.795</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.281</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>12</td>
<td>0.281</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>13</td>
<td>0.281</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>14</td>
<td>0.287</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>15</td>
<td>0.303</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.234</td>
</tr>
<tr>
<td>16</td>
<td>0.303</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.234</td>
</tr>
<tr>
<td>17</td>
<td>0.303</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.234</td>
</tr>
<tr>
<td>18</td>
<td>0.340</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.365</td>
</tr>
<tr>
<td>19</td>
<td>0.341</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>20</td>
<td>0.350</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>22</td>
<td>0.373</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>23</td>
<td>0.373</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>24</td>
<td>0.373</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>25</td>
<td>0.373</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.180</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>3.401</td>
</tr>
<tr>
<td>2</td>
<td>996.187</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>3.401</td>
</tr>
<tr>
<td>3</td>
<td>996.356</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.235</td>
</tr>
<tr>
<td>4</td>
<td>996.356</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.235</td>
</tr>
<tr>
<td>5</td>
<td>996.356</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.235</td>
</tr>
<tr>
<td>6</td>
<td>996.387</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>3.209</td>
</tr>
<tr>
<td>7</td>
<td>996.548</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.043</td>
</tr>
<tr>
<td>8</td>
<td>996.548</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.043</td>
</tr>
<tr>
<td>9</td>
<td>996.548</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.043</td>
</tr>
<tr>
<td>10</td>
<td>996.548</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.043</td>
</tr>
<tr>
<td>11</td>
<td>996.779</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.799</td>
</tr>
<tr>
<td>12</td>
<td>996.782</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>2.790</td>
</tr>
<tr>
<td>13</td>
<td>996.782</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>2.790</td>
</tr>
<tr>
<td>14</td>
<td>996.782</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>2.790</td>
</tr>
<tr>
<td>15</td>
<td>996.782</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>2.790</td>
</tr>
<tr>
<td>16</td>
<td>996.782</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>2.790</td>
</tr>
<tr>
<td>17</td>
<td>996.963</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.615</td>
</tr>
<tr>
<td>18</td>
<td>996.963</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.615</td>
</tr>
<tr>
<td>19</td>
<td>996.963</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.615</td>
</tr>
<tr>
<td>20</td>
<td>996.972</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.615</td>
</tr>
<tr>
<td>21</td>
<td>997.157</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>2.405</td>
</tr>
<tr>
<td>22</td>
<td>997.272</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.342</td>
</tr>
<tr>
<td>23</td>
<td>997.272</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.342</td>
</tr>
<tr>
<td>24</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>2.168</td>
</tr>
<tr>
<td>25</td>
<td>997.421</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>2.168</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.712</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.660</td>
</tr>
<tr>
<td>2</td>
<td>0.800</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.760</td>
</tr>
<tr>
<td>3</td>
<td>0.800</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.760</td>
</tr>
<tr>
<td>4</td>
<td>0.800</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>0.760</td>
</tr>
<tr>
<td>5</td>
<td>0.809</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.766</td>
</tr>
<tr>
<td>6</td>
<td>0.809</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.766</td>
</tr>
<tr>
<td>7</td>
<td>0.813</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.766</td>
</tr>
<tr>
<td>8</td>
<td>0.813</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.766</td>
</tr>
<tr>
<td>9</td>
<td>0.813</td>
<td>reset_DFFE_Q/Q</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.766</td>
</tr>
<tr>
<td>10</td>
<td>0.813</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.029</td>
<td>0.766</td>
</tr>
<tr>
<td>11</td>
<td>0.816</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.760</td>
</tr>
<tr>
<td>12</td>
<td>0.822</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.762</td>
</tr>
<tr>
<td>13</td>
<td>0.822</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.762</td>
</tr>
<tr>
<td>14</td>
<td>0.822</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.762</td>
</tr>
<tr>
<td>15</td>
<td>0.822</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.762</td>
</tr>
<tr>
<td>16</td>
<td>0.906</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.862</td>
</tr>
<tr>
<td>17</td>
<td>0.906</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.862</td>
</tr>
<tr>
<td>18</td>
<td>0.906</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.862</td>
</tr>
<tr>
<td>19</td>
<td>0.910</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.862</td>
</tr>
<tr>
<td>20</td>
<td>0.971</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.934</td>
</tr>
<tr>
<td>21</td>
<td>1.066</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.034</td>
</tr>
<tr>
<td>22</td>
<td>1.066</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>1.034</td>
</tr>
<tr>
<td>23</td>
<td>1.119</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.033</td>
<td>1.068</td>
</tr>
<tr>
<td>24</td>
<td>1.170</td>
<td>reset_DFFE_Q/Q</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>1.134</td>
</tr>
<tr>
<td>25</td>
<td>1.170</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>1.134</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>9</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>10</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.366</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R14C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.477</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.140</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.226</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>5.312</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.963</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.698</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.951</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.952</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.767</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[0][B]</td>
<td>rgb[9]_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>10.020</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C47[0][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.163</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.017, 21.977%; route: 6.780, 73.856%; tC2Q: 0.382, 4.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.366</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R14C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.477</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F/I1</td>
</tr>
<tr>
<td>5.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.140</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.226</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>5.312</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.963</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.698</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.951</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.952</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.902</td>
<td>1.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>10.155</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.157</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1002.001</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>1002.011</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.017, 24.683%; route: 5.774, 70.638%; tC2Q: 0.382, 4.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.528%; route: 1.353, 66.472%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.366</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R14C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.477</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.140</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.226</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>5.312</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.963</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.216</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.698</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.951</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.952</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.856</td>
<td>1.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.911</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.765, 22.420%; route: 5.725, 72.721%; tC2Q: 0.382, 4.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>4.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C44[0][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>4.387</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.502</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.755</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.082</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[3][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.335</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C45[3][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>7.562</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>8.142</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.395</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.337</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.602</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 27.018%; route: 4.986, 67.783%; tC2Q: 0.382, 5.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F/I1</td>
</tr>
<tr>
<td>4.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C44[0][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>4.387</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>4.640</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[1][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.502</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.755</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[2][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.082</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[3][A]</td>
<td>rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.335</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C45[3][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.046</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>7.562</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>8.142</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.395</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C47[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.337</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.602</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 27.018%; route: 4.986, 67.783%; tC2Q: 0.382, 5.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>4.375</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>4.656</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>5.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.040</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.292</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.192</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.918, 30.871%; route: 3.911, 62.970%; tC2Q: 0.382, 6.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>4.375</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>4.656</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>5.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.040</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.292</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.192</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.918, 30.871%; route: 3.911, 62.970%; tC2Q: 0.382, 6.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.848</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>4.375</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>4.393</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][B]</td>
<td>down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>4.656</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C42[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>5.967</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.040</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.292</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.137</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.918, 31.147%; route: 3.856, 62.640%; tC2Q: 0.382, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.760</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.989%; route: 3.936, 68.367%; tC2Q: 0.382, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.760</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.989%; route: 3.936, 68.367%; tC2Q: 0.382, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.760</td>
<td>2.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.989%; route: 3.936, 68.367%; tC2Q: 0.382, 6.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.568</td>
<td>2.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 25.854%; route: 3.744, 67.273%; tC2Q: 0.382, 6.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>5.892</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>down_LUT4_I0_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>6.354</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT3_I2/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.670</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.900, 34.926%; route: 3.157, 58.042%; tC2Q: 0.382, 7.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.375</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 26.780%; route: 3.551, 66.101%; tC2Q: 0.382, 7.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.375</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 26.780%; route: 3.551, 66.101%; tC2Q: 0.382, 7.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.375</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 26.780%; route: 3.551, 66.101%; tC2Q: 0.382, 7.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>7.375</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.688</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 26.780%; route: 3.551, 66.101%; tC2Q: 0.382, 7.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>5.892</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>down_LUT4_I0_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>6.354</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C42[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT3_I2/F</td>
</tr>
<tr>
<td>7.252</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.660</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.900, 36.190%; route: 2.967, 56.524%; tC2Q: 0.382, 7.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.238</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.686</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 29.943%; route: 3.285, 62.751%; tC2Q: 0.382, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.238</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.686</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 29.943%; route: 3.285, 62.751%; tC2Q: 0.382, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.048</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.677</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 31.070%; route: 3.095, 61.348%; tC2Q: 0.382, 7.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.048</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.677</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 31.070%; route: 3.095, 61.348%; tC2Q: 0.382, 7.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.048</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.677</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 31.070%; route: 3.095, 61.348%; tC2Q: 0.382, 7.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.385</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>hsync_LUT3_F_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>3.648</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.805</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[2][A]</td>
<td>hsync_LUT3_F/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C48[2][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F/F</td>
</tr>
<tr>
<td>4.474</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][A]</td>
<td>hsync_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>4.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R8C48[3][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.628</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[2][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.154</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C45[2][B]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.048</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.677</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.567, 31.070%; route: 3.095, 61.348%; tC2Q: 0.382, 7.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>3.674</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C47[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>3.679</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>4.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>4.889</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>5.350</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>6.797</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 30.005%; route: 2.974, 62.018%; tC2Q: 0.382, 7.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R7C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td style=" background: #97FFFF;">vsync_LUT3_I2_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1/I0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.467</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">vsync_LUT3_I2_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.469</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" background: #97FFFF;">hsync_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>1.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1/I0</td>
</tr>
<tr>
<td>1.468</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1/F</td>
</tr>
<tr>
<td>1.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>1.464</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1/I0</td>
</tr>
<tr>
<td>1.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" background: #97FFFF;">vsync_LUT3_I2_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q_D_LUT1_F/I0</td>
</tr>
<tr>
<td>1.471</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_DFFC_Q_D_LUT1_F/F</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1/I0</td>
</tr>
<tr>
<td>1.477</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1/F</td>
</tr>
<tr>
<td>1.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3/I0</td>
</tr>
<tr>
<td>1.467</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" background: #97FFFF;">vsync_LUT3_I2_F_LUT3_I2_3/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 38.462%; tC2Q: 0.144, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 38.462%; tC2Q: 0.144, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.400</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 38.462%; tC2Q: 0.144, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.507</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 56.438%; route: 0.015, 4.110%; tC2Q: 0.144, 39.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/F</td>
</tr>
<tr>
<td>1.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.364</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0/I2</td>
</tr>
<tr>
<td>1.517</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0/F</td>
</tr>
<tr>
<td>1.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.800%; route: 0.081, 21.600%; tC2Q: 0.141, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.554</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R7C45[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1/I0</td>
</tr>
<tr>
<td>1.578</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td style=" background: #97FFFF;">vsync_LUT3_I2_F_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.553</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.560</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.560</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.431</td>
<td>3.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.034, 89.195%; tC2Q: 0.368, 10.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.431</td>
<td>3.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C51[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.034, 89.195%; tC2Q: 0.368, 10.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.264</td>
<td>2.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[0][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.868, 88.640%; tC2Q: 0.368, 11.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.264</td>
<td>2.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[1][A]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.868, 88.640%; tC2Q: 0.368, 11.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.264</td>
<td>2.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.868, 88.640%; tC2Q: 0.368, 11.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.238</td>
<td>2.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.625</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C51[0][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.841, 88.547%; tC2Q: 0.368, 11.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.072</td>
<td>2.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 87.921%; tC2Q: 0.368, 12.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.072</td>
<td>2.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 87.921%; tC2Q: 0.368, 12.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.072</td>
<td>2.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 87.921%; tC2Q: 0.368, 12.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.072</td>
<td>2.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][B]</td>
<td>down_LUT4_I0_I1_LUT4_I3_I1_LUT2_I1_F_LUT3_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 87.921%; tC2Q: 0.368, 12.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.828</td>
<td>2.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.431, 86.869%; tC2Q: 0.368, 13.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 86.828%; tC2Q: 0.368, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 86.828%; tC2Q: 0.368, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 86.828%; tC2Q: 0.368, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 86.828%; tC2Q: 0.368, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.423, 86.828%; tC2Q: 0.368, 13.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.644</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.248, 85.946%; tC2Q: 0.368, 14.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.644</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.248, 85.946%; tC2Q: 0.368, 14.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.644</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.248, 85.946%; tC2Q: 0.368, 14.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.644</td>
<td>2.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.964</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.248, 85.946%; tC2Q: 0.368, 14.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.434</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C47[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.038, 84.719%; tC2Q: 0.368, 15.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.372</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.644</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 84.312%; tC2Q: 0.368, 15.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.372</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.644</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 84.312%; tC2Q: 0.368, 15.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.197</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td style=" font-weight:bold;">up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 83.045%; tC2Q: 0.368, 16.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.197</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td>1001.618</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 83.045%; tC2Q: 0.368, 16.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 78.182%; tC2Q: 0.144, 21.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.144</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.144</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.144</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>vsync_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][A]</td>
<td>vsync_LUT3_I2_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][A]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td style=" font-weight:bold;">vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>vsync_LUT3_I2_F_LUT3_I2_2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td style=" font-weight:bold;">hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C44[1][B]</td>
<td>hsync_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 81.201%; tC2Q: 0.144, 18.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.944</td>
<td>0.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.616, 81.053%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.946</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.102%; tC2Q: 0.144, 18.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.946</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.102%; tC2Q: 0.144, 18.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.946</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.102%; tC2Q: 0.144, 18.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.946</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 81.102%; tC2Q: 0.144, 18.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 83.295%; tC2Q: 0.144, 16.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.118</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.790, 84.582%; tC2Q: 0.144, 15.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_I3_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 86.074%; tC2Q: 0.144, 13.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.218</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 86.074%; tC2Q: 0.144, 13.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.252</td>
<td>0.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.924, 86.517%; tC2Q: 0.144, 13.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td style=" font-weight:bold;">up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][B]</td>
<td>up_LUT4_I0_I3_LUT4_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 87.302%; tC2Q: 0.144, 12.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>down_LUT4_I0_F_LUT3_I2_F_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 87.302%; tC2Q: 0.144, 12.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.039</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.030</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.030</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>vsync_LUT3_I2_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.030</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>vsync_LUT3_I2_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>49</td>
<td>reset</td>
<td>996.180</td>
<td>3.263</td>
</tr>
<tr>
<td>49</td>
<td>u_pong_pt1.clk</td>
<td>990.764</td>
<td>1.344</td>
</tr>
<tr>
<td>42</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_1_O_DFFCE_D_Q</td>
<td>992.172</td>
<td>1.404</td>
</tr>
<tr>
<td>40</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_2_O_DFFCE_D_Q</td>
<td>991.638</td>
<td>1.331</td>
</tr>
<tr>
<td>36</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D_Q</td>
<td>991.550</td>
<td>1.457</td>
</tr>
<tr>
<td>35</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D_Q</td>
<td>991.465</td>
<td>0.975</td>
</tr>
<tr>
<td>34</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_DFFCE_D_Q</td>
<td>992.212</td>
<td>0.929</td>
</tr>
<tr>
<td>33</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D_Q</td>
<td>990.764</td>
<td>2.111</td>
</tr>
<tr>
<td>31</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_1_F_LUT4_I2_F_MUX2_LUT5_S0_O_MUX2_LUT8_S0_O_LUT4_I3_F_DFFCE_D_Q</td>
<td>992.010</td>
<td>0.994</td>
</tr>
<tr>
<td>29</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT4_I0_F_DFFCE_D_Q</td>
<td>992.113</td>
<td>0.650</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C42</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C44</td>
<td>37.50%</td>
</tr>
<tr>
<td>R7C44</td>
<td>31.94%</td>
</tr>
<tr>
<td>R11C48</td>
<td>30.56%</td>
</tr>
<tr>
<td>R9C44</td>
<td>27.78%</td>
</tr>
<tr>
<td>R9C48</td>
<td>27.78%</td>
</tr>
<tr>
<td>R8C43</td>
<td>27.78%</td>
</tr>
<tr>
<td>R12C43</td>
<td>27.78%</td>
</tr>
<tr>
<td>R7C42</td>
<td>26.39%</td>
</tr>
<tr>
<td>R12C42</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
