Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 03:34:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.300        0.000                      0                 1084        0.082        0.000                      0                 1084        3.750        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.300        0.000                      0                 1080        0.082        0.000                      0                 1080        3.750        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.320        0.000                      0                    4        1.129        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.920ns (32.048%)  route 6.191ns (67.952%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=100, routed)         1.083     6.669    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I0_O)        0.152     6.821 r  sm/out_sig0_carry_i_41/O
                         net (fo=1, routed)           0.808     7.630    sm/out_sig0_carry_i_41_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326     7.956 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.805     8.761    sm/out_sig0_carry_i_22_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.835     9.719    L_reg/M_sm_ra1[2]
    SLICE_X44Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.015 r  L_reg/ram_reg_i_28/O
                         net (fo=11, routed)          0.705    10.720    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.298    11.018 r  L_reg/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    11.018    alum/ram_reg_i_34_2[3]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.419 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.419    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.732 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.551    12.284    alum/data1[11]
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.306    12.590 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.516    13.106    sm/ram_reg_2
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.230 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.314    13.543    sm/ram_reg_i_52_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.667 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.574    14.241    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 2.907ns (30.435%)  route 6.644ns (69.565%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y83         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=112, routed)         1.070     6.656    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I1_O)        0.152     6.808 r  sm/out_sig0_carry_i_41/O
                         net (fo=1, routed)           0.808     7.616    sm/out_sig0_carry_i_41_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326     7.942 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.805     8.747    sm/out_sig0_carry_i_22_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.871 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.835     9.706    L_reg/M_sm_ra1[2]
    SLICE_X44Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.002 r  L_reg/ram_reg_i_28/O
                         net (fo=11, routed)          0.806    10.807    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.298    11.105 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.105    alum/ram_reg_i_34_0[3]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.481 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.481    alum/out_sig0_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_carry__1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.817 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.572    12.389    alum/p_1_in
    SLICE_X49Y88         LUT3 (Prop_lut3_I2_O)        0.295    12.684 f  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.348    13.032    sm/ram_reg_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.576    13.732    sm/ram_reg_i_55
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.856 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.826    14.681    L_reg/D[12]
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.436    14.840    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[7][12]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.081    14.982    L_reg/D_registers_q_reg[7][12]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 2.299ns (25.281%)  route 6.795ns (74.719%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=100, routed)         0.977     6.564    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.688 r  sm/D_states_q[7]_i_14/O
                         net (fo=6, routed)           0.607     7.295    sm/D_states_q_reg[1]_rep_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  sm/out_sig0_carry__2_i_29/O
                         net (fo=1, routed)           0.520     7.940    sm/out_sig0_carry__2_i_29_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  sm/out_sig0_carry__2_i_14/O
                         net (fo=1, routed)           0.565     8.629    sm/out_sig0_carry__2_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.753 f  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.149     8.902    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.856     9.882    sm/M_sm_bsel[0]
    SLICE_X45Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.006 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.560    10.567    sm/out_sig0_carry_i_17_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.691 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.691    alum/ram_reg_i_97_1[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.115 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.660    11.774    alum/data1[1]
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.303    12.077 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.378    12.456    sm/D_registers_q_reg[7][1]_1
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.580 r  sm/ram_reg_i_41/O
                         net (fo=3, routed)           0.782    13.362    sm/ram_reg_i_41_n_0
    SLICE_X50Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.486 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.739    14.225    brams/bram2/ram_reg_1[1]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 2.822ns (29.532%)  route 6.734ns (70.468%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=100, routed)         1.083     6.669    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I0_O)        0.152     6.821 r  sm/out_sig0_carry_i_41/O
                         net (fo=1, routed)           0.808     7.630    sm/out_sig0_carry_i_41_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326     7.956 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.805     8.761    sm/out_sig0_carry_i_22_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.835     9.719    L_reg/M_sm_ra1[2]
    SLICE_X44Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.015 r  L_reg/ram_reg_i_28/O
                         net (fo=11, routed)          0.705    10.720    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.298    11.018 r  L_reg/i__carry__0_i_5__5/O
                         net (fo=1, routed)           0.000    11.018    alum/ram_reg_i_34_2[3]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.419 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.419    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.789    12.431    alum/data1[8]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.299    12.730 r  alum/ram_reg_i_74/O
                         net (fo=1, routed)           0.340    13.070    sm/ram_reg_8
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.194 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.543    13.737    sm/ram_reg_i_52_3
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.861 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.825    14.686    L_reg/D[8]
    SLICE_X43Y88         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    L_reg/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)       -0.047    15.014    L_reg/D_registers_q_reg[4][8]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 2.511ns (27.675%)  route 6.562ns (72.325%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=100, routed)         0.977     6.564    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.688 f  sm/D_states_q[7]_i_14/O
                         net (fo=6, routed)           0.607     7.295    sm/D_states_q_reg[1]_rep_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.419 f  sm/out_sig0_carry__2_i_29/O
                         net (fo=1, routed)           0.520     7.940    sm/out_sig0_carry__2_i_29_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  sm/out_sig0_carry__2_i_14/O
                         net (fo=1, routed)           0.565     8.629    sm/out_sig0_carry__2_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.753 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.149     8.902    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.889     9.915    sm/M_sm_bsel[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.039 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.705    10.744    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.868 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    10.868    alum/ram_reg_i_97_1[2]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.266 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.266    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.505 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.790    12.295    alum/data1[6]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.597 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.154    12.751    sm/D_registers_q_reg[7][6]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.487    13.362    display/ram_reg_16
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.124    13.486 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.718    14.204    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 2.299ns (25.339%)  route 6.774ns (74.661%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=100, routed)         0.977     6.564    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.688 r  sm/D_states_q[7]_i_14/O
                         net (fo=6, routed)           0.607     7.295    sm/D_states_q_reg[1]_rep_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  sm/out_sig0_carry__2_i_29/O
                         net (fo=1, routed)           0.520     7.940    sm/out_sig0_carry__2_i_29_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.064 r  sm/out_sig0_carry__2_i_14/O
                         net (fo=1, routed)           0.565     8.629    sm/out_sig0_carry__2_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.753 f  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.149     8.902    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.856     9.882    sm/M_sm_bsel[0]
    SLICE_X45Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.006 r  sm/out_sig0_carry_i_17/O
                         net (fo=3, routed)           0.560    10.567    sm/out_sig0_carry_i_17_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.124    10.691 r  sm/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.691    alum/ram_reg_i_97_1[0]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.115 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.660    11.774    alum/data1[1]
    SLICE_X42Y87         LUT3 (Prop_lut3_I0_O)        0.303    12.077 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.378    12.456    sm/D_registers_q_reg[7][1]_1
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.580 r  sm/ram_reg_i_41/O
                         net (fo=3, routed)           0.547    13.127    sm/ram_reg_i_41_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I3_O)        0.124    13.251 r  sm/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.953    14.204    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.511ns (26.360%)  route 7.015ns (73.640%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=100, routed)         0.977     6.564    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.688 f  sm/D_states_q[7]_i_14/O
                         net (fo=6, routed)           0.607     7.295    sm/D_states_q_reg[1]_rep_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.419 f  sm/out_sig0_carry__2_i_29/O
                         net (fo=1, routed)           0.520     7.940    sm/out_sig0_carry__2_i_29_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  sm/out_sig0_carry__2_i_14/O
                         net (fo=1, routed)           0.565     8.629    sm/out_sig0_carry__2_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.753 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.149     8.902    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.889     9.915    sm/M_sm_bsel[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.039 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.705    10.744    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.868 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    10.868    alum/ram_reg_i_97_1[2]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.266 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.266    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.505 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.790    12.295    alum/data1[6]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.302    12.597 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.154    12.751    sm/D_registers_q_reg[7][6]_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.875 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.838    13.714    sm/ram_reg_i_52_5
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124    13.838 r  sm/D_registers_q[7][6]_i_1/O
                         net (fo=8, routed)           0.819    14.657    L_reg/D[6]
    SLICE_X43Y87         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  L_reg/D_registers_q_reg[4][6]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)       -0.061    14.999    L_reg/D_registers_q_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.907ns (32.071%)  route 6.157ns (67.929%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=100, routed)         1.083     6.669    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I0_O)        0.152     6.821 r  sm/out_sig0_carry_i_41/O
                         net (fo=1, routed)           0.808     7.630    sm/out_sig0_carry_i_41_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326     7.956 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.805     8.761    sm/out_sig0_carry_i_22_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.835     9.719    L_reg/M_sm_ra1[2]
    SLICE_X44Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.015 r  L_reg/ram_reg_i_28/O
                         net (fo=11, routed)          0.806    10.821    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.298    11.119 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.119    alum/ram_reg_i_34_0[3]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.495 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.495    alum/out_sig0_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.612    alum/out_sig0_carry__1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.831 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.572    12.403    alum/p_1_in
    SLICE_X49Y88         LUT3 (Prop_lut3_I2_O)        0.295    12.698 f  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.348    13.045    sm/ram_reg_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.325    13.494    display/ram_reg
    SLICE_X48Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.618 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.576    14.194    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.907ns (32.104%)  route 6.148ns (67.896%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=100, routed)         1.083     6.669    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I0_O)        0.152     6.821 r  sm/out_sig0_carry_i_41/O
                         net (fo=1, routed)           0.808     7.630    sm/out_sig0_carry_i_41_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326     7.956 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.805     8.761    sm/out_sig0_carry_i_22_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  sm/out_sig0_carry_i_10/O
                         net (fo=44, routed)          0.835     9.719    L_reg/M_sm_ra1[2]
    SLICE_X44Y86         MUXF7 (Prop_muxf7_S_O)       0.296    10.015 r  L_reg/ram_reg_i_28/O
                         net (fo=11, routed)          0.806    10.821    L_reg/D_states_q_reg[0]_rep_0
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.298    11.119 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.119    alum/ram_reg_i_34_0[3]
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.495 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.495    alum/out_sig0_carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.612    alum/out_sig0_carry__1_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.831 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.572    12.403    alum/p_1_in
    SLICE_X49Y88         LUT3 (Prop_lut3_I2_O)        0.295    12.698 f  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.348    13.045    sm/ram_reg_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.316    13.485    sm/ram_reg_i_55
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.609 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.576    14.185    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.589ns (27.185%)  route 6.935ns (72.815%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=100, routed)         0.977     6.564    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.688 f  sm/D_states_q[7]_i_14/O
                         net (fo=6, routed)           0.607     7.295    sm/D_states_q_reg[1]_rep_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.419 f  sm/out_sig0_carry__2_i_29/O
                         net (fo=1, routed)           0.520     7.940    sm/out_sig0_carry__2_i_29_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.064 f  sm/out_sig0_carry__2_i_14/O
                         net (fo=1, routed)           0.565     8.629    sm/out_sig0_carry__2_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.753 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.149     8.902    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.889     9.915    sm/M_sm_bsel[0]
    SLICE_X43Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.039 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.705    10.744    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.868 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    10.868    alum/ram_reg_i_97_1[2]
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.266 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.266    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.579 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.779    12.358    alum/data1[7]
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.306    12.664 r  alum/ram_reg_i_77/O
                         net (fo=1, routed)           0.299    12.963    sm/ram_reg_10
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.087 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.688    13.775    sm/ram_reg_i_52_4
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.899 r  sm/D_registers_q[7][7]_i_1/O
                         net (fo=8, routed)           0.755    14.655    L_reg/D[7]
    SLICE_X42Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    L_reg/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)       -0.028    15.033    L_reg/D_registers_q_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                  0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.913    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.913    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.913    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.889%)  route 0.263ns (65.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.263     1.913    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y90         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.167%)  route 0.284ns (66.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.934    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.167%)  route 0.284ns (66.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.934    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.167%)  route 0.284ns (66.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.934    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.167%)  route 0.284ns (66.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.934    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.098%)  route 0.290ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.963    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.525    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.098%)  route 0.290ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.963    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y91         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.525    
    SLICE_X56Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y84   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y90   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y87   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y90   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y91   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.999ns (23.409%)  route 3.269ns (76.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=109, routed)         0.935     6.581    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.149     6.730 r  sm/ram_reg_i_46/O
                         net (fo=17, routed)          1.580     8.310    sm/ram_reg_i_46_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.332     8.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.753     9.396    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.999ns (23.409%)  route 3.269ns (76.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=109, routed)         0.935     6.581    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.149     6.730 r  sm/ram_reg_i_46/O
                         net (fo=17, routed)          1.580     8.310    sm/ram_reg_i_46_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.332     8.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.753     9.396    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.999ns (23.409%)  route 3.269ns (76.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=109, routed)         0.935     6.581    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.149     6.730 r  sm/ram_reg_i_46/O
                         net (fo=17, routed)          1.580     8.310    sm/ram_reg_i_46_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.332     8.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.753     9.396    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.999ns (23.409%)  route 3.269ns (76.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.518     5.646 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=109, routed)         0.935     6.581    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.149     6.730 r  sm/ram_reg_i_46/O
                         net (fo=17, routed)          1.580     8.310    sm/ram_reg_i_46_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.332     8.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.753     9.396    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.687%)  route 0.866ns (82.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X47Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=112, routed)         0.541     2.182    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.324     2.551    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X47Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.423    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.687%)  route 0.866ns (82.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X47Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=112, routed)         0.541     2.182    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.324     2.551    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X47Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.423    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.687%)  route 0.866ns (82.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X47Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=112, routed)         0.541     2.182    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.324     2.551    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X47Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.423    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.687%)  route 0.866ns (82.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X47Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDSE (Prop_fdse_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=112, routed)         0.541     2.182    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.227 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.324     2.551    fifo_reset_cond/AS[0]
    SLICE_X47Y87         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y87         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X47Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     1.423    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  1.129    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.606ns  (logic 10.384ns (30.007%)  route 24.221ns (69.993%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.604    31.123    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.332    31.455 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.969    32.425    L_reg/bseg[6]_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I3_O)        0.152    32.577 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.414    35.990    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    39.743 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.743    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.203ns  (logic 10.371ns (30.322%)  route 23.832ns (69.678%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.746    31.265    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.332    31.597 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.837    32.434    bseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X44Y62         LUT4 (Prop_lut4_I3_O)        0.154    32.588 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.015    35.603    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.340 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.340    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.180ns  (logic 10.149ns (29.693%)  route 24.031ns (70.307%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.604    31.123    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.332    31.455 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.969    32.425    L_reg/bseg[6]_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I3_O)        0.124    32.549 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.224    35.772    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.317 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.317    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.020ns  (logic 10.344ns (30.404%)  route 23.677ns (69.596%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 f  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.746    31.265    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.332    31.597 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.443    32.040    L_reg/bseg[6]
    SLICE_X44Y62         LUT3 (Prop_lut3_I1_O)        0.118    32.158 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.254    35.412    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.746    39.157 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.157    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.967ns  (logic 10.140ns (29.854%)  route 23.826ns (70.146%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.746    31.265    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.332    31.597 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.838    32.435    bseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X44Y62         LUT4 (Prop_lut4_I2_O)        0.124    32.559 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.008    35.567    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.104 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.104    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.773ns  (logic 10.142ns (30.031%)  route 23.631ns (69.969%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.746    31.265    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.332    31.597 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.837    32.434    bseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.558 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.814    35.372    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.910 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.910    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.756ns  (logic 10.136ns (30.028%)  route 23.620ns (69.972%))
  Logic Levels:           31  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  L_reg/D_registers_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=17, routed)          3.273     8.866    L_reg/M_reg_bn[7]
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.124     8.990 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           1.086    10.076    L_reg/L_759cdaed_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I1_O)        0.124    10.200 f  L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.836    11.036    L_reg/L_759cdaed_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.160 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.704    11.864    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.118    11.982 r  L_reg/L_759cdaed_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.721    12.703    L_reg/L_759cdaed_remainder0__0_carry_i_9__0_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.326    13.029 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    13.029    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.579 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.579    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.693 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.693    bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.915 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.822    14.737    L_reg/L_759cdaed_remainder0_1[8]
    SLICE_X45Y67         LUT5 (Prop_lut5_I1_O)        0.299    15.036 r  L_reg/i__carry__1_i_12__0/O
                         net (fo=10, routed)          1.451    16.488    L_reg/i__carry__1_i_12__0_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I3_O)        0.124    16.612 f  L_reg/i__carry_i_17__4/O
                         net (fo=8, routed)           0.842    17.454    L_reg/i__carry_i_17__4_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.578 f  L_reg/i__carry_i_16__3/O
                         net (fo=5, routed)           0.829    18.407    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.531 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.504    19.035    L_reg/i__carry_i_11__4_n_0
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.150    19.185 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.797    19.982    bseg_driver/decimal_renderer/i__carry_i_10__1[1]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.588 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.588    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.705    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.944 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    21.915    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.301    22.216 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.177    23.393    bseg_driver/decimal_renderer/i__carry__0_i_2__2
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.517 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.694    24.211    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    24.335 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.810    25.145    L_reg/i__carry_i_14__2_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.950    26.219    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.124    26.343 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.530    26.872    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[2]
    SLICE_X39Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.257 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.257    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.371 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.371    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.485 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.485    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.707 r  bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.814    28.521    bseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y63         LUT6 (Prop_lut6_I2_O)        0.299    28.820 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.594    29.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_n_0
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.124    29.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.829    30.367    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.152    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.604    31.123    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X44Y64         LUT6 (Prop_lut6_I0_O)        0.332    31.455 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.817    32.272    L_reg/bseg[6]_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.396 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.965    35.361    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    38.893 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.893    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.601ns  (logic 10.455ns (32.070%)  route 22.146ns (67.930%))
  Logic Levels:           29  (CARRY4=8 LUT2=1 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          2.164     7.818    L_reg/D_registers_q_reg[0][9]_0[6]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.152     7.970 f  L_reg/L_759cdaed_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.417     8.388    L_reg/L_759cdaed_remainder0__0_carry_i_20__1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326     8.714 r  L_reg/L_759cdaed_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.971     9.685    L_reg/L_759cdaed_remainder0__0_carry_i_16_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_759cdaed_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.452    L_reg/L_759cdaed_remainder0__0_carry_i_13_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.150    10.602 r  L_reg/L_759cdaed_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    11.425    L_reg/L_759cdaed_remainder0__0_carry_i_8_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.751 r  L_reg/L_759cdaed_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.751    aseg_driver/decimal_renderer/i__carry_i_5__1[3]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.127 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.127    aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.244 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.244    aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.463 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.810    13.274    L_reg/L_759cdaed_remainder0[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.295    13.569 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.832    14.401    L_reg/i__carry__1_i_12_n_0
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.855    15.380    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.504 f  L_reg/i__carry_i_16__0/O
                         net (fo=4, routed)           0.595    16.099    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.150    16.249 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.797    17.046    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.356    17.402 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.851    18.253    aseg_driver/decimal_renderer/i__carry_i_14__0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.859 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    18.868    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.982    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.221 f  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.893    20.114    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.302    20.416 f  L_reg/i__carry_i_20__0/O
                         net (fo=12, routed)          1.747    22.163    L_reg/D_registers_q_reg[0][2]_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    22.287 r  L_reg/i__carry_i_12/O
                         net (fo=10, routed)          1.188    23.475    L_reg/i__carry_i_12_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.124    23.599 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.616    24.215    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I0_O)        0.124    24.339 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.729    25.069    L_reg/i__carry_i_16_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.124    25.193 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.193    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.743 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.743    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.982 f  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    26.798    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.302    27.100 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.608    27.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I4_O)        0.124    27.832 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.693    28.525    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124    28.649 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.829    29.479    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    29.603 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.848    30.451    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.152    30.603 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.408    34.011    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    37.737 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.737    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.548ns  (logic 10.853ns (33.344%)  route 21.696ns (66.656%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  L_reg/D_registers_q_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  L_reg/D_registers_q_reg[4][7]/Q
                         net (fo=16, routed)          1.253     6.844    L_reg/M_reg_targetpixel[7]
    SLICE_X45Y94         LUT5 (Prop_lut5_I0_O)        0.152     6.996 r  L_reg/L_759cdaed_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.834     7.830    L_reg/L_759cdaed_remainder0__0_carry_i_18__1_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.326     8.156 f  L_reg/L_759cdaed_remainder0__0_carry_i_12__1/O
                         net (fo=5, routed)           1.047     9.203    L_reg/L_759cdaed_remainder0__0_carry_i_12__1_n_0
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.327 f  L_reg/L_759cdaed_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.591     9.917    L_reg/L_759cdaed_remainder0__0_carry_i_13__0_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.041 r  L_reg/L_759cdaed_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.140    11.181    L_reg/L_759cdaed_remainder0__0_carry_i_10__1_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.124    11.305 r  L_reg/L_759cdaed_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.305    timerseg_driver/decimal_renderer/i__carry__0_i_20__0_0[1]
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.838 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.838    timerseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.955 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.955    timerseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.278 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.014    13.293    L_reg/L_759cdaed_remainder0_3[9]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.306    13.599 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=6, routed)           0.680    14.279    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I3_O)        0.152    14.431 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=7, routed)           0.925    15.355    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.326    15.681 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.654    16.335    L_reg/i__carry_i_16__4_n_0
    SLICE_X40Y94         LUT4 (Prop_lut4_I3_O)        0.118    16.453 f  L_reg/i__carry_i_10__3/O
                         net (fo=3, routed)           0.852    17.305    L_reg/i__carry_i_10__3_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.354    17.659 r  L_reg/i__carry_i_2__2/O
                         net (fo=2, routed)           1.005    18.663    L_reg/D_registers_q_reg[4][4]_2[1]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.332    18.995 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    18.995    timerseg_driver/decimal_renderer/i__carry_i_10__4_0[2]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.375 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.375    timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.614 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.149    20.763    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__1_1[2]
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.301    21.064 r  L_reg/i__carry_i_26__1/O
                         net (fo=10, routed)          0.827    21.891    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.124    22.015 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.005    23.020    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.124    23.144 f  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.625    23.769    L_reg/i__carry_i_18__3_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I2_O)        0.124    23.893 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.885    24.778    L_reg/i__carry_i_9__4_n_0
    SLICE_X39Y92         LUT2 (Prop_lut2_I1_O)        0.124    24.902 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.639    25.540    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X36Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.925 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.925    timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.039 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.039    timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.352 r  timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.966    27.319    timerseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.306    27.625 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.149    27.774    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I4_O)        0.124    27.898 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.408    28.306    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.119    28.425 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.977    29.402    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.332    29.734 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.833    30.567    L_reg/timerseg[1]
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.152    30.719 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.239    33.959    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    37.683 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.683    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.516ns  (logic 10.590ns (32.568%)  route 21.926ns (67.432%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT4=7 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          2.164     7.818    L_reg/D_registers_q_reg[0][9]_0[6]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.152     7.970 f  L_reg/L_759cdaed_remainder0__0_carry_i_20__1/O
                         net (fo=1, routed)           0.417     8.388    L_reg/L_759cdaed_remainder0__0_carry_i_20__1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326     8.714 r  L_reg/L_759cdaed_remainder0__0_carry_i_16/O
                         net (fo=2, routed)           0.971     9.685    L_reg/L_759cdaed_remainder0__0_carry_i_16_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     9.809 f  L_reg/L_759cdaed_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.643    10.452    L_reg/L_759cdaed_remainder0__0_carry_i_13_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.150    10.602 r  L_reg/L_759cdaed_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    11.425    L_reg/L_759cdaed_remainder0__0_carry_i_8_n_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.326    11.751 r  L_reg/L_759cdaed_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.751    aseg_driver/decimal_renderer/i__carry_i_5__1[3]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.127 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.127    aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.244 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.244    aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.463 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.810    13.274    L_reg/L_759cdaed_remainder0[8]
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.295    13.569 r  L_reg/i__carry__1_i_12/O
                         net (fo=8, routed)           0.832    14.401    L_reg/i__carry__1_i_12_n_0
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.855    15.380    L_reg/i__carry_i_17__0_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    15.504 f  L_reg/i__carry_i_16__0/O
                         net (fo=4, routed)           0.595    16.099    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.150    16.249 f  L_reg/i__carry_i_11__3/O
                         net (fo=4, routed)           0.797    17.046    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.356    17.402 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.851    18.253    aseg_driver/decimal_renderer/i__carry_i_14__0[1]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.859 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    18.868    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.982    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.221 f  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.893    20.114    L_reg/L_759cdaed_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.302    20.416 f  L_reg/i__carry_i_20__0/O
                         net (fo=12, routed)          1.747    22.163    L_reg/D_registers_q_reg[0][2]_1
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    22.287 r  L_reg/i__carry_i_12/O
                         net (fo=10, routed)          1.188    23.475    L_reg/i__carry_i_12_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.124    23.599 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.616    24.215    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I0_O)        0.124    24.339 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           0.729    25.069    L_reg/i__carry_i_16_n_0
    SLICE_X41Y71         LUT4 (Prop_lut4_I0_O)        0.124    25.193 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.193    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.743 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.743    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.982 r  aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    26.798    aseg_driver/decimal_renderer/L_759cdaed_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.302    27.100 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.303    27.403    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I1_O)        0.124    27.527 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.165    27.692    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    27.816 r  L_reg/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.623    28.439    L_reg/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124    28.563 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.665    29.228    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    29.352 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.983    30.335    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y71         LUT4 (Prop_lut4_I2_O)        0.152    30.487 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.428    33.915    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    37.652 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.652    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.367ns (76.752%)  route 0.414ns (23.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.414     2.088    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.313 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.416ns (72.727%)  route 0.531ns (27.273%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.132     1.809    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X63Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.399     2.254    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.484 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.484    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_92138603[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.455ns (72.954%)  route 0.540ns (27.046%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.592     1.536    forLoop_idx_0_92138603[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.778    forLoop_idx_0_92138603[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=9, routed)           0.425     2.301    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.531 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.531    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_92138603[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.482ns (72.368%)  route 0.566ns (27.632%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.591     1.535    forLoop_idx_0_92138603[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.796    forLoop_idx_0_92138603[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.099     1.895 r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.452     2.347    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.582 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.582    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.396ns (66.341%)  route 0.708ns (33.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.691 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.708     2.399    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.631 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.631    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.396ns (60.983%)  route 0.893ns (39.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.893     2.562    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.794 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.794    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.392ns (59.209%)  route 0.959ns (40.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X52Y87         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.959     2.628    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.855 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.855    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.617ns (38.687%)  route 2.563ns (61.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.044     3.537    forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.661 r  forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.519     4.181    forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y68         SRLC32E                                      r  forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.498     4.902    forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y68         SRLC32E                                      r  forLoop_idx_0_1367434877[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.615ns (38.754%)  route 2.552ns (61.246%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.081     3.572    forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.696 r  forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.471     4.167    forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y68         SRLC32E                                      r  forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.498     4.902    forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y68         SRLC32E                                      r  forLoop_idx_0_1367434877[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 1.622ns (40.756%)  route 2.359ns (59.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.386    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.510 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.471     3.981    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 1.619ns (42.709%)  route 2.171ns (57.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.670     3.164    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.288 r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.502     3.790    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.492     4.896    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.611ns (43.875%)  route 2.061ns (56.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.335     2.822    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     2.946 r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.725     3.671    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.509     4.913    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.628ns (47.054%)  route 1.832ns (52.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.797    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.459    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.628ns (47.054%)  route 1.832ns (52.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.797    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.459    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.628ns (47.054%)  route 1.832ns (52.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.797    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.459    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.628ns (47.054%)  route 1.832ns (52.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.797    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.459    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.628ns (47.054%)  route 1.832ns (52.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.797    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.921 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.459    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.307ns (31.490%)  route 0.668ns (68.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.478     0.740    forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.785 r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.190     0.975    forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y61         SRLC32E                                      r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.860     2.049    forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y61         SRLC32E                                      r  forLoop_idx_0_92138603[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.313ns (32.135%)  route 0.662ns (67.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.546     0.815    forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.860 r  forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     0.975    forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y85         SRLC32E                                      r  forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.858     2.048    forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y85         SRLC32E                                      r  forLoop_idx_0_1367434877[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.316ns (32.022%)  route 0.672ns (67.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.760    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.988    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.316ns (32.022%)  route 0.672ns (67.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.760    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.988    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.316ns (32.022%)  route 0.672ns (67.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.760    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.988    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.316ns (32.022%)  route 0.672ns (67.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.760    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.988    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.316ns (32.022%)  route 0.672ns (67.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.760    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.988    reset_cond/M_reset_cond_in
    SLICE_X64Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.300ns (28.074%)  route 0.768ns (71.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.505     0.760    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.262     1.067    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.053    forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_92138603[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.307ns (26.551%)  route 0.850ns (73.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.654     0.916    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.961 r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.197     1.158    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.847     2.037    forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1367434877[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.311ns (25.262%)  route 0.921ns (74.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.024    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.163     1.232    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





