Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 29 12:17:56 2025
| Host         : Firstputve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               26          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (1)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: arm1/IDRegister/instrd_reg[26]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: arm1/IDRegister/instrd_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                 1176        0.079        0.000                      0                 1176        2.596        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.231        0.000                      0                 1176        0.079        0.000                      0                 1176        2.596        0.000                       0                   476  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IERegister/flagse_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.621ns (35.433%)  route 4.776ns (64.567%))
  Logic Levels:           11  (CARRY4=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 5.569 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 f  arm1/WBRegister/resultm_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.570     3.643    arm1/IERegister/resultm_reg[11][2]
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.302     3.945 f  arm1/IERegister/resultm[10]_i_1/O
                         net (fo=3, routed)           0.740     4.686    arm1/IERegister/aluresulte[10]
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.810 f  arm1/IERegister/flagse[2]_i_5/O
                         net (fo=1, routed)           0.593     5.403    arm1/IERegister/flagse[2]_i_5_n_1
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.527 r  arm1/IERegister/flagse[2]_i_2/O
                         net (fo=1, routed)           0.286     5.813    arm1/IERegister/flagse[2]_i_2_n_1
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.937 r  arm1/IERegister/flagse[2]_i_1/O
                         net (fo=1, routed)           0.000     5.937    arm1/IERegister/flagse[2]_i_1_n_1
    SLICE_X50Y49         FDCE                                         r  arm1/IERegister/flagse_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.453     5.569    arm1/IERegister/clk_out1
    SLICE_X50Y49         FDCE                                         r  arm1/IERegister/flagse_reg[2]/C
                         clock pessimism              0.639     6.208    
                         clock uncertainty           -0.121     6.088    
    SLICE_X50Y49         FDCE (Setup_fdce_C_D)        0.081     6.169    arm1/IERegister/flagse_reg[2]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/ifstage/pcf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.039ns (46.229%)  route 3.535ns (53.771%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  arm1/WBRegister/resultm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.406    arm1/WBRegister/resultm_reg[27]_i_2_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.740 r  arm1/WBRegister/resultm_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.420     4.160    arm1/IERegister/resultm_reg[31][1]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.303     4.463 r  arm1/IERegister/resultm[29]_i_1/O
                         net (fo=3, routed)           0.527     4.990    arm1/IERegister/aluresulte[29]
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  arm1/IERegister/pcf[29]_i_1/O
                         net (fo=1, routed)           0.000     5.114    arm1/ifstage/D[29]
    SLICE_X51Y51         FDCE                                         r  arm1/ifstage/pcf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/ifstage/clk_out1
    SLICE_X51Y51         FDCE                                         r  arm1/ifstage/pcf_reg[29]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X51Y51         FDCE (Setup_fdce_C_D)        0.029     6.012    arm1/ifstage/pcf_reg[29]
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 2.801ns (43.473%)  route 3.642ns (56.527%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.626 r  arm1/WBRegister/resultm_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.559     4.185    arm1/IERegister/resultm_reg[27][1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.303     4.488 r  arm1/IERegister/resultm[25]_i_1/O
                         net (fo=3, routed)           0.495     4.983    arm1/AMRegister/aluresulte[25]
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/AMRegister/clk_out1
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[25]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)       -0.081     5.902    arm1/AMRegister/resultm_reg[25]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/ifstage/pcf_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.925ns (44.992%)  route 3.576ns (55.008%))
  Logic Levels:           13  (CARRY4=7 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.626 r  arm1/WBRegister/resultm_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.559     4.185    arm1/IERegister/resultm_reg[27][1]
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.303     4.488 r  arm1/IERegister/resultm[25]_i_1/O
                         net (fo=3, routed)           0.429     4.917    arm1/IERegister/aluresulte[25]
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.041 r  arm1/IERegister/pcf[25]_i_1/O
                         net (fo=1, routed)           0.000     5.041    arm1/ifstage/D[25]
    SLICE_X51Y51         FDCE                                         r  arm1/ifstage/pcf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/ifstage/clk_out1
    SLICE_X51Y51         FDCE                                         r  arm1/ifstage/pcf_reg[25]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X51Y51         FDCE (Setup_fdce_C_D)        0.031     6.014    arm1/ifstage/pcf_reg[25]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/ifstage/pcf_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.907ns (44.589%)  route 3.613ns (55.411%))
  Logic Levels:           13  (CARRY4=7 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.605 r  arm1/WBRegister/resultm_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.402     4.006    arm1/IERegister/resultm_reg[27][3]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.306     4.312 r  arm1/IERegister/resultm[27]_i_1/O
                         net (fo=3, routed)           0.623     4.936    arm1/IERegister/aluresulte[27]
    SLICE_X54Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.060 r  arm1/IERegister/pcf[27]_i_1/O
                         net (fo=1, routed)           0.000     5.060    arm1/ifstage/D[27]
    SLICE_X54Y51         FDCE                                         r  arm1/ifstage/pcf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/ifstage/clk_out1
    SLICE_X54Y51         FDCE                                         r  arm1/ifstage/pcf_reg[27]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X54Y51         FDCE (Setup_fdce_C_D)        0.077     6.060    arm1/ifstage/pcf_reg[27]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 2.783ns (43.811%)  route 3.569ns (56.189%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.605 r  arm1/WBRegister/resultm_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.402     4.006    arm1/IERegister/resultm_reg[27][3]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.306     4.312 r  arm1/IERegister/resultm[27]_i_1/O
                         net (fo=3, routed)           0.580     4.892    arm1/AMRegister/aluresulte[27]
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/AMRegister/clk_out1
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[27]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)       -0.061     5.922    arm1/AMRegister/resultm_reg[27]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.687ns (42.448%)  route 3.643ns (57.552%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.511 r  arm1/WBRegister/resultm_reg[23]_i_4/O[1]
                         net (fo=1, routed)           0.355     3.866    arm1/IERegister/resultm_reg[23][1]
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.303     4.169 r  arm1/IERegister/resultm[21]_i_1/O
                         net (fo=3, routed)           0.702     4.870    arm1/AMRegister/aluresulte[21]
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/AMRegister/clk_out1
    SLICE_X51Y50         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)       -0.067     5.916    arm1/AMRegister/resultm_reg[21]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.819ns (44.280%)  route 3.547ns (55.720%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  arm1/WBRegister/resultm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.406    arm1/WBRegister/resultm_reg[27]_i_2_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.645 r  arm1/WBRegister/resultm_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.287     3.931    arm1/IERegister/resultm_reg[31][2]
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.302     4.233 r  arm1/IERegister/resultm[30]_i_1/O
                         net (fo=3, routed)           0.673     4.906    arm1/AMRegister/aluresulte[30]
    SLICE_X52Y52         FDCE                                         r  arm1/AMRegister/resultm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/AMRegister/clk_out1
    SLICE_X52Y52         FDCE                                         r  arm1/AMRegister/resultm_reg[30]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)       -0.028     5.955    arm1/AMRegister/resultm_reg[30]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.897ns (45.521%)  route 3.467ns (54.479%))
  Logic Levels:           13  (CARRY4=8 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  arm1/WBRegister/resultm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.406    arm1/WBRegister/resultm_reg[27]_i_2_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.719 r  arm1/WBRegister/resultm_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.323     4.042    arm1/IERegister/resultm_reg[31][3]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.306     4.348 r  arm1/IERegister/resultm[31]_i_1/O
                         net (fo=4, routed)           0.556     4.904    arm1/AMRegister/aluresulte[31]
    SLICE_X50Y52         FDCE                                         r  arm1/AMRegister/resultm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/AMRegister/clk_out1
    SLICE_X50Y52         FDCE                                         r  arm1/AMRegister/resultm_reg[31]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X50Y52         FDCE (Setup_fdce_C_D)       -0.028     5.955    arm1/AMRegister/resultm_reg[31]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 arm1/IERegister/RA2E_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/ifstage/pcf_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 3.021ns (46.734%)  route 3.443ns (53.266%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 5.558 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/IERegister/clk_out1
    SLICE_X50Y44         FDCE                                         r  arm1/IERegister/RA2E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/IERegister/RA2E_reg[1]/Q
                         net (fo=2, routed)           0.814    -0.127    arm1/AMRegister/writedatam_reg[31]_1[1]
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.124    -0.003 r  arm1/AMRegister/writedatam[31]_i_4/O
                         net (fo=30, routed)          0.533     0.529    arm1/AMRegister/writedatam[31]_i_4_n_1
    SLICE_X52Y45         LUT4 (Prop_lut4_I1_O)        0.124     0.653 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.737     1.390    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.514 r  arm1/AMRegister/writedatam[0]_i_1/O
                         net (fo=3, routed)           0.179     1.693    arm1/IERegister/flagse_reg[0]_0[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     1.817 r  arm1/IERegister/resultm[3]_i_5/O
                         net (fo=1, routed)           0.324     2.141    arm1/WBRegister/condinvb[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.721 r  arm1/WBRegister/resultm_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.721    arm1/WBRegister/resultm_reg[3]_i_2_n_1
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  arm1/WBRegister/resultm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    arm1/WBRegister/resultm_reg[7]_i_2_n_1
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.949 r  arm1/WBRegister/resultm_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.949    arm1/WBRegister/resultm_reg[11]_i_4_n_1
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.063 r  arm1/WBRegister/resultm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.063    arm1/WBRegister/resultm_reg[15]_i_2_n_1
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.177 r  arm1/WBRegister/resultm_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.177    arm1/WBRegister/resultm_reg[19]_i_4_n_1
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.291 r  arm1/WBRegister/resultm_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.001     3.292    arm1/WBRegister/resultm_reg[23]_i_4_n_1
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.406 r  arm1/WBRegister/resultm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.406    arm1/WBRegister/resultm_reg[27]_i_2_n_1
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.719 r  arm1/WBRegister/resultm_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.323     4.042    arm1/IERegister/resultm_reg[31][3]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.306     4.348 r  arm1/IERegister/resultm[31]_i_1/O
                         net (fo=4, routed)           0.533     4.880    arm1/IERegister/aluresulte[31]
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.004 r  arm1/IERegister/pcf[31]_i_2/O
                         net (fo=1, routed)           0.000     5.004    arm1/ifstage/D[31]
    SLICE_X50Y51         FDCE                                         r  arm1/ifstage/pcf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.443     5.558    arm1/ifstage/clk_out1
    SLICE_X50Y51         FDCE                                         r  arm1/ifstage/pcf_reg[31]/C
                         clock pessimism              0.545     6.104    
                         clock uncertainty           -0.121     5.983    
    SLICE_X50Y51         FDCE (Setup_fdce_C_D)        0.077     6.060    arm1/ifstage/pcf_reg[31]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  1.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.595    -0.646    arm1/AMRegister/clk_out1
    SLICE_X59Y49         FDCE                                         r  arm1/AMRegister/writedatam_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  arm1/AMRegister/writedatam_reg[29]/Q
                         net (fo=1, routed)           0.101    -0.404    <hidden>
    SLICE_X60Y49         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.865    -0.882    <hidden>
    SLICE_X60Y49         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.630    
    SLICE_X60Y49         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.483    <hidden>
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y43         FDCE                                         r  arm1/AMRegister/writedatam_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.405    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.484    <hidden>
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y45         FDCE                                         r  arm1/AMRegister/writedatam_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.405    <hidden>
    SLICE_X60Y45         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y45         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y45         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.484    <hidden>
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y43         FDCE                                         r  arm1/AMRegister/writedatam_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.405    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[9]/Q
                         net (fo=1, routed)           0.100    -0.405    <hidden>
    SLICE_X60Y45         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y45         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y45         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.487    <hidden>
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y43         FDCE                                         r  arm1/AMRegister/writedatam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.405    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y43         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.487    <hidden>
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.594    -0.647    arm1/AMRegister/clk_out1
    SLICE_X59Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.506 r  arm1/AMRegister/writedatam_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.404    <hidden>
    SLICE_X60Y46         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.864    -0.883    <hidden>
    SLICE_X60Y46         RAMS64E                                      r  <hidden>
                         clock pessimism              0.253    -0.631    
    SLICE_X60Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.487    <hidden>
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 arm1/WBRegister/resultw_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IERegister/rd1e_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.939%)  route 0.268ns (59.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.593    -0.648    arm1/WBRegister/clk_out1
    SLICE_X58Y50         FDCE                                         r  arm1/WBRegister/resultw_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  arm1/WBRegister/resultw_reg[22]/Q
                         net (fo=3, routed)           0.268    -0.238    arm1/IERegister/rd1e_reg[31]_1[22]
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  arm1/IERegister/rd1e[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    arm1/IERegister/rd1e[22]_i_1_n_1
    SLICE_X58Y49         FDCE                                         r  arm1/IERegister/rd1e_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.865    -0.882    arm1/IERegister/clk_out1
    SLICE_X58Y49         FDCE                                         r  arm1/IERegister/rd1e_reg[22]/C
                         clock pessimism              0.507    -0.376    
    SLICE_X58Y49         FDCE (Hold_fdce_C_D)         0.092    -0.284    arm1/IERegister/rd1e_reg[22]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.593    -0.648    arm1/AMRegister/clk_out1
    SLICE_X61Y50         FDCE                                         r  arm1/AMRegister/writedatam_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  arm1/AMRegister/writedatam_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.397    <hidden>
    SLICE_X60Y50         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.863    -0.884    <hidden>
    SLICE_X60Y50         RAMS64E                                      r  <hidden>
                         clock pessimism              0.250    -0.635    
    SLICE_X60Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.491    <hidden>
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 arm1/AMRegister/writedatam_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.595    -0.646    arm1/AMRegister/clk_out1
    SLICE_X61Y48         FDCE                                         r  arm1/AMRegister/writedatam_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.505 r  arm1/AMRegister/writedatam_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.389    <hidden>
    SLICE_X60Y48         RAMS64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.865    -0.882    <hidden>
    SLICE_X60Y48         RAMS64E                                      r  <hidden>
                         clock pessimism              0.250    -0.633    
    SLICE_X60Y48         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y0    clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.692       6.443      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X50Y45     arm1/AMRegister/memtoregm_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X53Y52     arm1/AMRegister/memwritem_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X49Y52     arm1/AMRegister/memwritem_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X49Y50     arm1/AMRegister/pcsrcm_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X52Y44     arm1/AMRegister/regwritem_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X53Y42     arm1/AMRegister/resultm_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X52Y45     arm1/AMRegister/resultm_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X54Y45     arm1/AMRegister/resultm_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X56Y44     arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.047ns (39.827%)  route 4.603ns (60.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X53Y42         FDCE                                         r  arm1/AMRegister/resultm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.005 r  arm1/AMRegister/resultm_reg[0]/Q
                         net (fo=37, routed)          4.603     3.598    DataAdrM_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591     6.189 r  DataAdrM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.189    DataAdrM[0]
    V7                                                                r  DataAdrM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 3.117ns (42.067%)  route 4.293ns (57.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X50Y41         FDCE                                         r  arm1/AMRegister/writedatam_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.943 r  arm1/AMRegister/writedatam_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.293     3.350    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         2.599     5.949 r  WriteDataM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.949    WriteDataM[0]
    U14                                                               r  WriteDataM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.115ns (43.440%)  route 4.056ns (56.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.564    -1.467    arm1/AMRegister/clk_out1
    SLICE_X52Y34         FDCE                                         r  arm1/AMRegister/writedatam_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDCE (Prop_fdce_C_Q)         0.518    -0.949 r  arm1/AMRegister/writedatam_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.056     3.107    lopt_23
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.704 r  WriteDataM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.704    WriteDataM[2]
    V13                                                               r  WriteDataM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[20]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.144ns  (logic 3.112ns (43.563%)  route 4.032ns (56.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.572    -1.459    arm1/AMRegister/clk_out1
    SLICE_X50Y47         FDCE                                         r  arm1/AMRegister/writedatam_reg[20]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.941 r  arm1/AMRegister/writedatam_reg[20]_lopt_replica/Q
                         net (fo=1, routed)           4.032     3.091    lopt_13
    U19                  OBUF (Prop_obuf_I_O)         2.594     5.685 r  WriteDataM_OBUF[20]_inst/O
                         net (fo=0)                   0.000     5.685    WriteDataM[20]
    U19                                                               r  WriteDataM[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.116ns (43.798%)  route 3.998ns (56.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X52Y42         FDCE                                         r  arm1/AMRegister/writedatam_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.943 r  arm1/AMRegister/writedatam_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.998     3.055    lopt_26
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.653 r  WriteDataM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.653    WriteDataM[3]
    U16                                                               r  WriteDataM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.132ns (44.145%)  route 3.963ns (55.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X50Y42         FDCE                                         r  arm1/AMRegister/writedatam_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.943 r  arm1/AMRegister/writedatam_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.963     3.020    lopt_31
    V15                  OBUF (Prop_obuf_I_O)         2.614     5.634 r  WriteDataM_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.634    WriteDataM[8]
    V15                                                               r  WriteDataM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.116ns (44.072%)  route 3.954ns (55.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.565    -1.466    arm1/AMRegister/clk_out1
    SLICE_X46Y40         FDCE                                         r  arm1/AMRegister/writedatam_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.948 r  arm1/AMRegister/writedatam_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.954     3.006    lopt_28
    W14                  OBUF (Prop_obuf_I_O)         2.598     5.603 r  WriteDataM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.603    WriteDataM[5]
    W14                                                               r  WriteDataM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 3.117ns (44.343%)  route 3.912ns (55.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.571    -1.460    arm1/AMRegister/clk_out1
    SLICE_X50Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.942 r  arm1/AMRegister/writedatam_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           3.912     2.970    lopt_8
    T17                  OBUF (Prop_obuf_I_O)         2.599     5.569 r  WriteDataM_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.569    WriteDataM[16]
    T17                                                               r  WriteDataM[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[17]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 3.055ns (43.832%)  route 3.915ns (56.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X48Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.005 r  arm1/AMRegister/writedatam_reg[17]_lopt_replica/Q
                         net (fo=1, routed)           3.915     2.910    lopt_9
    W19                  OBUF (Prop_obuf_I_O)         2.599     5.509 r  WriteDataM_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.509    WriteDataM[17]
    W19                                                               r  WriteDataM[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.114ns (45.043%)  route 3.800ns (54.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.570    -1.461    arm1/AMRegister/clk_out1
    SLICE_X50Y42         FDCE                                         r  arm1/AMRegister/writedatam_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.943 r  arm1/AMRegister/writedatam_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.800     2.857    lopt_32
    W17                  OBUF (Prop_obuf_I_O)         2.596     5.453 r  WriteDataM_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.453    WriteDataM[9]
    W17                                                               r  WriteDataM[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.450    -2.126    arm1/IDRegister/clk_out1
    SLICE_X49Y42         FDCE                                         r  arm1/IDRegister/instrd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.759 r  arm1/IDRegister/instrd_reg[4]/Q
                         net (fo=1, routed)           0.277    -1.482    arm1/IDStage/Extent/extimme_reg[31][4]
    SLICE_X49Y43         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.778ns  (logic 0.367ns (47.151%)  route 0.411ns (52.849%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.449    -2.127    arm1/IDRegister/clk_out1
    SLICE_X49Y40         FDCE                                         r  arm1/IDRegister/instrd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.367    -1.760 r  arm1/IDRegister/instrd_reg[3]/Q
                         net (fo=4, routed)           0.411    -1.349    arm1/IDStage/Extent/extimme_reg[31][3]
    SLICE_X50Y40         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.367ns (46.124%)  route 0.429ns (53.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.449    -2.127    arm1/IDRegister/clk_out1
    SLICE_X49Y40         FDCE                                         r  arm1/IDRegister/instrd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.367    -1.760 r  arm1/IDRegister/instrd_reg[5]/Q
                         net (fo=1, routed)           0.429    -1.332    arm1/IDStage/Extent/extimme_reg[31][5]
    SLICE_X49Y39         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.800ns  (logic 0.367ns (45.896%)  route 0.433ns (54.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.450    -2.126    arm1/IDRegister/clk_out1
    SLICE_X49Y41         FDCE                                         r  arm1/IDRegister/instrd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.759 r  arm1/IDRegister/instrd_reg[1]/Q
                         net (fo=3, routed)           0.433    -1.327    arm1/IDStage/Extent/extimme_reg[31][1]
    SLICE_X49Y43         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.866ns  (logic 0.367ns (42.356%)  route 0.499ns (57.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.451    -2.125    arm1/IDRegister/clk_out1
    SLICE_X48Y43         FDCE                                         r  arm1/IDRegister/instrd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.758 r  arm1/IDRegister/instrd_reg[2]/Q
                         net (fo=3, routed)           0.499    -1.259    arm1/IDStage/Extent/extimme_reg[31][2]
    SLICE_X49Y43         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.913ns  (logic 0.367ns (40.204%)  route 0.546ns (59.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.451    -2.125    arm1/IDRegister/clk_out1
    SLICE_X51Y41         FDCE                                         r  arm1/IDRegister/instrd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.758 r  arm1/IDRegister/instrd_reg[0]/Q
                         net (fo=3, routed)           0.546    -1.213    arm1/IDStage/Extent/extimme_reg[31][0]
    SLICE_X49Y43         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.057ns  (logic 0.367ns (34.728%)  route 0.690ns (65.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.450    -2.126    arm1/IDRegister/clk_out1
    SLICE_X48Y41         FDCE                                         r  arm1/IDRegister/instrd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.759 r  arm1/IDRegister/instrd_reg[6]/Q
                         net (fo=1, routed)           0.690    -1.070    arm1/IDStage/Extent/extimme_reg[31][6]
    SLICE_X53Y43         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.351ns  (logic 0.461ns (34.115%)  route 0.890ns (65.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.451    -2.125    arm1/IDRegister/clk_out1
    SLICE_X49Y44         FDCE                                         r  arm1/IDRegister/instrd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.758 r  arm1/IDRegister/instrd_reg[16]/Q
                         net (fo=6, routed)           0.728    -1.030    arm1/IDRegister/Q[0]
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.094    -0.936 r  arm1/IDRegister/imm32_reg[16]_i_1/O
                         net (fo=1, routed)           0.162    -0.774    arm1/IDStage/Extent/extimme_reg[31][16]
    SLICE_X51Y45         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.359ns  (logic 0.467ns (34.370%)  route 0.892ns (65.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.450    -2.126    arm1/IDRegister/clk_out1
    SLICE_X49Y41         FDCE                                         r  arm1/IDRegister/instrd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.759 r  arm1/IDRegister/instrd_reg[14]/Q
                         net (fo=5, routed)           0.892    -0.868    arm1/IDRegister/instrd[14]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.100    -0.768 r  arm1/IDRegister/imm32_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.768    arm1/IDStage/Extent/extimme_reg[31][14]
    SLICE_X42Y48         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/Extent/imm32_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.460ns (33.592%)  route 0.909ns (66.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.450    -2.126    arm1/IDRegister/clk_out1
    SLICE_X48Y41         FDCE                                         r  arm1/IDRegister/instrd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.367    -1.759 f  arm1/IDRegister/instrd_reg[26]/Q
                         net (fo=32, routed)          0.909    -0.850    arm1/IDRegister/memtoregd
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.093    -0.757 r  arm1/IDRegister/imm32_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.757    arm1/IDStage/Extent/extimme_reg[31][12]
    SLICE_X46Y46         LDCE                                         r  arm1/IDStage/Extent/imm32_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    M18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356    25.356 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.836    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    22.691 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.224    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.253 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    24.069    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.121    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/rd2e_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 0.934ns (12.096%)  route 6.784ns (87.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.784     7.718    arm1/IERegister/AR[0]
    SLICE_X57Y43         FDCE                                         f  arm1/IERegister/rd2e_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.453    -2.123    arm1/IERegister/clk_out1
    SLICE_X57Y43         FDCE                                         r  arm1/IERegister/rd2e_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/rd2e_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 0.934ns (12.096%)  route 6.784ns (87.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.784     7.718    arm1/IERegister/AR[0]
    SLICE_X57Y43         FDCE                                         f  arm1/IERegister/rd2e_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.453    -2.123    arm1/IERegister/clk_out1
    SLICE_X57Y43         FDCE                                         r  arm1/IERegister/rd2e_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.718ns  (logic 0.934ns (12.096%)  route 6.784ns (87.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.784     7.718    arm1/WBRegister/AR[0]
    SLICE_X57Y43         FDCE                                         f  arm1/WBRegister/resultw_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.453    -2.123    arm1/WBRegister/clk_out1
    SLICE_X57Y43         FDCE                                         r  arm1/WBRegister/resultw_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/rd2e_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.563ns  (logic 0.934ns (12.344%)  route 6.629ns (87.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.629     7.563    arm1/IERegister/AR[0]
    SLICE_X54Y44         FDCE                                         f  arm1/IERegister/rd2e_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/IERegister/clk_out1
    SLICE_X54Y44         FDCE                                         r  arm1/IERegister/rd2e_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.563ns  (logic 0.934ns (12.344%)  route 6.629ns (87.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.629     7.563    arm1/WBRegister/AR[0]
    SLICE_X54Y44         FDCE                                         f  arm1/WBRegister/resultw_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/WBRegister/clk_out1
    SLICE_X54Y44         FDCE                                         r  arm1/WBRegister/resultw_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.563ns  (logic 0.934ns (12.344%)  route 6.629ns (87.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.629     7.563    arm1/ifstage/AR[0]
    SLICE_X55Y44         FDCE                                         f  arm1/ifstage/pcf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/ifstage/clk_out1
    SLICE_X55Y44         FDCE                                         r  arm1/ifstage/pcf_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[16]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.549ns  (logic 0.934ns (12.367%)  route 6.615ns (87.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.615     7.549    arm1/AMRegister/AR[0]
    SLICE_X50Y46         FDCE                                         f  arm1/AMRegister/writedatam_reg[16]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/AMRegister/clk_out1
    SLICE_X50Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[16]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[19]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.549ns  (logic 0.934ns (12.367%)  route 6.615ns (87.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.615     7.549    arm1/AMRegister/AR[0]
    SLICE_X50Y46         FDCE                                         f  arm1/AMRegister/writedatam_reg[19]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/AMRegister/clk_out1
    SLICE_X50Y46         FDCE                                         r  arm1/AMRegister/writedatam_reg[19]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/RA2E_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.549ns  (logic 0.934ns (12.367%)  route 6.615ns (87.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.615     7.549    arm1/IERegister/AR[0]
    SLICE_X50Y46         FDCE                                         f  arm1/IERegister/RA2E_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/IERegister/clk_out1
    SLICE_X50Y46         FDCE                                         r  arm1/IERegister/RA2E_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/RA2E_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.549ns  (logic 0.934ns (12.367%)  route 6.615ns (87.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=354, routed)         6.615     7.549    arm1/IERegister/AR[0]
    SLICE_X50Y46         FDCE                                         f  arm1/IERegister/RA2E_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         1.452    -2.124    arm1/IERegister/clk_out1
    SLICE_X50Y46         FDCE                                         r  arm1/IERegister/RA2E_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.203ns (69.023%)  route 0.091ns (30.977%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[16]/G
    SLICE_X51Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[16]/Q
                         net (fo=1, routed)           0.091     0.249    arm1/IDStage/Extent/extimmd[16]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  arm1/IDStage/Extent/extimme[16]_i_1/O
                         net (fo=1, routed)           0.000     0.294    arm1/IERegister/extimme_reg[31]_1[16]
    SLICE_X50Y45         FDCE                                         r  arm1/IERegister/extimme_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.837    -0.910    arm1/IERegister/clk_out1
    SLICE_X50Y45         FDCE                                         r  arm1/IERegister/extimme_reg[16]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.203ns (59.327%)  route 0.139ns (40.673%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[26]/G
    SLICE_X51Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[26]/Q
                         net (fo=1, routed)           0.139     0.297    arm1/IDStage/Extent/extimmd[26]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.342 r  arm1/IDStage/Extent/extimme[26]_i_1/O
                         net (fo=1, routed)           0.000     0.342    arm1/IERegister/extimme_reg[31]_1[26]
    SLICE_X51Y53         FDCE                                         r  arm1/IERegister/extimme_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.834    -0.912    arm1/IERegister/clk_out1
    SLICE_X51Y53         FDCE                                         r  arm1/IERegister/extimme_reg[26]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.223ns (62.272%)  route 0.135ns (37.728%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[24]/G
    SLICE_X50Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  arm1/IDStage/Extent/imm32_reg[24]/Q
                         net (fo=1, routed)           0.135     0.313    arm1/IDStage/Extent/extimmd[24]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  arm1/IDStage/Extent/extimme[24]_i_1/O
                         net (fo=1, routed)           0.000     0.358    arm1/IERegister/extimme_reg[31]_1[24]
    SLICE_X51Y53         FDCE                                         r  arm1/IERegister/extimme_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.834    -0.912    arm1/IERegister/clk_out1
    SLICE_X51Y53         FDCE                                         r  arm1/IERegister/extimme_reg[24]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.685%)  route 0.146ns (39.315%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[29]/G
    SLICE_X50Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  arm1/IDStage/Extent/imm32_reg[29]/Q
                         net (fo=1, routed)           0.146     0.324    arm1/IDStage/Extent/extimmd[29]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.048     0.372 r  arm1/IDStage/Extent/extimme[29]_i_1/O
                         net (fo=1, routed)           0.000     0.372    arm1/IERegister/extimme_reg[31]_1[29]
    SLICE_X50Y52         FDCE                                         r  arm1/IERegister/extimme_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.835    -0.911    arm1/IERegister/clk_out1
    SLICE_X50Y52         FDCE                                         r  arm1/IERegister/extimme_reg[29]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.203ns (50.605%)  route 0.198ns (49.395%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[4]/G
    SLICE_X49Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[4]/Q
                         net (fo=1, routed)           0.198     0.356    arm1/IDStage/Extent/extimmd[4]
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.401 r  arm1/IDStage/Extent/extimme[4]_i_1/O
                         net (fo=1, routed)           0.000     0.401    arm1/IERegister/extimme_reg[31]_1[4]
    SLICE_X50Y43         FDCE                                         r  arm1/IERegister/extimme_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.837    -0.910    arm1/IERegister/clk_out1
    SLICE_X50Y43         FDCE                                         r  arm1/IERegister/extimme_reg[4]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.203ns (48.710%)  route 0.214ns (51.290%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[18]/G
    SLICE_X48Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[18]/Q
                         net (fo=1, routed)           0.214     0.372    arm1/IDStage/Extent/extimmd[18]
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.417 r  arm1/IDStage/Extent/extimme[18]_i_1/O
                         net (fo=1, routed)           0.000     0.417    arm1/IERegister/extimme_reg[31]_1[18]
    SLICE_X49Y50         FDCE                                         r  arm1/IERegister/extimme_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.834    -0.912    arm1/IERegister/clk_out1
    SLICE_X49Y50         FDCE                                         r  arm1/IERegister/extimme_reg[18]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.201ns (48.066%)  route 0.217ns (51.934%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[17]/G
    SLICE_X51Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[17]/Q
                         net (fo=1, routed)           0.217     0.375    arm1/IDStage/Extent/extimmd[17]
    SLICE_X50Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  arm1/IDStage/Extent/extimme[17]_i_1/O
                         net (fo=1, routed)           0.000     0.418    arm1/IERegister/extimme_reg[31]_1[17]
    SLICE_X50Y45         FDCE                                         r  arm1/IERegister/extimme_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.837    -0.910    arm1/IERegister/clk_out1
    SLICE_X50Y45         FDCE                                         r  arm1/IERegister/extimme_reg[17]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.201ns (47.501%)  route 0.222ns (52.499%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[1]/G
    SLICE_X49Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/Extent/imm32_reg[1]/Q
                         net (fo=1, routed)           0.222     0.380    arm1/IDStage/Extent/extimmd[1]
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.043     0.423 r  arm1/IDStage/Extent/extimme[1]_i_1/O
                         net (fo=1, routed)           0.000     0.423    arm1/IERegister/extimme_reg[31]_1[1]
    SLICE_X50Y43         FDCE                                         r  arm1/IERegister/extimme_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.837    -0.910    arm1/IERegister/clk_out1
    SLICE_X50Y43         FDCE                                         r  arm1/IERegister/extimme_reg[1]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.223ns (50.433%)  route 0.219ns (49.567%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[20]/G
    SLICE_X50Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  arm1/IDStage/Extent/imm32_reg[20]/Q
                         net (fo=1, routed)           0.219     0.397    arm1/IDStage/Extent/extimmd[20]
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.442 r  arm1/IDStage/Extent/extimme[20]_i_1/O
                         net (fo=1, routed)           0.000     0.442    arm1/IERegister/extimme_reg[31]_1[20]
    SLICE_X50Y54         FDCE                                         r  arm1/IERegister/extimme_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.834    -0.912    arm1/IERegister/clk_out1
    SLICE_X50Y54         FDCE                                         r  arm1/IERegister/extimme_reg[20]/C

Slack:                    inf
  Source:                 arm1/IDStage/Extent/imm32_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/extimme_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.221ns (49.728%)  route 0.223ns (50.272%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         LDCE                         0.000     0.000 r  arm1/IDStage/Extent/imm32_reg[3]/G
    SLICE_X50Y40         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  arm1/IDStage/Extent/imm32_reg[3]/Q
                         net (fo=1, routed)           0.223     0.401    arm1/IDStage/Extent/extimmd[3]
    SLICE_X50Y42         LUT2 (Prop_lut2_I0_O)        0.043     0.444 r  arm1/IDStage/Extent/extimme[3]_i_1/O
                         net (fo=1, routed)           0.000     0.444    arm1/IERegister/extimme_reg[31]_1[3]
    SLICE_X50Y42         FDCE                                         r  arm1/IERegister/extimme_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=474, routed)         0.836    -0.911    arm1/IERegister/clk_out1
    SLICE_X50Y42         FDCE                                         r  arm1/IERegister/extimme_reg[3]/C





