5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (casez4.vcd) 2 -o (casez4.cdd) 2 -v (casez4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 casez4.v 10 33 1 
2 1 0 0 0 0 2 1 100c 0 0 40 1 a
2 2 0 0 0 0 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 15 15 15 70008 5 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 17 17 17 40011 1 0 61004 0 0 40 16 0 0
2 5 16 16 16 90009 3 1 100e 0 0 40 1 a
2 6 17 17 17 0 2 2f 100e 4 5 1 18 0 1 1 1 0 0
2 7 18 18 18 40011 1 0 61008 0 0 40 16 1 0
2 8 18 18 18 0 1 2f 100a 7 5 1 18 0 1 0 1 0 0
2 9 18 18 18 1a001d 1 0 21008 0 0 1 16 1 0
2 10 18 18 18 160016 0 1 1410 0 0 1 1 b
2 11 18 18 18 16001d 1 37 1a 9 10
2 12 17 17 17 1a001d 1 0 21004 0 0 1 16 0 0
2 13 17 17 17 160016 0 1 1410 0 0 1 1 b
2 14 17 17 17 16001d 1 37 16 12 13
1 a 1 12 7000b 1 0 39 0 40 17 0 ffffffffff 0 1 0 0
1 b 2 13 107000b 1 0 0 0 1 17 0 1 0 1 0 0
4 3 1 6 0 3
4 6 0 14 8 3
4 14 6 3 3 3
4 8 4 11 3 3
4 11 6 3 3 3
3 1 main.u$0 "main.u$0" 0 casez4.v 21 31 1 
