cycle1:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |             0(Regs[x1])            |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |                   Load1                  |                     1                    |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                               Regs[x1]                               |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |     ld x2,0(x1)    |                                 Load1                                |
|   ROB2   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Free  |                    |                                                                      |
|   ROB4   |  Free  |                    |                                                                      |
|   ROB5   |  Free  |                    |                                                                      |
|   ROB6   |  Free  |                    |                                                                      |
|   ROB7   |  Free  |                    |                                                                      |
|   ROB8   |  Free  |                    |                                                                      |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle2:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |             0(Regs[x1])            |     2     |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |             0(Regs[x1])            |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |                   Load1                  |                     1                    |     -1    |
|   Add2   |   1  | addi |                 Regs[x1]                 |                     8                    |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |     ld x2,0(x1)    |                                 Load1                                |
|   ROB2   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Issue |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB5   |  Free  |                    |                                                                      |
|   ROB6   |  Free  |                    |                                                                      |
|   ROB7   |  Free  |                    |                                                                      |
|   ROB8   |  Free  |                    |                                                                      |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle3:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |             0(Regs[x1])            |     1     |
|    Load2   |   1  |               0(Add2)              |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |             0(Regs[x1])            |     2     |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |                   Load1                  |                     1                    |     -1    |
|   Add2   |   1  | addi |                 Regs[x1]                 |                     8                    |     2     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Load2                                |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |     ld x2,0(x1)    |                                 Load1                                |
|   ROB2   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Exec  |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Issue |     ld x2,0(x1)    |                                 Load2                                |
|   ROB7   |  Free  |                    |                                                                      |
|   ROB8   |  Free  |                    |                                                                      |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle4:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |             0(Regs[x1])            |     0     |
|    Load2   |   1  |               0(Add2)              |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |             0(Regs[x1])            |     1     |
|  Store2  |   1  |               0(Add2)              |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |             Mem[0 + Regs[x1]]            |                     1                    |     -1    |
|   Add2   |   1  | addi |                 Regs[x1]                 |                     8                    |     1     |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |     ld x2,0(x1)    |                           Mem[0 + Regs[x1]]                          |
|   ROB2   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Issue |     ld x2,0(x1)    |                                 Load2                                |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Issue |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle5:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |           0(Regs[x1] + 8)          |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |             0(Regs[x1])            |     0     |
|  Store2  |   1  |           0(Regs[x1] + 8)          |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |             Mem[0 + Regs[x1]]            |                     1                    |     -1    |
|   Add2   |   1  | addi |                 Regs[x1]                 |                     8                    |     0     |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                             Regs[x1] + 8                             |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Write |     ld x2,0(x1)    |                           Mem[0 + Regs[x1]]                          |
|   ROB2   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Exec  |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Issue |     ld x2,0(x1)    |                                 Load2                                |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Issue |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle6:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |           0(Regs[x1] + 8)          |     2     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |           0(Regs[x1] + 8)          |     2     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |             Mem[0 + Regs[x1]]            |                     1                    |     2     |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                             Regs[x1] + 8                             |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   | Commit |     ld x2,0(x1)    |                           Mem[0 + Regs[x1]]                          |
|   ROB2   |  Exec  |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Write |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Exec  |     ld x2,0(x1)    |                                 Load2                                |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Exec  |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle7:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |           0(Regs[x1] + 8)          |     1     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |           0(Regs[x1] + 8)          |     1     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |             Mem[0 + Regs[x1]]            |                     1                    |     1     |
|   Add2   |   1  | addi |               Regs[x1] + 8               |                     8                    |     -1    |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB2   |  Exec  |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Write |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Exec  |     ld x2,0(x1)    |                                 Load2                                |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle8:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |           0(Regs[x1] + 8)          |     0     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |           0(Regs[x1] + 8)          |     0     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |             Mem[0 + Regs[x1]]            |                     1                    |     0     |
|   Add2   |   1  | addi |               Regs[x1] + 8               |                     8                    |     -1    |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB2   |  Exec  |    addi x2,x2,1    |                                 Add1                                 |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Write |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Exec  |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle9:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  | addi |               Regs[x1] + 8               |                     8                    |     2     |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB2   |  Exec  |    addi x2,x2,1    |                         Mem[0 + Regs[x1]] + 1                        |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Write |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Write |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle10:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  | addi |               Regs[x1] + 8               |                     8                    |     1     |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB2   |  Write |    addi x2,x2,1    |                         Mem[0 + Regs[x1]] + 1                        |
|   ROB3   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   |  Write |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB6   |  Write |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle11:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  | addi |               Regs[x1] + 8               |                     8                    |     0     |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                           Regs[x1] + 8 + 8                           |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Exec  |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   | Commit |    addi x2,x2,1    |                         Mem[0 + Regs[x1]] + 1                        |
|   ROB3   | Commit |     sd x2,0(x1)    |                                Store1                                |
|   ROB4   | Commit |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   | Commit |   bne x1,x3,Loop   |                                                                      |
|   ROB6   | Commit |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle12:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |         0(Regs[x1] + 8 + 8)        |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     2     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                           Regs[x1] + 8 + 8                           |
|      x2      |   0  |                                 Load1                                |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Write |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB3   |  Issue |     ld x2,0(x1)    |                                 Load1                                |
|   ROB4   | Commit |    addi x1,x1,8    |                             Regs[x1] + 8                             |
|   ROB5   | Commit |   bne x1,x3,Loop   |                                                                      |
|   ROB6   | Commit |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Exec  |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle13:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |         0(Regs[x1] + 8 + 8)        |     2     |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |         0(Regs[x1] + 8 + 8)        |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |                   Load1                  |                     1                    |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     1     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                           Regs[x1] + 8 + 8                           |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Write |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB3   |  Exec  |     ld x2,0(x1)    |                                 Load1                                |
|   ROB4   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Issue |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   | Commit |     ld x2,0(x1)    |                         Mem[0 + Regs[x1] + 8]                        |
|   ROB7   |  Exec  |    addi x2,x2,1    |                                 Add3                                 |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle14:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |         0(Regs[x1] + 8 + 8)        |     1     |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |         0(Regs[x1] + 8 + 8)        |     2     |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |                   Load1                  |                     1                    |     -1    |
|   Add2   |   1  | addi |             Regs[x1] + 8 + 8             |                     8                    |     -1    |
|   Add3   |   1  | addi |           Mem[0 + Regs[x1] + 8]          |                     1                    |     0     |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Write |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB3   |  Exec  |     ld x2,0(x1)    |                                 Load1                                |
|   ROB4   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Exec  |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB7   |  Exec  |    addi x2,x2,1    |                       Mem[0 + Regs[x1] + 8] + 1                      |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle15:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   1  |         0(Regs[x1] + 8 + 8)        |     0     |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |         0(Regs[x1] + 8 + 8)        |     1     |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     -1    |
|   Add2   |   1  | addi |             Regs[x1] + 8 + 8             |                     8                    |     2     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Write |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB3   |  Exec  |     ld x2,0(x1)    |                       Mem[0 + Regs[x1] + 8 + 8]                      |
|   ROB4   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB7   |  Write |    addi x2,x2,1    |                       Mem[0 + Regs[x1] + 8] + 1                      |
|   ROB8   |  Write |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle16:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   1  |         0(Regs[x1] + 8 + 8)        |     0     |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     -1    |
|   Add2   |   1  | addi |             Regs[x1] + 8 + 8             |                     8                    |     1     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add1                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   | Commit |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   | Commit |   bne x1,x3,Loop   |                                                                      |
|   ROB3   |  Write |     ld x2,0(x1)    |                       Mem[0 + Regs[x1] + 8 + 8]                      |
|   ROB4   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB7   | Commit |    addi x2,x2,1    |                       Mem[0 + Regs[x1] + 8] + 1                      |
|   ROB8   | Commit |     sd x2,0(x1)    |                                Store2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle17:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     -1    |
|   Add2   |   1  | addi |             Regs[x1] + 8 + 8             |                     8                    |     0     |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x2      |   0  |                                 Load2                                |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   | Commit |    addi x1,x1,8    |                           Regs[x1] + 8 + 8                           |
|   ROB2   | Commit |   bne x1,x3,Loop   |                                                                      |
|   ROB3   | Commit |     ld x2,0(x1)    |                       Mem[0 + Regs[x1] + 8 + 8]                      |
|   ROB4   |  Issue |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Exec  |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Issue |     ld x2,0(x1)    |                                 Load2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle18:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     2     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     2     |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB2   |  Issue |     sd x2,0(x1)    |                                Store2                                |
|   ROB3   | Commit |     ld x2,0(x1)    |                       Mem[0 + Regs[x1] + 8 + 8]                      |
|   ROB4   |  Exec  |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Write |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Exec  |     ld x2,0(x1)    |                                 Load2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle19:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     1     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     2     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     1     |
|   Add2   |   1  | addi |           Regs[x1] + 8 + 8 + 8           |                     8                    |     -1    |
|   Add3   |   1  | addi |                   Load2                  |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB2   |  Exec  |     sd x2,0(x1)    |                                Store2                                |
|   ROB3   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB4   |  Exec  |    addi x2,x2,1    |                                 Add1                                 |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Write |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Exec  |     ld x2,0(x1)    |                                 Load2                                |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle20:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     0     |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     1     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   1  | addi |         Mem[0 + Regs[x1] + 8 + 8]        |                     1                    |     0     |
|   Add2   |   1  | addi |           Regs[x1] + 8 + 8 + 8           |                     8                    |     -1    |
|   Add3   |   1  | addi |       Mem[0 + Regs[x1] + 8 + 8 + 8]      |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB2   |  Write |     sd x2,0(x1)    |                                Store2                                |
|   ROB3   |  Issue |    addi x1,x1,8    |                                 Add2                                 |
|   ROB4   |  Exec  |    addi x2,x2,1    |                     Mem[0 + Regs[x1] + 8 + 8] + 1                    |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Write |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Exec  |     ld x2,0(x1)    |                     Mem[0 + Regs[x1] + 8 + 8 + 8]                    |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle21:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   1  |       0(Regs[x1] + 8 + 8 + 8)      |     0     |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   1  | addi |           Regs[x1] + 8 + 8 + 8           |                     8                    |     2     |
|   Add3   |   1  | addi |       Mem[0 + Regs[x1] + 8 + 8 + 8]      |                     1                    |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                                 Add2                                 |
|      x2      |   0  |                                 Add3                                 |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Issue |    addi x2,x2,1    |                                 Add3                                 |
|   ROB2   |  Write |     sd x2,0(x1)    |                                Store2                                |
|   ROB3   |  Exec  |    addi x1,x1,8    |                                 Add2                                 |
|   ROB4   |  Write |    addi x2,x2,1    |                     Mem[0 + Regs[x1] + 8 + 8] + 1                    |
|   ROB5   |  Write |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   |  Write |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   |  Issue |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Write |     ld x2,0(x1)    |                     Mem[0 + Regs[x1] + 8 + 8 + 8]                    |
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


cycle22:
----------------------------------------------------------------------
|                            Load Buffers                            |
----------------------------------------------------------------------
|    Line    | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|    Load1   |   0  |                                    |     -1    |
|    Load2   |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------
|                            Store Buffers                           |
----------------------------------------------------------------------
|   Line   | Busy |               Address              | Remaining |
----------------------------------------------------------------------
|  Store1  |   0  |                                    |     -1    |
|  Store2  |   0  |                                    |     -1    |
----------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Add1   |   0  |      |                                          |                                          |     -1    |
|   Add2   |   0  |      |                                          |                                          |     -1    |
|   Add3   |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------
|                                                   Reservation Stations                                                   |
----------------------------------------------------------------------------------------------------------------------------
|   Line   | Busy |  Op  |                    Vj                    |                    Vk                    | Remaining |
----------------------------------------------------------------------------------------------------------------------------
|   Mult1  |   0  |      |                                          |                                          |     -1    |
|   Mult2  |   0  |      |                                          |                                          |     -1    |
----------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                      Integer Registers                                     |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      x0      |   0  |                               Regs[x0]                               |
|      x1      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x2      |   0  |                     Mem[0 + Regs[x1] + 8 + 8] + 1                    |
|      x3      |   0  |                         Regs[x1] + 8 + 8 + 8                         |
|      x4      |   0  |                               Regs[x4]                               |
|      x5      |   0  |                               Regs[x5]                               |
|      x6      |   0  |                               Regs[x6]                               |
|      x7      |   0  |                               Regs[x7]                               |
|      x8      |   0  |                               Regs[x8]                               |
|      x9      |   0  |                               Regs[x9]                               |
|      x10     |   0  |                               Regs[x10]                              |
|      x11     |   0  |                               Regs[x11]                              |
|      x12     |   0  |                               Regs[x12]                              |
|      x13     |   0  |                               Regs[x13]                              |
|      x14     |   0  |                               Regs[x14]                              |
|      x15     |   0  |                               Regs[x15]                              |
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Float Registers                                      |
----------------------------------------------------------------------------------------------
|   Register   | Busy |                                 Value                                |
----------------------------------------------------------------------------------------------
|      R0      |   0  |                               Regs[F0]                               |
|      R2      |   0  |                               Regs[F2]                               |
|      R4      |   0  |                               Regs[F4]                               |
|      R6      |   0  |                               Regs[F6]                               |
|      R8      |   0  |                               Regs[F8]                               |
|      R10     |   0  |                               Regs[F10]                              |
|      R12     |   0  |                               Regs[F12]                              |
|      R14     |   0  |                               Regs[F14]                              |
|      R16     |   0  |                               Regs[F16]                              |
|      R18     |   0  |                               Regs[F18]                              |
|      R20     |   0  |                               Regs[F20]                              |
|      R22     |   0  |                               Regs[F22]                              |
|      R24     |   0  |                               Regs[F24]                              |
|      R26     |   0  |                               Regs[F26]                              |
|      R28     |   0  |                               Regs[F28]                              |
|      R30     |   0  |                               Regs[F30]                              |
----------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------
|                                Reorder Buffer                                |
--------------------------------------------------------------------------------
|   Entry  |  State |     Instruction    |                                 Value                                |
--------------------------------------------------------------------------------
|   ROB1   |  Free  |                    |                                                                      |
|   ROB2   |  Free  |                    |                                                                      |
|   ROB3   |  Free  |                    |                                                                      |
|   ROB4   | Commit |    addi x2,x2,1    |                     Mem[0 + Regs[x1] + 8 + 8] + 1                    |
|   ROB5   | Commit |     sd x2,0(x1)    |                                Store1                                |
|   ROB6   | Commit |    addi x1,x1,8    |                         Regs[x1] + 8 + 8 + 8                         |
|   ROB7   | Commit |   bne x1,x3,Loop   |                                                                      |
|   ROB8   |  Free  |                    |                                                                      |
--------------------------------------------------------------------------------

-------------------------------------------------------------------------------------
|                             Instruction Complete Time                             |
-------------------------------------------------------------------------------------
|     Instruction    |     Issue     |    Execute    |   WriteBack   |     Commit    |
-------------------------------------------------------------------------------------
|     ld x2,0(x1)    |       1       |       4       |       5       |       6       |
|    addi x2,x2,1    |       1       |       9       |       10      |       11      |
|     sd x2,0(x1)    |       2       |       5       |       6       |       11      |
|    addi x1,x1,8    |       2       |       5       |       6       |       11      |
|   bne x1,x3,Loop   |       3       |       -1      |       0       |       11      |
|     ld x2,0(x1)    |       3       |       8       |       9       |       11      |
|    addi x2,x2,1    |       4       |       14      |       15      |       16      |
|     sd x2,0(x1)    |       4       |       8       |       9       |       16      |
|    addi x1,x1,8    |       7       |       11      |       12      |       16      |
|   bne x1,x3,Loop   |       12      |       -1      |       0       |       16      |
|     ld x2,0(x1)    |       12      |       15      |       16      |       17      |
|    addi x2,x2,1    |       13      |       20      |       21      |       22      |
|     sd x2,0(x1)    |       13      |       16      |       17      |       22      |
|    addi x1,x1,8    |       14      |       17      |       18      |       22      |
|   bne x1,x3,Loop   |       17      |       -1      |       0       |       22      |
-------------------------------------------------------------------------------------
