<div id="pf310" class="pf w0 h0" data-page-no="310"><div class="pc pc310 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg310.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">To facilitate efficient bit manipulation on the general-purpose outputs, pin data set, pin</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">data clear, and pin data toggle registers exist to allow one or more outputs within one port</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">to be set, cleared, or toggled from a single register write.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">The corresponding Port Control and Interrupt module does not need to be enabled to</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">update the state of the port data direction registers and port data output registers including</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">the set/clear/toggle registers.</div><div class="t m0 x9 he y4489 ff1 fs1 fc0 sc0 ls0 ws18f">41.4.3 IOPORT</div><div class="t m0 x9 hf y1b98 ff3 fs5 fc0 sc0 ls0 ws0">The GPIO registers are also aliased to the IOPORT interface on the Cortex-M0+ from</div><div class="t m0 x9 hf y14a7 ff3 fs5 fc0 sc0 ls0 ws0">address $F800_0000. Accesses via the IOPORT interface occur in parallel with any</div><div class="t m0 x9 hf y14f8 ff3 fs5 fc0 sc0 ls0 ws0">instruction fetches and will therefore complete in a single cycle. If the DMA attempts to</div><div class="t m0 x9 hf y1b99 ff3 fs5 fc0 sc0 ls0 ws0">access the GPIO registers on the same cycle as an IOPORT access, then the DMA access</div><div class="t m0 x9 hf y1869 ff3 fs5 fc0 sc0 ls0 ws0">will stall until any IOPORT accesses have completed.</div><div class="t m0 x9 hf y186a ff3 fs5 fc0 sc0 ls0 ws0">During Compute Operation, the GPIO registers remain accessible via the IOPORT</div><div class="t m0 x9 hf y1531 ff3 fs5 fc0 sc0 ls0 ws0">interface only. Since the clocks to the Port Control and Interrupt modules are disabled</div><div class="t m0 x9 hf yac1 ff3 fs5 fc0 sc0 ls0 ws0">during Compute Operation, the Pin Data Input Registers do not update with the current</div><div class="t m0 x9 hf yac2 ff3 fs5 fc0 sc0 ls0 ws0">state of the pins.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">784<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
