\hypertarget{dir_5ee4f4c790f0b84ba8f281983ad9ea7d}{}\section{/home/guilherme/workspace.kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code Directory Reference}
\label{dir_5ee4f4c790f0b84ba8f281983ad9ea7d}\index{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code Directory Reference@{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code Directory Reference}}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{_a_serial_ldd1_8c}{A\+Serial\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_a_serial_ldd1_8h}{A\+Serial\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd1_8c}{Bit\+Io\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd1_8h}{Bit\+Io\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd2_8c}{Bit\+Io\+Ldd2.\+c}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_bit_io_ldd2_8h}{Bit\+Io\+Ldd2.\+h}
\begin{DoxyCompactList}\small\item\em The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs. \end{DoxyCompactList}\item 
file \hyperlink{_c_p_u_8c}{C\+P\+U.\+c}
\item 
file \hyperlink{_c_p_u_8h}{C\+P\+U.\+h}
\item 
file \hyperlink{_l293_d__1__2___e_n_8c}{L293\+D\+\_\+1\+\_\+2\+\_\+\+E\+N.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. \end{DoxyCompactList}\item 
file \hyperlink{_l293_d__1__2___e_n_8h}{L293\+D\+\_\+1\+\_\+2\+\_\+\+E\+N.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. \end{DoxyCompactList}\item 
file \hyperlink{_l293_d__1_a_8c}{L293\+D\+\_\+1\+A.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l293_d__1_a_8h}{L293\+D\+\_\+1\+A.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l293_d__2_a_8c}{L293\+D\+\_\+2\+A.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_l293_d__2_a_8h}{L293\+D\+\_\+2\+A.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Note\+: This component is set to work in Output direction only. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). \end{DoxyCompactList}\item 
file \hyperlink{_p_e___const_8h}{P\+E\+\_\+\+Const.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+P\+E\+\_\+\+Const\char`\"{} contains internal definitions of the constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___error_8h}{P\+E\+\_\+\+Error.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+P\+E\+\_\+\+Error\char`\"{} contains internal definitions of the error constants. \end{DoxyCompactList}\item 
file \hyperlink{_p_e___l_d_d_8c}{P\+E\+\_\+\+L\+D\+D.\+c}
\item 
file \hyperlink{_p_e___l_d_d_8h}{P\+E\+\_\+\+L\+D\+D.\+h}
\item 
file \hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}
\begin{DoxyCompactList}\small\item\em \hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h} -\/ contains definitions of basic types, register access macros and hardware specific macros which can be used in user application. \end{DoxyCompactList}\item 
file \hyperlink{_pwm_ldd1_8c}{Pwm\+Ldd1.\+c}
\begin{DoxyCompactList}\small\item\em This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component. \end{DoxyCompactList}\item 
file \hyperlink{_pwm_ldd1_8h}{Pwm\+Ldd1.\+h}
\begin{DoxyCompactList}\small\item\em This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component. \end{DoxyCompactList}\item 
file \hyperlink{_t_u1_8c}{T\+U1.\+c}
\begin{DoxyCompactList}\small\item\em This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure. \end{DoxyCompactList}\item 
file \hyperlink{_t_u1_8h}{T\+U1.\+h}
\begin{DoxyCompactList}\small\item\em This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure. \end{DoxyCompactList}\item 
file \hyperlink{_u_a_r_t0_8c}{U\+A\+R\+T0.\+c}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_u_a_r_t0_8h}{U\+A\+R\+T0.\+h}
\begin{DoxyCompactList}\small\item\em This component \char`\"{}\+Asynchro\+Serial\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial channel. \end{DoxyCompactList}\item 
file \hyperlink{_vectors_8c}{Vectors.\+c}
\end{DoxyCompactItemize}
