<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p152" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_152{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_152{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_152{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_152{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t5_152{left:530px;bottom:998px;letter-spacing:-0.11px;}
#t6_152{left:189px;bottom:973px;letter-spacing:-0.12px;}
#t7_152{left:530px;bottom:973px;letter-spacing:-0.14px;}
#t8_152{left:85px;bottom:949px;letter-spacing:-0.17px;}
#t9_152{left:142px;bottom:949px;letter-spacing:-0.17px;}
#ta_152{left:189px;bottom:949px;letter-spacing:-0.15px;}
#tb_152{left:437px;bottom:949px;letter-spacing:-0.15px;}
#tc_152{left:530px;bottom:949px;letter-spacing:-0.12px;}
#td_152{left:85px;bottom:924px;letter-spacing:-0.16px;}
#te_152{left:142px;bottom:924px;letter-spacing:-0.17px;}
#tf_152{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tg_152{left:437px;bottom:924px;letter-spacing:-0.15px;}
#th_152{left:530px;bottom:924px;letter-spacing:-0.12px;}
#ti_152{left:85px;bottom:900px;letter-spacing:-0.17px;}
#tj_152{left:142px;bottom:900px;letter-spacing:-0.17px;}
#tk_152{left:189px;bottom:900px;letter-spacing:-0.15px;}
#tl_152{left:437px;bottom:900px;letter-spacing:-0.15px;}
#tm_152{left:530px;bottom:900px;letter-spacing:-0.12px;}
#tn_152{left:85px;bottom:875px;letter-spacing:-0.17px;}
#to_152{left:142px;bottom:875px;letter-spacing:-0.17px;}
#tp_152{left:189px;bottom:875px;letter-spacing:-0.15px;}
#tq_152{left:437px;bottom:875px;letter-spacing:-0.15px;}
#tr_152{left:530px;bottom:875px;letter-spacing:-0.12px;}
#ts_152{left:81px;bottom:851px;letter-spacing:-0.16px;}
#tt_152{left:138px;bottom:851px;letter-spacing:-0.16px;}
#tu_152{left:189px;bottom:851px;letter-spacing:-0.14px;}
#tv_152{left:189px;bottom:830px;letter-spacing:-0.14px;}
#tw_152{left:437px;bottom:851px;letter-spacing:-0.15px;}
#tx_152{left:530px;bottom:851px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_152{left:530px;bottom:834px;letter-spacing:-0.12px;}
#tz_152{left:189px;bottom:805px;}
#t10_152{left:530px;bottom:805px;letter-spacing:-0.11px;}
#t11_152{left:530px;bottom:788px;letter-spacing:-0.12px;}
#t12_152{left:530px;bottom:771px;letter-spacing:-0.13px;}
#t13_152{left:189px;bottom:747px;}
#t14_152{left:530px;bottom:747px;letter-spacing:-0.11px;}
#t15_152{left:530px;bottom:730px;letter-spacing:-0.12px;}
#t16_152{left:530px;bottom:713px;letter-spacing:-0.14px;}
#t17_152{left:189px;bottom:689px;}
#t18_152{left:530px;bottom:689px;letter-spacing:-0.11px;}
#t19_152{left:530px;bottom:672px;letter-spacing:-0.12px;}
#t1a_152{left:530px;bottom:655px;letter-spacing:-0.14px;}
#t1b_152{left:189px;bottom:631px;}
#t1c_152{left:530px;bottom:631px;letter-spacing:-0.11px;}
#t1d_152{left:530px;bottom:614px;letter-spacing:-0.12px;}
#t1e_152{left:530px;bottom:597px;letter-spacing:-0.14px;}
#t1f_152{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t1g_152{left:530px;bottom:573px;letter-spacing:-0.14px;}
#t1h_152{left:189px;bottom:548px;letter-spacing:-0.12px;}
#t1i_152{left:530px;bottom:548px;letter-spacing:-0.11px;}
#t1j_152{left:530px;bottom:532px;letter-spacing:-0.14px;}
#t1k_152{left:189px;bottom:507px;letter-spacing:-0.12px;}
#t1l_152{left:530px;bottom:507px;letter-spacing:-0.11px;}
#t1m_152{left:530px;bottom:490px;letter-spacing:-0.14px;}
#t1n_152{left:189px;bottom:466px;letter-spacing:-0.12px;}
#t1o_152{left:530px;bottom:466px;letter-spacing:-0.11px;}
#t1p_152{left:530px;bottom:449px;letter-spacing:-0.14px;}
#t1q_152{left:189px;bottom:425px;letter-spacing:-0.12px;}
#t1r_152{left:530px;bottom:425px;letter-spacing:-0.14px;}
#t1s_152{left:75px;bottom:400px;letter-spacing:-0.17px;}
#t1t_152{left:132px;bottom:400px;letter-spacing:-0.17px;}
#t1u_152{left:189px;bottom:400px;letter-spacing:-0.14px;}
#t1v_152{left:437px;bottom:400px;letter-spacing:-0.16px;}
#t1w_152{left:530px;bottom:400px;letter-spacing:-0.11px;}
#t1x_152{left:189px;bottom:376px;}
#t1y_152{left:530px;bottom:376px;letter-spacing:-0.14px;}
#t1z_152{left:189px;bottom:351px;}
#t20_152{left:530px;bottom:351px;letter-spacing:-0.15px;}
#t21_152{left:189px;bottom:327px;}
#t22_152{left:530px;bottom:327px;letter-spacing:-0.2px;}
#t23_152{left:189px;bottom:302px;}
#t24_152{left:530px;bottom:302px;letter-spacing:-0.13px;}
#t25_152{left:189px;bottom:278px;}
#t26_152{left:530px;bottom:278px;letter-spacing:-0.14px;}
#t27_152{left:189px;bottom:254px;}
#t28_152{left:530px;bottom:254px;letter-spacing:-0.16px;}
#t29_152{left:189px;bottom:229px;}
#t2a_152{left:530px;bottom:229px;letter-spacing:-0.12px;}
#t2b_152{left:189px;bottom:205px;}
#t2c_152{left:530px;bottom:205px;letter-spacing:-0.12px;}
#t2d_152{left:189px;bottom:180px;}
#t2e_152{left:530px;bottom:180px;letter-spacing:-0.16px;}
#t2f_152{left:530px;bottom:159px;letter-spacing:-0.11px;}
#t2g_152{left:189px;bottom:134px;}
#t2h_152{left:530px;bottom:134px;letter-spacing:-0.16px;}
#t2i_152{left:131px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2j_152{left:221px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2k_152{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_152{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2m_152{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2n_152{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2o_152{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2p_152{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2q_152{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_152{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_152{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_152{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_152{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_152{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts152" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg152Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg152" style="-webkit-user-select: none;"><object width="935" height="1210" data="152/152.svg" type="image/svg+xml" id="pdf152" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_152" class="t s1_152">2-136 </span><span id="t2_152" class="t s1_152">Vol. 4 </span>
<span id="t3_152" class="t s2_152">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_152" class="t s3_152">18 </span><span id="t5_152" class="t s3_152">SGX global functions enable (R/WL) </span>
<span id="t6_152" class="t s3_152">63:19 </span><span id="t7_152" class="t s3_152">Reserved </span>
<span id="t8_152" class="t s3_152">8CH </span><span id="t9_152" class="t s3_152">140 </span><span id="ta_152" class="t s3_152">IA32_SGXLEPUBKEYHASH0 </span><span id="tb_152" class="t s3_152">Core </span><span id="tc_152" class="t s3_152">See Table 2-2. </span>
<span id="td_152" class="t s3_152">8DH </span><span id="te_152" class="t s3_152">141 </span><span id="tf_152" class="t s3_152">IA32_SGXLEPUBKEYHASH1 </span><span id="tg_152" class="t s3_152">Core </span><span id="th_152" class="t s3_152">See Table 2-2. </span>
<span id="ti_152" class="t s3_152">8EH </span><span id="tj_152" class="t s3_152">142 </span><span id="tk_152" class="t s3_152">IA32_SGXLEPUBKEYHASH2 </span><span id="tl_152" class="t s3_152">Core </span><span id="tm_152" class="t s3_152">See Table 2-2. </span>
<span id="tn_152" class="t s3_152">8FH </span><span id="to_152" class="t s3_152">143 </span><span id="tp_152" class="t s3_152">IA32_SGXLEPUBKEYHASH3 </span><span id="tq_152" class="t s3_152">Core </span><span id="tr_152" class="t s3_152">See Table 2-2. </span>
<span id="ts_152" class="t s3_152">3F1H </span><span id="tt_152" class="t s3_152">1009 </span><span id="tu_152" class="t s3_152">IA32_PEBS_ENABLE </span>
<span id="tv_152" class="t s3_152">(MSR_PEBS_ENABLE) </span>
<span id="tw_152" class="t s3_152">Core </span><span id="tx_152" class="t s3_152">(R/W) See Table 2-2. See Section 20.6.2.4, “Processor </span>
<span id="ty_152" class="t s3_152">Event Based Sampling (PEBS).” </span>
<span id="tz_152" class="t s3_152">0 </span><span id="t10_152" class="t s3_152">Enable PEBS trigger and recording for the </span>
<span id="t11_152" class="t s3_152">programmed event (precise or otherwise) on </span>
<span id="t12_152" class="t s3_152">IA32_PMC0. </span>
<span id="t13_152" class="t s3_152">1 </span><span id="t14_152" class="t s3_152">Enable PEBS trigger and recording for the </span>
<span id="t15_152" class="t s3_152">programmed event (precise or otherwise) on </span>
<span id="t16_152" class="t s3_152">IA32_PMC1. </span>
<span id="t17_152" class="t s3_152">2 </span><span id="t18_152" class="t s3_152">Enable PEBS trigger and recording for the </span>
<span id="t19_152" class="t s3_152">programmed event (precise or otherwise) on </span>
<span id="t1a_152" class="t s3_152">IA32_PMC2. </span>
<span id="t1b_152" class="t s3_152">3 </span><span id="t1c_152" class="t s3_152">Enable PEBS trigger and recording for the </span>
<span id="t1d_152" class="t s3_152">programmed event (precise or otherwise) on </span>
<span id="t1e_152" class="t s3_152">IA32_PMC3. </span>
<span id="t1f_152" class="t s3_152">31:4 </span><span id="t1g_152" class="t s3_152">Reserved </span>
<span id="t1h_152" class="t s3_152">32 </span><span id="t1i_152" class="t s3_152">Enable PEBS trigger and recording for </span>
<span id="t1j_152" class="t s3_152">IA32_FIXED_CTR0. </span>
<span id="t1k_152" class="t s3_152">33 </span><span id="t1l_152" class="t s3_152">Enable PEBS trigger and recording for </span>
<span id="t1m_152" class="t s3_152">IA32_FIXED_CTR1. </span>
<span id="t1n_152" class="t s3_152">34 </span><span id="t1o_152" class="t s3_152">Enable PEBS trigger and recording for </span>
<span id="t1p_152" class="t s3_152">IA32_FIXED_CTR2. </span>
<span id="t1q_152" class="t s3_152">63:35 </span><span id="t1r_152" class="t s3_152">Reserved </span>
<span id="t1s_152" class="t s3_152">570H </span><span id="t1t_152" class="t s3_152">1392 </span><span id="t1u_152" class="t s3_152">IA32_RTIT_CTL </span><span id="t1v_152" class="t s3_152">Core </span><span id="t1w_152" class="t s3_152">Trace Control Register (R/W) </span>
<span id="t1x_152" class="t s3_152">0 </span><span id="t1y_152" class="t s3_152">TraceEn </span>
<span id="t1z_152" class="t s3_152">1 </span><span id="t20_152" class="t s3_152">CYCEn </span>
<span id="t21_152" class="t s3_152">2 </span><span id="t22_152" class="t s3_152">OS </span>
<span id="t23_152" class="t s3_152">3 </span><span id="t24_152" class="t s3_152">User </span>
<span id="t25_152" class="t s3_152">4 </span><span id="t26_152" class="t s3_152">PwrEvtEn </span>
<span id="t27_152" class="t s3_152">5 </span><span id="t28_152" class="t s3_152">FUPonPTW </span>
<span id="t29_152" class="t s3_152">6 </span><span id="t2a_152" class="t s3_152">FabricEn </span>
<span id="t2b_152" class="t s3_152">7 </span><span id="t2c_152" class="t s3_152">CR3Filter </span>
<span id="t2d_152" class="t s3_152">8 </span><span id="t2e_152" class="t s3_152">ToPA </span>
<span id="t2f_152" class="t s3_152">Writing 0 will #GP if also setting TraceEn. </span>
<span id="t2g_152" class="t s3_152">9 </span><span id="t2h_152" class="t s3_152">MTCEn </span>
<span id="t2i_152" class="t s4_152">Table 2-13. </span><span id="t2j_152" class="t s4_152">MSRs in Intel Atom® Processors Based on Goldmont Plus Microarchitecture (Contd.) </span>
<span id="t2k_152" class="t s5_152">Register </span>
<span id="t2l_152" class="t s5_152">Address </span><span id="t2m_152" class="t s5_152">Register Name / Bit Fields </span><span id="t2n_152" class="t s5_152">Scope </span><span id="t2o_152" class="t s5_152">Bit Description </span>
<span id="t2p_152" class="t s5_152">Hex </span><span id="t2q_152" class="t s5_152">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
