The following files were generated for 'ise_32x19_dpram' in directory 
C:\brad\caddr\ipcore\:

ise_32x19_dpram.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

ise_32x19_dpram.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

ise_32x19_dpram.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

ise_32x19_dpram.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

ise_32x19_dpram_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

ise_32x19_dpram_readme.txt:
   Text file indicating the files generated and how they are used.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

