// Seed: 3806509349
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4
    , id_12,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output supply0 id_8
    , id_13,
    output supply1 id_9,
    output supply0 id_10
);
  tri0 id_14 = 1;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  assign id_0 = 1;
  supply1 id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
  assign id_0 = 1;
  assign id_0 = id_4 && id_4 & (id_2);
endmodule
