Access Verilog design files, parse through it to identify the input output ports and the paarmeters being used in the module
