#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002c39c5c9cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c39c5c9e80 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000002c39c5c8da0 .functor NOT 1, L_000002c39c645f00, C4<0>, C4<0>, C4<0>;
L_000002c39c5c8f60 .functor XOR 2, L_000002c39c645fa0, L_000002c39c6456e0, C4<00>, C4<00>;
L_000002c39c5c9200 .functor XOR 2, L_000002c39c5c8f60, L_000002c39c645140, C4<00>, C4<00>;
v000002c39c5cbb10_0 .net *"_ivl_10", 1 0, L_000002c39c645140;  1 drivers
v000002c39c5cbc50_0 .net *"_ivl_12", 1 0, L_000002c39c5c9200;  1 drivers
v000002c39c5cbcf0_0 .net *"_ivl_2", 1 0, L_000002c39c6449c0;  1 drivers
v000002c39c5cc1f0_0 .net *"_ivl_4", 1 0, L_000002c39c645fa0;  1 drivers
v000002c39c5cbd90_0 .net *"_ivl_6", 1 0, L_000002c39c6456e0;  1 drivers
v000002c39c5cbe30_0 .net *"_ivl_8", 1 0, L_000002c39c5c8f60;  1 drivers
v000002c39c5cbed0_0 .net "a", 0 0, v000002c39c5cc0b0_0;  1 drivers
v000002c39c646360_0 .var "clk", 0 0;
v000002c39c644ba0_0 .net "clock", 0 0, v000002c39c5cbbb0_0;  1 drivers
v000002c39c645960_0 .net "p_dut", 0 0, v000002c39c5cc150_0;  1 drivers
v000002c39c646680_0 .net "p_ref", 0 0, v000002c39c5cb930_0;  1 drivers
v000002c39c6450a0_0 .net "q_dut", 0 0, v000002c39c5cba70_0;  1 drivers
v000002c39c646720_0 .net "q_ref", 0 0, v000002c39c5cb570_0;  1 drivers
v000002c39c645aa0_0 .var/2u "stats1", 223 0;
v000002c39c6462c0_0 .var/2u "strobe", 0 0;
v000002c39c6467c0_0 .net "tb_match", 0 0, L_000002c39c645f00;  1 drivers
v000002c39c645dc0_0 .net "tb_mismatch", 0 0, L_000002c39c5c8da0;  1 drivers
v000002c39c645e60_0 .net "wavedrom_enable", 0 0, v000002c39c5cb9d0_0;  1 drivers
v000002c39c644d80_0 .net "wavedrom_title", 511 0, v000002c39c5cb2f0_0;  1 drivers
L_000002c39c6449c0 .concat [ 1 1 0 0], v000002c39c5cb570_0, v000002c39c5cb930_0;
L_000002c39c645fa0 .concat [ 1 1 0 0], v000002c39c5cb570_0, v000002c39c5cb930_0;
L_000002c39c6456e0 .concat [ 1 1 0 0], v000002c39c5cba70_0, v000002c39c5cc150_0;
L_000002c39c645140 .concat [ 1 1 0 0], v000002c39c5cb570_0, v000002c39c5cb930_0;
L_000002c39c645f00 .cmp/eeq 2, L_000002c39c6449c0, L_000002c39c5c9200;
S_000002c39c5dd9b0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000002c39c5c9e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v000002c39c5cb430_0 .net "a", 0 0, v000002c39c5cc0b0_0;  alias, 1 drivers
v000002c39c5cb4d0_0 .net "clock", 0 0, v000002c39c5cbbb0_0;  alias, 1 drivers
v000002c39c5cb930_0 .var "p", 0 0;
v000002c39c5cb570_0 .var "q", 0 0;
E_000002c39c5d3950 .event edge, v000002c39c5cb4d0_0, v000002c39c5cb430_0;
E_000002c39c5d3990 .event negedge, v000002c39c5cb4d0_0;
S_000002c39c5ddb40 .scope module, "stim1" "stimulus_gen" 3 90, 3 6 0, S_000002c39c5c9e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000002c39c5cc0b0_0 .var "a", 0 0;
v000002c39c5cb7f0_0 .net "clk", 0 0, v000002c39c646360_0;  1 drivers
v000002c39c5cbbb0_0 .var "clock", 0 0;
v000002c39c5cb9d0_0 .var "wavedrom_enable", 0 0;
v000002c39c5cb2f0_0 .var "wavedrom_title", 511 0;
E_000002c39c5d36d0/0 .event negedge, v000002c39c5cb7f0_0;
E_000002c39c5d36d0/1 .event posedge, v000002c39c5cb7f0_0;
E_000002c39c5d36d0 .event/or E_000002c39c5d36d0/0, E_000002c39c5d36d0/1;
E_000002c39c5d3fd0 .event posedge, v000002c39c5cb7f0_0;
E_000002c39c5d39d0 .event negedge, v000002c39c5cb7f0_0;
S_000002c39c5ddcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 24, 3 24 0, S_000002c39c5ddb40;
 .timescale -12 -12;
v000002c39c5cb6b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002c39c5ea710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 27, 3 27 0, S_000002c39c5ddb40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002c39c5ea8a0 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000002c39c5c9e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v000002c39c5cbf70_0 .net "a", 0 0, v000002c39c5cc0b0_0;  alias, 1 drivers
v000002c39c5cb890_0 .net "clock", 0 0, v000002c39c5cbbb0_0;  alias, 1 drivers
v000002c39c5cc150_0 .var "p", 0 0;
v000002c39c5cba70_0 .var "q", 0 0;
E_000002c39c5d4350 .event posedge, v000002c39c5cb4d0_0;
S_000002c39c5eaa30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000002c39c5c9e80;
 .timescale -12 -12;
E_000002c39c5d3a10 .event edge, v000002c39c6462c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002c39c6462c0_0;
    %nor/r;
    %assign/vec4 v000002c39c6462c0_0, 0;
    %wait E_000002c39c5d3a10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002c39c5ddb40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c39c5cbbb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000002c39c5ddb40;
T_4 ;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c39c5d3fd0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v000002c39c5cbbb0_0;
    %inv;
    %store/vec4 v000002c39c5cbbb0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c39c5ddb40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %wait E_000002c39c5d3990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %wait E_000002c39c5d39d0;
    %wait E_000002c39c5d3fd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %pushi/vec4 14, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c39c5d36d0;
    %load/vec4 v000002c39c5cc0b0_0;
    %inv;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c39c5d36d0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c39c5d36d0;
    %load/vec4 v000002c39c5cc0b0_0;
    %inv;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002c39c5ea710;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c39c5d36d0;
    %vpi_func 3 44 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v000002c39c5cc0b0_0, 0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002c39c5dd9b0;
T_6 ;
    %wait E_000002c39c5d3990;
    %load/vec4 v000002c39c5cb430_0;
    %assign/vec4 v000002c39c5cb570_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002c39c5dd9b0;
T_7 ;
    %wait E_000002c39c5d3950;
    %load/vec4 v000002c39c5cb4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002c39c5cb430_0;
    %store/vec4 v000002c39c5cb930_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002c39c5ea8a0;
T_8 ;
    %wait E_000002c39c5d4350;
    %load/vec4 v000002c39c5cbf70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cc150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cba70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002c39c5cb890_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002c39c5cbf70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c39c5cc150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cba70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002c39c5cc150_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002c39c5cba70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c39c5cba70_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000002c39c5cba70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c39c5cc150_0, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c39c5ea8a0;
T_9 ;
    %wait E_000002c39c5d3990;
    %load/vec4 v000002c39c5cbf70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c39c5cc150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c39c5cba70_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002c39c5c9e80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c39c646360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c39c6462c0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_000002c39c5c9e80;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000002c39c646360_0;
    %inv;
    %store/vec4 v000002c39c646360_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000002c39c5c9e80;
T_12 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v000002c39c5cb7f0_0, v000002c39c645dc0_0, v000002c39c644ba0_0, v000002c39c5cbed0_0, v000002c39c646680_0, v000002c39c645960_0, v000002c39c646720_0, v000002c39c6450a0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002c39c5c9e80;
T_13 ;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p", &PV<v000002c39c645aa0_0, 128, 32>, &PV<v000002c39c645aa0_0, 96, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "p" {0 0 0};
T_13.1 ;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000002c39c645aa0_0, 64, 32>, &PV<v000002c39c645aa0_0, 32, 32> {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_13.3 ;
    %vpi_call/w 3 123 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002c39c645aa0_0, 192, 32>, &PV<v000002c39c645aa0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 124 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 125 "$display", "Mismatches: %1d in %1d samples", &PV<v000002c39c645aa0_0, 192, 32>, &PV<v000002c39c645aa0_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_000002c39c5c9e80;
T_14 ;
    %wait E_000002c39c5d36d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002c39c645aa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
    %load/vec4 v000002c39c6467c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002c39c645aa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.0 ;
    %load/vec4 v000002c39c646680_0;
    %load/vec4 v000002c39c646680_0;
    %load/vec4 v000002c39c645960_0;
    %xor;
    %load/vec4 v000002c39c646680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.6 ;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.4 ;
    %load/vec4 v000002c39c646720_0;
    %load/vec4 v000002c39c646720_0;
    %load/vec4 v000002c39c6450a0_0;
    %xor;
    %load/vec4 v000002c39c646720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.10 ;
    %load/vec4 v000002c39c645aa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002c39c645aa0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002c39c5c9e80;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 151 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob145_circuit8_test.sv";
    "dataset_code-complete-iccad2023/Prob145_circuit8_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob145_circuit8/Prob145_circuit8_sample01.sv";
