
****** PlanAhead v14.4
  **** Build 222254 by xbuild on Tue Dec 18 05:23:01 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1091 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/pa.fromNetlist.tcl
# create_project -name FIFO -dir "C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/planAhead_run_2" -part xc6slx16csg324-2
create_project: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 351.871 ; gain = 32.418
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/displ_7seg.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/student/Documents/30431/MariaB/Lab5/FIFO} }
# set_property target_constrs_file "displ_7seg.ucf" [current_fileset -constrset]
Adding file 'C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/displ_7seg.ucf' to fileset 'constrs_1'
# add_files [list {displ_7seg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.4 - ngc2edif P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design displ_7seg.ngc ...
WARNING:NetListWriters:298 - No output is written to displ_7seg.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file displ_7seg.edif ...
ngc2edif: Total memory usage is 58048 kilobytes

Parsing EDIF File [./planAhead_run_2/FIFO.data/cache/displ_7seg_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/FIFO.data/cache/displ_7seg_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/displ_7seg.ucf]
Finished Parsing UCF File [C:/Users/student/Documents/30431/MariaB/Lab5/FIFO/displ_7seg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 39f617b4
link_design: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 452.391 ; gain = 92.984
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin C4 [get_ports rst]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list rst]]
startgroup
set_property package_pin L14 [get_ports {sseg[0]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sseg[3]}]]
startgroup
set_property package_pin M14 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {sseg[6]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sseg[6]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[5]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[4]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {sseg[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {sseg[1]}]]
startgroup
set_property package_pin T10 [get_ports {data[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {data[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {data[2]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {data[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {data[4]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {data[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {data[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {data[7]}]
endgroup
set_property package_pin "" [get_ports [list  {data[8]}]]
set_property package_pin "" [get_ports [list  {an[1]}]]
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 27 09:18:58 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
