verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../ultramyir_Holosynth.gen/sources_1/bd/holosynthv/ipshared/d0f7" --include "../../../../ultramyir_Holosynth.gen/sources_1/bd/holosynthv/ipshared/ec67/hdl" --include "../../../../ultramyir_Holosynth.gen/sources_1/bd/holosynthv/ipshared/da1e/hdl" \
"../../../bd/holosynthv/ip/holosynthv_audio_i2s_driver_0_0/sim/holosynthv_audio_i2s_driver_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_audio_i2s_timing_gen_0_0/sim/holosynthv_audio_i2s_timing_gen_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_audio_mux_0_0/sim/holosynthv_audio_mux_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_clk_wiz_0_0/holosynthv_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/holosynthv/ip/holosynthv_clk_wiz_0_0/holosynthv_clk_wiz_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_fifo_generator_0_0/sim/holosynthv_fifo_generator_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_fifo_generator_1_0/sim/holosynthv_fifo_generator_1_0.v" \
"../../../bd/holosynthv/ip/holosynthv_holosynth_0_0/sim/holosynthv_holosynth_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_xbar_0/sim/holosynthv_xbar_0.v" \
"../../../bd/holosynthv/ip/holosynthv_auto_pc_0/sim/holosynthv_auto_pc_0.v" \
"../../../bd/holosynthv/ip/holosynthv_xlconstant_0_0/sim/holosynthv_xlconstant_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_xlslice_0_0/sim/holosynthv_xlslice_0_0.v" \
"../../../bd/holosynthv/ip/holosynthv_zynq_ultra_ps_e_0_0/sim/holosynthv_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/holosynthv/sim/holosynthv.v" \

verilog xil_defaultlib "glbl.v"

nosort
